-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Mon Aug 26 16:23:53 2019
-- Host        : baba-de-camelo running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/pmiranda/Documents/project_1/project_1.srcs/sources_1/ip/axi_interconnect_0/axi_interconnect_0_sim_netlist.vhdl
-- Design      : axi_interconnect_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku040-fbva676-1-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of axi_interconnect_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of axi_interconnect_0_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of axi_interconnect_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of axi_interconnect_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of axi_interconnect_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of axi_interconnect_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of axi_interconnect_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of axi_interconnect_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end axi_interconnect_0_xpm_cdc_async_rst;

architecture STRUCTURE of axi_interconnect_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__10\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__10\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__10\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__10\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__10\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__10\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__10\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__10\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__11\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__11\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__11\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__11\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__11\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__11\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__11\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__11\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__11\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__12\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__12\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__12\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__12\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__12\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__12\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__12\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__12\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__12\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__12\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__13\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__13\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__13\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__13\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__13\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__13\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__13\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__13\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__13\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__13\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__13\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__14\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__14\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__14\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__14\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__14\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__14\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__14\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__14\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__14\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__14\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__15\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__15\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__15\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__15\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__15\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__15\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__15\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__15\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__15\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__15\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__16\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__16\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__16\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__16\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__16\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__16\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__16\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__16\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__16\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__16\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__17\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__17\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__17\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__17\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__17\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__17\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__17\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__17\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__17\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__17\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__18\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__18\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__18\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__18\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__18\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__18\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__18\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__18\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__18\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__18\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__19\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__19\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__19\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__19\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__19\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__19\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__19\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__19\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__19\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__19\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__20\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__20\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__20\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__20\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__20\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__20\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__20\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__20\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__20\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__20\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__21\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__21\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__21\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__21\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__21\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__21\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__21\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__21\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__21\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__21\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__21\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__22\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__22\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__22\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__22\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__22\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__22\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__22\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__22\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__22\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__22\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__22\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__23\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__23\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__23\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__23\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__23\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__23\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__23\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__23\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__23\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__23\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__23\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__24\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__24\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__24\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__24\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__24\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__24\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__24\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__24\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__24\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__24\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__24\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__25\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__25\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__25\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__25\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__25\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__25\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__25\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__25\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__25\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__25\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__26\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__26\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__26\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__26\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__26\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__26\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__26\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__26\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__26\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__26\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__26\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__26\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__27\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__27\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__27\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__27\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__27\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__27\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__27\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__27\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__27\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__27\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__27\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__27\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_async_rst__28\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__28\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__28\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_async_rst__28\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \axi_interconnect_0_xpm_cdc_async_rst__28\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_async_rst__28\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \axi_interconnect_0_xpm_cdc_async_rst__28\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_async_rst__28\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_async_rst__28\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_async_rst__28\ : entity is "ASYNC_RST";
end \axi_interconnect_0_xpm_cdc_async_rst__28\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_async_rst__28\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of axi_interconnect_0_xpm_cdc_gray : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of axi_interconnect_0_xpm_cdc_gray : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of axi_interconnect_0_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of axi_interconnect_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of axi_interconnect_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of axi_interconnect_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of axi_interconnect_0_xpm_cdc_gray : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of axi_interconnect_0_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of axi_interconnect_0_xpm_cdc_gray : entity is "GRAY";
end axi_interconnect_0_xpm_cdc_gray;

architecture STRUCTURE of axi_interconnect_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair11";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__10\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__10\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__10\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__10\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__10\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__10\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__10\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__10\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair57";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__11\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__11\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__11\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__11\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__11\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__11\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__11\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__11\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair59";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__12\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__12\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__12\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__12\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__12\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__12\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__12\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__12\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair65";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__13\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__13\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__13\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__13\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__13\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__13\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__13\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__13\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__13\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__13\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair67";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__14\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__14\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__14\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__14\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__14\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__14\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__14\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__14\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__14\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair73";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__15\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__15\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__15\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__15\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__15\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__15\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__15\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__15\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__15\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__15\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair75";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__16\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__16\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__16\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__16\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__16\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__16\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__16\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__16\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__16\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair41";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__17\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__17\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__17\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__17\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__17\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__17\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__17\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__17\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__17\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair43";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__18\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__18\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__18\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__18\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__18\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__18\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__18\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__18\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__18\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair49";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__19\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__19\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__19\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__19\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__19\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__19\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__19\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__19\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__19\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__19\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair51";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__20\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__20\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__20\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__20\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__20\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__20\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__20\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__20\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__20\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__20\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair17";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__21\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__21\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__21\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__21\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__21\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__21\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__21\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__21\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__21\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__21\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__21\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__21\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair19";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__22\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__22\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__22\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__22\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__22\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__22\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__22\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__22\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__22\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__22\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__22\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__22\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair25";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__23\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__23\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__23\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__23\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__23\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__23\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__23\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__23\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__23\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__23\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__23\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__23\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair27";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__24\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__24\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__24\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__24\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__24\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__24\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__24\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__24\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__24\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__24\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__24\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__24\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair33";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__25\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__25\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__25\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__25\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__25\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__25\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__25\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__25\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__25\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__25\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair35";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__26\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__26\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__26\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__26\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__26\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__26\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__26\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__26\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__26\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__26\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__26\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__26\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair1";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__27\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__27\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__27\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__27\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__27\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__27\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__27\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__27\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__27\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__27\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__27\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair3";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_gray__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__28\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_gray__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_gray__28\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \axi_interconnect_0_xpm_cdc_gray__28\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_gray__28\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \axi_interconnect_0_xpm_cdc_gray__28\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_gray__28\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \axi_interconnect_0_xpm_cdc_gray__28\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_gray__28\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_gray__28\ : entity is "GRAY";
end \axi_interconnect_0_xpm_cdc_gray__28\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_gray__28\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair9";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of axi_interconnect_0_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of axi_interconnect_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of axi_interconnect_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of axi_interconnect_0_xpm_cdc_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of axi_interconnect_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of axi_interconnect_0_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of axi_interconnect_0_xpm_cdc_single : entity is "SINGLE";
end axi_interconnect_0_xpm_cdc_single;

architecture STRUCTURE of axi_interconnect_0_xpm_cdc_single is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__1\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__1\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__1\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__2\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__2\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__2\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__3\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__3\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__3\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__4\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__4\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__4\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__5\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__5\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__5\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__5\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__5\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__5\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__10\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__10\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__10\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__10\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__10\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__11\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__11\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__11\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__11\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__11\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__11\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__12\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__12\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__12\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__12\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__12\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__12\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__13\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__13\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__13\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__13\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__13\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__13\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__13\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__13\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__14\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__14\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__14\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__14\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__14\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__14\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__15\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__15\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__15\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__15\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__15\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__15\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__15\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__16\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__16\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__16\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__16\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__16\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__16\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__17\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__17\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__17\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__17\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__17\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__17\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__18\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__18\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__18\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__18\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__18\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__18\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__19\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__19\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__19\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__19\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__19\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__19\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__19\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__20\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__20\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__20\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__20\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__20\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__20\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__20\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__21\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__21\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__21\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__21\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__21\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__21\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__21\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__21\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__21\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__22\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__22\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__22\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__22\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__22\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__22\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__22\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__22\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__22\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__23\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__23\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__23\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__23\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__23\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__23\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__23\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__23\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__23\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__24\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__24\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__24\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__24\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__24\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__24\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__24\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__24\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__24\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__25\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__25\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__25\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__25\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__25\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__25\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__25\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__26\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__26\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__26\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__26\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__26\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__26\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__26\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__26\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__26\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__26\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__27\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__27\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__27\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__27\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__27\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__27\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__27\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__27\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__27\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_xpm_cdc_single__parameterized1__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__28\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \axi_interconnect_0_xpm_cdc_single__parameterized1__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_xpm_cdc_single__parameterized1__28\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \axi_interconnect_0_xpm_cdc_single__parameterized1__28\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \axi_interconnect_0_xpm_cdc_single__parameterized1__28\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \axi_interconnect_0_xpm_cdc_single__parameterized1__28\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \axi_interconnect_0_xpm_cdc_single__parameterized1__28\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \axi_interconnect_0_xpm_cdc_single__parameterized1__28\ : entity is "SINGLE";
end \axi_interconnect_0_xpm_cdc_single__parameterized1__28\;

architecture STRUCTURE of \axi_interconnect_0_xpm_cdc_single__parameterized1__28\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_dmem is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 56 downto 0 );
    s_aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \gpr1.dout_i_reg[5]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_dmem : entity is "dmem";
end axi_interconnect_0_dmem;

architecture STRUCTURE of axi_interconnect_0_dmem is
  signal RAM_reg_0_31_0_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_56_62_n_7 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 61 downto 5 );
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_62_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_56_62_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_62_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_62_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_62_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_41 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_28_41 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_41 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_28_41 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_55 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_42_55 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_42_55 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_42_55 : label is 42;
  attribute ram_slice_end of RAM_reg_0_31_42_55 : label is 55;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_56_62 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_56_62 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_56_62 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_56_62 : label is 56;
  attribute ram_slice_end of RAM_reg_0_31_56_62 : label is 62;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_2\(4 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => DI(0),
      DIC(0) => '0',
      DID(1 downto 0) => DI(2 downto 1),
      DIE(1 downto 0) => DI(4 downto 3),
      DIF(1 downto 0) => DI(6 downto 5),
      DIG(1 downto 0) => DI(8 downto 7),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_13_n_0,
      DOA(0) => RAM_reg_0_31_0_13_n_1,
      DOB(1) => RAM_reg_0_31_0_13_n_2,
      DOB(0) => RAM_reg_0_31_0_13_n_3,
      DOC(1) => p_0_out(5),
      DOC(0) => RAM_reg_0_31_0_13_n_5,
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => p_0_out(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[5]_0\(0)
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_2\(4 downto 0),
      DIA(1 downto 0) => DI(10 downto 9),
      DIB(1 downto 0) => DI(12 downto 11),
      DIC(1 downto 0) => DI(14 downto 13),
      DID(1 downto 0) => DI(16 downto 15),
      DIE(1 downto 0) => DI(18 downto 17),
      DIF(1 downto 0) => DI(20 downto 19),
      DIG(1 downto 0) => DI(22 downto 21),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(15 downto 14),
      DOB(1 downto 0) => p_0_out(17 downto 16),
      DOC(1 downto 0) => p_0_out(19 downto 18),
      DOD(1 downto 0) => p_0_out(21 downto 20),
      DOE(1 downto 0) => p_0_out(23 downto 22),
      DOF(1 downto 0) => p_0_out(25 downto 24),
      DOG(1 downto 0) => p_0_out(27 downto 26),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[5]_0\(0)
    );
RAM_reg_0_31_28_41: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_2\(4 downto 0),
      DIA(1 downto 0) => DI(24 downto 23),
      DIB(1 downto 0) => DI(26 downto 25),
      DIC(1 downto 0) => DI(28 downto 27),
      DID(1 downto 0) => DI(30 downto 29),
      DIE(1 downto 0) => DI(32 downto 31),
      DIF(1 downto 0) => DI(34 downto 33),
      DIG(1 downto 0) => DI(36 downto 35),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(29 downto 28),
      DOB(1 downto 0) => p_0_out(31 downto 30),
      DOC(1 downto 0) => p_0_out(33 downto 32),
      DOD(1 downto 0) => p_0_out(35 downto 34),
      DOE(1 downto 0) => p_0_out(37 downto 36),
      DOF(1 downto 0) => p_0_out(39 downto 38),
      DOG(1 downto 0) => p_0_out(41 downto 40),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[5]_0\(0)
    );
RAM_reg_0_31_42_55: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_2\(4 downto 0),
      DIA(1 downto 0) => DI(38 downto 37),
      DIB(1 downto 0) => DI(40 downto 39),
      DIC(1 downto 0) => DI(42 downto 41),
      DID(1 downto 0) => DI(44 downto 43),
      DIE(1 downto 0) => DI(46 downto 45),
      DIF(1 downto 0) => DI(48 downto 47),
      DIG(1 downto 0) => DI(50 downto 49),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(43 downto 42),
      DOB(1 downto 0) => p_0_out(45 downto 44),
      DOC(1 downto 0) => p_0_out(47 downto 46),
      DOD(1 downto 0) => p_0_out(49 downto 48),
      DOE(1 downto 0) => p_0_out(51 downto 50),
      DOF(1 downto 0) => p_0_out(53 downto 52),
      DOG(1 downto 0) => p_0_out(55 downto 54),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[5]_0\(0)
    );
RAM_reg_0_31_56_62: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_2\(4 downto 0),
      DIA(1 downto 0) => DI(52 downto 51),
      DIB(1 downto 0) => DI(54 downto 53),
      DIC(1 downto 0) => DI(56 downto 55),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(57 downto 56),
      DOB(1 downto 0) => p_0_out(59 downto 58),
      DOC(1 downto 0) => p_0_out(61 downto 60),
      DOD(1) => NLW_RAM_reg_0_31_56_62_DOD_UNCONNECTED(1),
      DOD(0) => RAM_reg_0_31_56_62_n_7,
      DOE(1 downto 0) => NLW_RAM_reg_0_31_56_62_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_56_62_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_56_62_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_56_62_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[5]_0\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(10),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(11),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(12),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(13),
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(14),
      Q => dout_i(9),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(15),
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(16),
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(17),
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(18),
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(19),
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(20),
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(21),
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(22),
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(23),
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(24),
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(25),
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(26),
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(27),
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(28),
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(29),
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(30),
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(31),
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(32),
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(33),
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(34),
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(35),
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(36),
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(37),
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(38),
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(39),
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(40),
      Q => dout_i(35),
      R => '0'
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(41),
      Q => dout_i(36),
      R => '0'
    );
\gpr1.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(42),
      Q => dout_i(37),
      R => '0'
    );
\gpr1.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(43),
      Q => dout_i(38),
      R => '0'
    );
\gpr1.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(44),
      Q => dout_i(39),
      R => '0'
    );
\gpr1.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(45),
      Q => dout_i(40),
      R => '0'
    );
\gpr1.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(46),
      Q => dout_i(41),
      R => '0'
    );
\gpr1.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(47),
      Q => dout_i(42),
      R => '0'
    );
\gpr1.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(48),
      Q => dout_i(43),
      R => '0'
    );
\gpr1.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(49),
      Q => dout_i(44),
      R => '0'
    );
\gpr1.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(50),
      Q => dout_i(45),
      R => '0'
    );
\gpr1.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(51),
      Q => dout_i(46),
      R => '0'
    );
\gpr1.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(52),
      Q => dout_i(47),
      R => '0'
    );
\gpr1.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(53),
      Q => dout_i(48),
      R => '0'
    );
\gpr1.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(54),
      Q => dout_i(49),
      R => '0'
    );
\gpr1.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(55),
      Q => dout_i(50),
      R => '0'
    );
\gpr1.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(56),
      Q => dout_i(51),
      R => '0'
    );
\gpr1.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(57),
      Q => dout_i(52),
      R => '0'
    );
\gpr1.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(58),
      Q => dout_i(53),
      R => '0'
    );
\gpr1.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(59),
      Q => dout_i(54),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(5),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(60),
      Q => dout_i(55),
      R => '0'
    );
\gpr1.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(61),
      Q => dout_i(56),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(6),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(7),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(8),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => p_0_out(9),
      Q => dout_i(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_dmem_24 is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 56 downto 0 );
    s_aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[57]_0\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \gpr1.dout_i_reg[5]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_dmem_24 : entity is "dmem";
end axi_interconnect_0_dmem_24;

architecture STRUCTURE of axi_interconnect_0_dmem_24 is
  signal RAM_reg_0_31_0_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_56_62_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_56_62_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_56_62_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_56_62_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_56_62_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_56_62_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_56_62_n_7 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_62_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_56_62_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_62_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_62_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_62_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_41 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_28_41 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_41 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_28_41 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_55 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_42_55 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_42_55 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_42_55 : label is 42;
  attribute ram_slice_end of RAM_reg_0_31_42_55 : label is 55;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_56_62 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_56_62 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_56_62 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_56_62 : label is 56;
  attribute ram_slice_end of RAM_reg_0_31_56_62 : label is 62;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_2\(4 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \gpr1.dout_i_reg[57]_0\(0),
      DIC(0) => '0',
      DID(1 downto 0) => \gpr1.dout_i_reg[57]_0\(2 downto 1),
      DIE(1 downto 0) => \gpr1.dout_i_reg[57]_0\(4 downto 3),
      DIF(1 downto 0) => \gpr1.dout_i_reg[57]_0\(6 downto 5),
      DIG(1 downto 0) => \gpr1.dout_i_reg[57]_0\(8 downto 7),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_13_n_0,
      DOA(0) => RAM_reg_0_31_0_13_n_1,
      DOB(1) => RAM_reg_0_31_0_13_n_2,
      DOB(0) => RAM_reg_0_31_0_13_n_3,
      DOC(1) => RAM_reg_0_31_0_13_n_4,
      DOC(0) => RAM_reg_0_31_0_13_n_5,
      DOD(1) => RAM_reg_0_31_0_13_n_6,
      DOD(0) => RAM_reg_0_31_0_13_n_7,
      DOE(1) => RAM_reg_0_31_0_13_n_8,
      DOE(0) => RAM_reg_0_31_0_13_n_9,
      DOF(1) => RAM_reg_0_31_0_13_n_10,
      DOF(0) => RAM_reg_0_31_0_13_n_11,
      DOG(1) => RAM_reg_0_31_0_13_n_12,
      DOG(0) => RAM_reg_0_31_0_13_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[5]_0\(0)
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_2\(4 downto 0),
      DIA(1 downto 0) => \gpr1.dout_i_reg[57]_0\(10 downto 9),
      DIB(1 downto 0) => \gpr1.dout_i_reg[57]_0\(12 downto 11),
      DIC(1 downto 0) => \gpr1.dout_i_reg[57]_0\(14 downto 13),
      DID(1 downto 0) => \gpr1.dout_i_reg[57]_0\(16 downto 15),
      DIE(1 downto 0) => \gpr1.dout_i_reg[57]_0\(18 downto 17),
      DIF(1 downto 0) => \gpr1.dout_i_reg[57]_0\(20 downto 19),
      DIG(1 downto 0) => \gpr1.dout_i_reg[57]_0\(22 downto 21),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_14_27_n_0,
      DOA(0) => RAM_reg_0_31_14_27_n_1,
      DOB(1) => RAM_reg_0_31_14_27_n_2,
      DOB(0) => RAM_reg_0_31_14_27_n_3,
      DOC(1) => RAM_reg_0_31_14_27_n_4,
      DOC(0) => RAM_reg_0_31_14_27_n_5,
      DOD(1) => RAM_reg_0_31_14_27_n_6,
      DOD(0) => RAM_reg_0_31_14_27_n_7,
      DOE(1) => RAM_reg_0_31_14_27_n_8,
      DOE(0) => RAM_reg_0_31_14_27_n_9,
      DOF(1) => RAM_reg_0_31_14_27_n_10,
      DOF(0) => RAM_reg_0_31_14_27_n_11,
      DOG(1) => RAM_reg_0_31_14_27_n_12,
      DOG(0) => RAM_reg_0_31_14_27_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[5]_0\(0)
    );
RAM_reg_0_31_28_41: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_2\(4 downto 0),
      DIA(1 downto 0) => \gpr1.dout_i_reg[57]_0\(24 downto 23),
      DIB(1 downto 0) => \gpr1.dout_i_reg[57]_0\(26 downto 25),
      DIC(1 downto 0) => \gpr1.dout_i_reg[57]_0\(28 downto 27),
      DID(1 downto 0) => \gpr1.dout_i_reg[57]_0\(30 downto 29),
      DIE(1 downto 0) => \gpr1.dout_i_reg[57]_0\(32 downto 31),
      DIF(1 downto 0) => \gpr1.dout_i_reg[57]_0\(34 downto 33),
      DIG(1 downto 0) => \gpr1.dout_i_reg[57]_0\(36 downto 35),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_28_41_n_0,
      DOA(0) => RAM_reg_0_31_28_41_n_1,
      DOB(1) => RAM_reg_0_31_28_41_n_2,
      DOB(0) => RAM_reg_0_31_28_41_n_3,
      DOC(1) => RAM_reg_0_31_28_41_n_4,
      DOC(0) => RAM_reg_0_31_28_41_n_5,
      DOD(1) => RAM_reg_0_31_28_41_n_6,
      DOD(0) => RAM_reg_0_31_28_41_n_7,
      DOE(1) => RAM_reg_0_31_28_41_n_8,
      DOE(0) => RAM_reg_0_31_28_41_n_9,
      DOF(1) => RAM_reg_0_31_28_41_n_10,
      DOF(0) => RAM_reg_0_31_28_41_n_11,
      DOG(1) => RAM_reg_0_31_28_41_n_12,
      DOG(0) => RAM_reg_0_31_28_41_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[5]_0\(0)
    );
RAM_reg_0_31_42_55: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_2\(4 downto 0),
      DIA(1 downto 0) => \gpr1.dout_i_reg[57]_0\(38 downto 37),
      DIB(1 downto 0) => \gpr1.dout_i_reg[57]_0\(40 downto 39),
      DIC(1 downto 0) => \gpr1.dout_i_reg[57]_0\(42 downto 41),
      DID(1 downto 0) => \gpr1.dout_i_reg[57]_0\(44 downto 43),
      DIE(1 downto 0) => \gpr1.dout_i_reg[57]_0\(46 downto 45),
      DIF(1 downto 0) => \gpr1.dout_i_reg[57]_0\(48 downto 47),
      DIG(1 downto 0) => \gpr1.dout_i_reg[57]_0\(50 downto 49),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_42_55_n_0,
      DOA(0) => RAM_reg_0_31_42_55_n_1,
      DOB(1) => RAM_reg_0_31_42_55_n_2,
      DOB(0) => RAM_reg_0_31_42_55_n_3,
      DOC(1) => RAM_reg_0_31_42_55_n_4,
      DOC(0) => RAM_reg_0_31_42_55_n_5,
      DOD(1) => RAM_reg_0_31_42_55_n_6,
      DOD(0) => RAM_reg_0_31_42_55_n_7,
      DOE(1) => RAM_reg_0_31_42_55_n_8,
      DOE(0) => RAM_reg_0_31_42_55_n_9,
      DOF(1) => RAM_reg_0_31_42_55_n_10,
      DOF(0) => RAM_reg_0_31_42_55_n_11,
      DOG(1) => RAM_reg_0_31_42_55_n_12,
      DOG(0) => RAM_reg_0_31_42_55_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[5]_0\(0)
    );
RAM_reg_0_31_56_62: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_2\(4 downto 0),
      DIA(1 downto 0) => \gpr1.dout_i_reg[57]_0\(52 downto 51),
      DIB(1 downto 0) => \gpr1.dout_i_reg[57]_0\(54 downto 53),
      DIC(1 downto 0) => \gpr1.dout_i_reg[57]_0\(56 downto 55),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_56_62_n_0,
      DOA(0) => RAM_reg_0_31_56_62_n_1,
      DOB(1) => RAM_reg_0_31_56_62_n_2,
      DOB(0) => RAM_reg_0_31_56_62_n_3,
      DOC(1) => RAM_reg_0_31_56_62_n_4,
      DOC(0) => RAM_reg_0_31_56_62_n_5,
      DOD(1) => NLW_RAM_reg_0_31_56_62_DOD_UNCONNECTED(1),
      DOD(0) => RAM_reg_0_31_56_62_n_7,
      DOE(1 downto 0) => NLW_RAM_reg_0_31_56_62_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_56_62_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_56_62_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_56_62_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \gpr1.dout_i_reg[5]_0\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_0_13_n_11,
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_0_13_n_10,
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_0_13_n_13,
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_0_13_n_12,
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_1,
      Q => dout_i(9),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_0,
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_3,
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_2,
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_5,
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_4,
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_7,
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_6,
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_9,
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_8,
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_11,
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_10,
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_13,
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_14_27_n_12,
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_1,
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_0,
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_3,
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_2,
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_5,
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_4,
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_7,
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_6,
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_9,
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_8,
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_11,
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_10,
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_13,
      Q => dout_i(35),
      R => '0'
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_28_41_n_12,
      Q => dout_i(36),
      R => '0'
    );
\gpr1.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_1,
      Q => dout_i(37),
      R => '0'
    );
\gpr1.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_0,
      Q => dout_i(38),
      R => '0'
    );
\gpr1.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_3,
      Q => dout_i(39),
      R => '0'
    );
\gpr1.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_2,
      Q => dout_i(40),
      R => '0'
    );
\gpr1.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_5,
      Q => dout_i(41),
      R => '0'
    );
\gpr1.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_4,
      Q => dout_i(42),
      R => '0'
    );
\gpr1.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_7,
      Q => dout_i(43),
      R => '0'
    );
\gpr1.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_6,
      Q => dout_i(44),
      R => '0'
    );
\gpr1.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_9,
      Q => dout_i(45),
      R => '0'
    );
\gpr1.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_8,
      Q => dout_i(46),
      R => '0'
    );
\gpr1.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_11,
      Q => dout_i(47),
      R => '0'
    );
\gpr1.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_10,
      Q => dout_i(48),
      R => '0'
    );
\gpr1.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_13,
      Q => dout_i(49),
      R => '0'
    );
\gpr1.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_42_55_n_12,
      Q => dout_i(50),
      R => '0'
    );
\gpr1.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_56_62_n_1,
      Q => dout_i(51),
      R => '0'
    );
\gpr1.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_56_62_n_0,
      Q => dout_i(52),
      R => '0'
    );
\gpr1.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_56_62_n_3,
      Q => dout_i(53),
      R => '0'
    );
\gpr1.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_56_62_n_2,
      Q => dout_i(54),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_0_13_n_4,
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_56_62_n_5,
      Q => dout_i(55),
      R => '0'
    );
\gpr1.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_56_62_n_4,
      Q => dout_i(56),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_0_13_n_7,
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_0_13_n_6,
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_0_13_n_9,
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_3\(0),
      D => RAM_reg_0_31_0_13_n_8,
      Q => dout_i(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_dmem__parameterized0\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 36 downto 0 );
    s_aclk : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I172 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_dmem__parameterized0\ : entity is "dmem";
end \axi_interconnect_0_dmem__parameterized0\;

architecture STRUCTURE of \axi_interconnect_0_dmem__parameterized0\ is
  signal RAM_reg_0_31_0_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_9 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_36_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_28_36_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_36_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_36_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_36 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_28_36 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_36 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_28_36 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_36 : label is 36;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      DIA(1 downto 0) => I172(1 downto 0),
      DIB(1 downto 0) => I172(3 downto 2),
      DIC(1 downto 0) => I172(5 downto 4),
      DID(1 downto 0) => I172(7 downto 6),
      DIE(1 downto 0) => I172(9 downto 8),
      DIF(1 downto 0) => I172(11 downto 10),
      DIG(1 downto 0) => I172(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_13_n_0,
      DOA(0) => RAM_reg_0_31_0_13_n_1,
      DOB(1) => RAM_reg_0_31_0_13_n_2,
      DOB(0) => RAM_reg_0_31_0_13_n_3,
      DOC(1) => RAM_reg_0_31_0_13_n_4,
      DOC(0) => RAM_reg_0_31_0_13_n_5,
      DOD(1) => RAM_reg_0_31_0_13_n_6,
      DOD(0) => RAM_reg_0_31_0_13_n_7,
      DOE(1) => RAM_reg_0_31_0_13_n_8,
      DOE(0) => RAM_reg_0_31_0_13_n_9,
      DOF(1) => RAM_reg_0_31_0_13_n_10,
      DOF(0) => RAM_reg_0_31_0_13_n_11,
      DOG(1) => RAM_reg_0_31_0_13_n_12,
      DOG(0) => RAM_reg_0_31_0_13_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I59
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      DIA(1 downto 0) => I172(15 downto 14),
      DIB(1 downto 0) => I172(17 downto 16),
      DIC(1 downto 0) => I172(19 downto 18),
      DID(1 downto 0) => I172(21 downto 20),
      DIE(1 downto 0) => I172(23 downto 22),
      DIF(1 downto 0) => I172(25 downto 24),
      DIG(1 downto 0) => I172(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_14_27_n_0,
      DOA(0) => RAM_reg_0_31_14_27_n_1,
      DOB(1) => RAM_reg_0_31_14_27_n_2,
      DOB(0) => RAM_reg_0_31_14_27_n_3,
      DOC(1) => RAM_reg_0_31_14_27_n_4,
      DOC(0) => RAM_reg_0_31_14_27_n_5,
      DOD(1) => RAM_reg_0_31_14_27_n_6,
      DOD(0) => RAM_reg_0_31_14_27_n_7,
      DOE(1) => RAM_reg_0_31_14_27_n_8,
      DOE(0) => RAM_reg_0_31_14_27_n_9,
      DOF(1) => RAM_reg_0_31_14_27_n_10,
      DOF(0) => RAM_reg_0_31_14_27_n_11,
      DOG(1) => RAM_reg_0_31_14_27_n_12,
      DOG(0) => RAM_reg_0_31_14_27_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I59
    );
RAM_reg_0_31_28_36: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      DIA(1 downto 0) => I172(29 downto 28),
      DIB(1 downto 0) => I172(31 downto 30),
      DIC(1 downto 0) => I172(33 downto 32),
      DID(1 downto 0) => I172(35 downto 34),
      DIE(1) => '0',
      DIE(0) => I172(36),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_28_36_n_0,
      DOA(0) => RAM_reg_0_31_28_36_n_1,
      DOB(1) => RAM_reg_0_31_28_36_n_2,
      DOB(0) => RAM_reg_0_31_28_36_n_3,
      DOC(1) => RAM_reg_0_31_28_36_n_4,
      DOC(0) => RAM_reg_0_31_28_36_n_5,
      DOD(1) => RAM_reg_0_31_28_36_n_6,
      DOD(0) => RAM_reg_0_31_28_36_n_7,
      DOE(1) => NLW_RAM_reg_0_31_28_36_DOE_UNCONNECTED(1),
      DOE(0) => RAM_reg_0_31_28_36_n_9,
      DOF(1 downto 0) => NLW_RAM_reg_0_31_28_36_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_28_36_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_36_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I59
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_1,
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_11,
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_10,
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_13,
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_12,
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_1,
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_0,
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_3,
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_2,
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_5,
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_4,
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_0,
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_7,
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_6,
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_9,
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_8,
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_11,
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_10,
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_13,
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_12,
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_1,
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_0,
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_3,
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_3,
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_2,
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_5,
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_4,
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_7,
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_6,
      Q => dout_i(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_9,
      Q => dout_i(36),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_2,
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_5,
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_4,
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_7,
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_6,
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_9,
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_8,
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_dmem__parameterized0_40\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 36 downto 0 );
    s_aclk : in STD_LOGIC;
    I133 : in STD_LOGIC;
    I725 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    count_d1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_dmem__parameterized0_40\ : entity is "dmem";
end \axi_interconnect_0_dmem__parameterized0_40\;

architecture STRUCTURE of \axi_interconnect_0_dmem__parameterized0_40\ is
  signal RAM_reg_0_31_0_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_28_36_n_9 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_36_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_28_36_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_36_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_36_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_36 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_28_36 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_36 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_28_36 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_36 : label is 36;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      DIA(1 downto 0) => I725(1 downto 0),
      DIB(1 downto 0) => I725(3 downto 2),
      DIC(1 downto 0) => I725(5 downto 4),
      DID(1 downto 0) => I725(7 downto 6),
      DIE(1 downto 0) => I725(9 downto 8),
      DIF(1 downto 0) => I725(11 downto 10),
      DIG(1 downto 0) => I725(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_13_n_0,
      DOA(0) => RAM_reg_0_31_0_13_n_1,
      DOB(1) => RAM_reg_0_31_0_13_n_2,
      DOB(0) => RAM_reg_0_31_0_13_n_3,
      DOC(1) => RAM_reg_0_31_0_13_n_4,
      DOC(0) => RAM_reg_0_31_0_13_n_5,
      DOD(1) => RAM_reg_0_31_0_13_n_6,
      DOD(0) => RAM_reg_0_31_0_13_n_7,
      DOE(1) => RAM_reg_0_31_0_13_n_8,
      DOE(0) => RAM_reg_0_31_0_13_n_9,
      DOF(1) => RAM_reg_0_31_0_13_n_10,
      DOF(0) => RAM_reg_0_31_0_13_n_11,
      DOG(1) => RAM_reg_0_31_0_13_n_12,
      DOG(0) => RAM_reg_0_31_0_13_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I133
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      DIA(1 downto 0) => I725(15 downto 14),
      DIB(1 downto 0) => I725(17 downto 16),
      DIC(1 downto 0) => I725(19 downto 18),
      DID(1 downto 0) => I725(21 downto 20),
      DIE(1 downto 0) => I725(23 downto 22),
      DIF(1 downto 0) => I725(25 downto 24),
      DIG(1 downto 0) => I725(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_14_27_n_0,
      DOA(0) => RAM_reg_0_31_14_27_n_1,
      DOB(1) => RAM_reg_0_31_14_27_n_2,
      DOB(0) => RAM_reg_0_31_14_27_n_3,
      DOC(1) => RAM_reg_0_31_14_27_n_4,
      DOC(0) => RAM_reg_0_31_14_27_n_5,
      DOD(1) => RAM_reg_0_31_14_27_n_6,
      DOD(0) => RAM_reg_0_31_14_27_n_7,
      DOE(1) => RAM_reg_0_31_14_27_n_8,
      DOE(0) => RAM_reg_0_31_14_27_n_9,
      DOF(1) => RAM_reg_0_31_14_27_n_10,
      DOF(0) => RAM_reg_0_31_14_27_n_11,
      DOG(1) => RAM_reg_0_31_14_27_n_12,
      DOG(0) => RAM_reg_0_31_14_27_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I133
    );
RAM_reg_0_31_28_36: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      DIA(1 downto 0) => I725(29 downto 28),
      DIB(1 downto 0) => I725(31 downto 30),
      DIC(1 downto 0) => I725(33 downto 32),
      DID(1 downto 0) => I725(35 downto 34),
      DIE(1) => '0',
      DIE(0) => I725(36),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_28_36_n_0,
      DOA(0) => RAM_reg_0_31_28_36_n_1,
      DOB(1) => RAM_reg_0_31_28_36_n_2,
      DOB(0) => RAM_reg_0_31_28_36_n_3,
      DOC(1) => RAM_reg_0_31_28_36_n_4,
      DOC(0) => RAM_reg_0_31_28_36_n_5,
      DOD(1) => RAM_reg_0_31_28_36_n_6,
      DOD(0) => RAM_reg_0_31_28_36_n_7,
      DOE(1) => NLW_RAM_reg_0_31_28_36_DOE_UNCONNECTED(1),
      DOE(0) => RAM_reg_0_31_28_36_n_9,
      DOF(1 downto 0) => NLW_RAM_reg_0_31_28_36_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_28_36_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_36_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I133
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_1,
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_11,
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_10,
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_13,
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_12,
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_1,
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_0,
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_3,
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_2,
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_5,
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_4,
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_0,
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_7,
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_6,
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_9,
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_8,
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_11,
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_10,
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_13,
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_12,
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_1,
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_0,
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_3,
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_3,
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_2,
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_5,
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_4,
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_7,
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_6,
      Q => dout_i(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_36_n_9,
      Q => dout_i(36),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_2,
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_5,
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_4,
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_7,
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_6,
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_9,
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_8,
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_dmem__parameterized1\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    I176 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I175 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_dmem__parameterized1\ : entity is "dmem";
end \axi_interconnect_0_dmem__parameterized1\;

architecture STRUCTURE of \axi_interconnect_0_dmem__parameterized1\ is
  signal RAM_reg_0_31_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_2_n_3 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_2_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_0_2_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_2_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_2_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_2_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_2_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_2_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_2 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_2 : label is 2;
begin
RAM_reg_0_31_0_2: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => I175(4 downto 0),
      DIA(1 downto 0) => I176(1 downto 0),
      DIB(1) => '0',
      DIB(0) => I176(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_2_n_0,
      DOA(0) => RAM_reg_0_31_0_2_n_1,
      DOB(1) => NLW_RAM_reg_0_31_0_2_DOB_UNCONNECTED(1),
      DOB(0) => RAM_reg_0_31_0_2_n_3,
      DOC(1 downto 0) => NLW_RAM_reg_0_31_0_2_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_2_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_RAM_reg_0_31_0_2_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_0_2_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_0_2_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_2_DOH_UNCONNECTED(1 downto 0),
      WCLK => m_aclk,
      WE => p_20_out
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_2_n_1,
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_2_n_0,
      Q => dout_i(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_dmem__parameterized2\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 34 downto 0 );
    m_aclk : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I183 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_dmem__parameterized2\ : entity is "dmem";
end \axi_interconnect_0_dmem__parameterized2\;

architecture STRUCTURE of \axi_interconnect_0_dmem__parameterized2\ is
  signal RAM_reg_0_31_0_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_28_35_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_28_35_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_28_35_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_28_35_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_28_35_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_28_35_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_28_35_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_28_35_n_7 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_35_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_35_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_35_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_35_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_35 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_28_35 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_35 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_28_35 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_35 : label is 35;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      DIA(1 downto 0) => I183(1 downto 0),
      DIB(1 downto 0) => I183(3 downto 2),
      DIC(1 downto 0) => I183(5 downto 4),
      DID(1 downto 0) => I183(7 downto 6),
      DIE(1 downto 0) => I183(9 downto 8),
      DIF(1 downto 0) => I183(11 downto 10),
      DIG(1 downto 0) => I183(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_13_n_0,
      DOA(0) => RAM_reg_0_31_0_13_n_1,
      DOB(1) => RAM_reg_0_31_0_13_n_2,
      DOB(0) => RAM_reg_0_31_0_13_n_3,
      DOC(1) => RAM_reg_0_31_0_13_n_4,
      DOC(0) => RAM_reg_0_31_0_13_n_5,
      DOD(1) => RAM_reg_0_31_0_13_n_6,
      DOD(0) => RAM_reg_0_31_0_13_n_7,
      DOE(1) => RAM_reg_0_31_0_13_n_8,
      DOE(0) => RAM_reg_0_31_0_13_n_9,
      DOF(1) => RAM_reg_0_31_0_13_n_10,
      DOF(0) => RAM_reg_0_31_0_13_n_11,
      DOG(1) => RAM_reg_0_31_0_13_n_12,
      DOG(0) => RAM_reg_0_31_0_13_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => m_aclk,
      WE => I71
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      DIA(1 downto 0) => I183(15 downto 14),
      DIB(1 downto 0) => I183(17 downto 16),
      DIC(1 downto 0) => I183(19 downto 18),
      DID(1 downto 0) => I183(21 downto 20),
      DIE(1 downto 0) => I183(23 downto 22),
      DIF(1 downto 0) => I183(25 downto 24),
      DIG(1 downto 0) => I183(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_14_27_n_0,
      DOA(0) => RAM_reg_0_31_14_27_n_1,
      DOB(1) => RAM_reg_0_31_14_27_n_2,
      DOB(0) => RAM_reg_0_31_14_27_n_3,
      DOC(1) => RAM_reg_0_31_14_27_n_4,
      DOC(0) => RAM_reg_0_31_14_27_n_5,
      DOD(1) => RAM_reg_0_31_14_27_n_6,
      DOD(0) => RAM_reg_0_31_14_27_n_7,
      DOE(1) => RAM_reg_0_31_14_27_n_8,
      DOE(0) => RAM_reg_0_31_14_27_n_9,
      DOF(1) => RAM_reg_0_31_14_27_n_10,
      DOF(0) => RAM_reg_0_31_14_27_n_11,
      DOG(1) => RAM_reg_0_31_14_27_n_12,
      DOG(0) => RAM_reg_0_31_14_27_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => m_aclk,
      WE => I71
    );
RAM_reg_0_31_28_35: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_1\(4 downto 0),
      DIA(1 downto 0) => I183(29 downto 28),
      DIB(1 downto 0) => I183(31 downto 30),
      DIC(1 downto 0) => I183(33 downto 32),
      DID(1 downto 0) => I183(35 downto 34),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_28_35_n_0,
      DOA(0) => RAM_reg_0_31_28_35_n_1,
      DOB(1) => RAM_reg_0_31_28_35_n_2,
      DOB(0) => RAM_reg_0_31_28_35_n_3,
      DOC(1) => RAM_reg_0_31_28_35_n_4,
      DOC(0) => RAM_reg_0_31_28_35_n_5,
      DOD(1) => RAM_reg_0_31_28_35_n_6,
      DOD(0) => RAM_reg_0_31_28_35_n_7,
      DOE(1 downto 0) => NLW_RAM_reg_0_31_28_35_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_28_35_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_28_35_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_35_DOH_UNCONNECTED(1 downto 0),
      WCLK => m_aclk,
      WE => I71
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_1,
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_11,
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_10,
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_13,
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_12,
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_1,
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_0,
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_3,
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_2,
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_5,
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_4,
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_0,
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_7,
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_6,
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_9,
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_8,
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_11,
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_10,
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_13,
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_12,
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_35_n_1,
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_35_n_0,
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_3,
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_35_n_3,
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_35_n_2,
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_35_n_5,
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_35_n_4,
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_35_n_7,
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_2,
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_5,
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_4,
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_7,
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_6,
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_9,
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_8,
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_dmem__parameterized3\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 60 downto 0 );
    s_aclk : in STD_LOGIC;
    EN : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 56 downto 0 );
    count_d1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_dmem__parameterized3\ : entity is "dmem";
end \axi_interconnect_0_dmem__parameterized3\;

architecture STRUCTURE of \axi_interconnect_0_dmem__parameterized3\ is
  signal RAM_reg_0_31_0_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_5 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 65 downto 5 );
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_65_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_65_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_65_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_41 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_28_41 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_41 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_28_41 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_55 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_42_55 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_42_55 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_42_55 : label is 42;
  attribute ram_slice_end of RAM_reg_0_31_42_55 : label is 55;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_56_65 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_56_65 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_56_65 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_56_65 : label is 56;
  attribute ram_slice_end of RAM_reg_0_31_56_65 : label is 65;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => DI(0),
      DIC(0) => '0',
      DID(1 downto 0) => DI(2 downto 1),
      DIE(1 downto 0) => DI(4 downto 3),
      DIF(1 downto 0) => DI(6 downto 5),
      DIG(1 downto 0) => DI(8 downto 7),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_13_n_0,
      DOA(0) => RAM_reg_0_31_0_13_n_1,
      DOB(1) => RAM_reg_0_31_0_13_n_2,
      DOB(0) => RAM_reg_0_31_0_13_n_3,
      DOC(1) => p_0_out(5),
      DOC(0) => RAM_reg_0_31_0_13_n_5,
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => p_0_out(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => DI(10 downto 9),
      DIB(1 downto 0) => DI(12 downto 11),
      DIC(1 downto 0) => DI(14 downto 13),
      DID(1 downto 0) => DI(16 downto 15),
      DIE(1 downto 0) => DI(18 downto 17),
      DIF(1 downto 0) => DI(20 downto 19),
      DIG(1 downto 0) => DI(22 downto 21),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(15 downto 14),
      DOB(1 downto 0) => p_0_out(17 downto 16),
      DOC(1 downto 0) => p_0_out(19 downto 18),
      DOD(1 downto 0) => p_0_out(21 downto 20),
      DOE(1 downto 0) => p_0_out(23 downto 22),
      DOF(1 downto 0) => p_0_out(25 downto 24),
      DOG(1 downto 0) => p_0_out(27 downto 26),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_28_41: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => DI(24 downto 23),
      DIB(1 downto 0) => DI(26 downto 25),
      DIC(1 downto 0) => DI(28 downto 27),
      DID(1 downto 0) => DI(30 downto 29),
      DIE(1 downto 0) => DI(32 downto 31),
      DIF(1 downto 0) => DI(34 downto 33),
      DIG(1 downto 0) => DI(36 downto 35),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(29 downto 28),
      DOB(1 downto 0) => p_0_out(31 downto 30),
      DOC(1 downto 0) => p_0_out(33 downto 32),
      DOD(1 downto 0) => p_0_out(35 downto 34),
      DOE(1 downto 0) => p_0_out(37 downto 36),
      DOF(1 downto 0) => p_0_out(39 downto 38),
      DOG(1 downto 0) => p_0_out(41 downto 40),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_42_55: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => DI(38 downto 37),
      DIB(1 downto 0) => DI(40 downto 39),
      DIC(1 downto 0) => DI(42 downto 41),
      DID(1 downto 0) => DI(44 downto 43),
      DIE(1 downto 0) => DI(46 downto 45),
      DIF(1 downto 0) => DI(48 downto 47),
      DIG(1 downto 0) => DI(50 downto 49),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(43 downto 42),
      DOB(1 downto 0) => p_0_out(45 downto 44),
      DOC(1 downto 0) => p_0_out(47 downto 46),
      DOD(1 downto 0) => p_0_out(49 downto 48),
      DOE(1 downto 0) => p_0_out(51 downto 50),
      DOF(1 downto 0) => p_0_out(53 downto 52),
      DOG(1 downto 0) => p_0_out(55 downto 54),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_56_65: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => DI(52 downto 51),
      DIB(1 downto 0) => DI(54 downto 53),
      DIC(1 downto 0) => DI(56 downto 55),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(57 downto 56),
      DOB(1 downto 0) => p_0_out(59 downto 58),
      DOC(1 downto 0) => p_0_out(61 downto 60),
      DOD(1 downto 0) => p_0_out(63 downto 62),
      DOE(1 downto 0) => p_0_out(65 downto 64),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_56_65_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_56_65_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_56_65_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(10),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(11),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(12),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(13),
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(14),
      Q => dout_i(9),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(15),
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(16),
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(17),
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(18),
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(19),
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(20),
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(21),
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(22),
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(23),
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(24),
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(25),
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(26),
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(27),
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(28),
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(29),
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(30),
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(31),
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(32),
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(33),
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(34),
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(35),
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(36),
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(37),
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(38),
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(39),
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(40),
      Q => dout_i(35),
      R => '0'
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(41),
      Q => dout_i(36),
      R => '0'
    );
\gpr1.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(42),
      Q => dout_i(37),
      R => '0'
    );
\gpr1.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(43),
      Q => dout_i(38),
      R => '0'
    );
\gpr1.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(44),
      Q => dout_i(39),
      R => '0'
    );
\gpr1.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(45),
      Q => dout_i(40),
      R => '0'
    );
\gpr1.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(46),
      Q => dout_i(41),
      R => '0'
    );
\gpr1.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(47),
      Q => dout_i(42),
      R => '0'
    );
\gpr1.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(48),
      Q => dout_i(43),
      R => '0'
    );
\gpr1.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(49),
      Q => dout_i(44),
      R => '0'
    );
\gpr1.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(50),
      Q => dout_i(45),
      R => '0'
    );
\gpr1.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(51),
      Q => dout_i(46),
      R => '0'
    );
\gpr1.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(52),
      Q => dout_i(47),
      R => '0'
    );
\gpr1.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(53),
      Q => dout_i(48),
      R => '0'
    );
\gpr1.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(54),
      Q => dout_i(49),
      R => '0'
    );
\gpr1.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(55),
      Q => dout_i(50),
      R => '0'
    );
\gpr1.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(56),
      Q => dout_i(51),
      R => '0'
    );
\gpr1.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(57),
      Q => dout_i(52),
      R => '0'
    );
\gpr1.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(58),
      Q => dout_i(53),
      R => '0'
    );
\gpr1.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(59),
      Q => dout_i(54),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(5),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(60),
      Q => dout_i(55),
      R => '0'
    );
\gpr1.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(61),
      Q => dout_i(56),
      R => '0'
    );
\gpr1.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(62),
      Q => dout_i(57),
      R => '0'
    );
\gpr1.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(63),
      Q => dout_i(58),
      R => '0'
    );
\gpr1.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(64),
      Q => dout_i(59),
      R => '0'
    );
\gpr1.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(65),
      Q => dout_i(60),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(6),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(7),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(8),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => p_0_out(9),
      Q => dout_i(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_dmem__parameterized3_63\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 60 downto 0 );
    s_aclk : in STD_LOGIC;
    I141 : in STD_LOGIC;
    I731 : in STD_LOGIC_VECTOR ( 56 downto 0 );
    count_d1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_dmem__parameterized3_63\ : entity is "dmem";
end \axi_interconnect_0_dmem__parameterized3_63\;

architecture STRUCTURE of \axi_interconnect_0_dmem__parameterized3_63\ is
  signal RAM_reg_0_31_0_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_28_41_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_42_55_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_56_65_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_56_65_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_56_65_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_56_65_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_56_65_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_56_65_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_56_65_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_56_65_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_56_65_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_56_65_n_9 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_65_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_65_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_65_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_41 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_28_41 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_41 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_28_41 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_55 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_42_55 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_42_55 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_42_55 : label is 42;
  attribute ram_slice_end of RAM_reg_0_31_42_55 : label is 55;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_56_65 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_56_65 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_56_65 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_56_65 : label is 56;
  attribute ram_slice_end of RAM_reg_0_31_56_65 : label is 65;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => I731(0),
      DIC(0) => '0',
      DID(1 downto 0) => I731(2 downto 1),
      DIE(1 downto 0) => I731(4 downto 3),
      DIF(1 downto 0) => I731(6 downto 5),
      DIG(1 downto 0) => I731(8 downto 7),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_13_n_0,
      DOA(0) => RAM_reg_0_31_0_13_n_1,
      DOB(1) => RAM_reg_0_31_0_13_n_2,
      DOB(0) => RAM_reg_0_31_0_13_n_3,
      DOC(1) => RAM_reg_0_31_0_13_n_4,
      DOC(0) => RAM_reg_0_31_0_13_n_5,
      DOD(1) => RAM_reg_0_31_0_13_n_6,
      DOD(0) => RAM_reg_0_31_0_13_n_7,
      DOE(1) => RAM_reg_0_31_0_13_n_8,
      DOE(0) => RAM_reg_0_31_0_13_n_9,
      DOF(1) => RAM_reg_0_31_0_13_n_10,
      DOF(0) => RAM_reg_0_31_0_13_n_11,
      DOG(1) => RAM_reg_0_31_0_13_n_12,
      DOG(0) => RAM_reg_0_31_0_13_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I141
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => I731(10 downto 9),
      DIB(1 downto 0) => I731(12 downto 11),
      DIC(1 downto 0) => I731(14 downto 13),
      DID(1 downto 0) => I731(16 downto 15),
      DIE(1 downto 0) => I731(18 downto 17),
      DIF(1 downto 0) => I731(20 downto 19),
      DIG(1 downto 0) => I731(22 downto 21),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_14_27_n_0,
      DOA(0) => RAM_reg_0_31_14_27_n_1,
      DOB(1) => RAM_reg_0_31_14_27_n_2,
      DOB(0) => RAM_reg_0_31_14_27_n_3,
      DOC(1) => RAM_reg_0_31_14_27_n_4,
      DOC(0) => RAM_reg_0_31_14_27_n_5,
      DOD(1) => RAM_reg_0_31_14_27_n_6,
      DOD(0) => RAM_reg_0_31_14_27_n_7,
      DOE(1) => RAM_reg_0_31_14_27_n_8,
      DOE(0) => RAM_reg_0_31_14_27_n_9,
      DOF(1) => RAM_reg_0_31_14_27_n_10,
      DOF(0) => RAM_reg_0_31_14_27_n_11,
      DOG(1) => RAM_reg_0_31_14_27_n_12,
      DOG(0) => RAM_reg_0_31_14_27_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I141
    );
RAM_reg_0_31_28_41: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => I731(24 downto 23),
      DIB(1 downto 0) => I731(26 downto 25),
      DIC(1 downto 0) => I731(28 downto 27),
      DID(1 downto 0) => I731(30 downto 29),
      DIE(1 downto 0) => I731(32 downto 31),
      DIF(1 downto 0) => I731(34 downto 33),
      DIG(1 downto 0) => I731(36 downto 35),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_28_41_n_0,
      DOA(0) => RAM_reg_0_31_28_41_n_1,
      DOB(1) => RAM_reg_0_31_28_41_n_2,
      DOB(0) => RAM_reg_0_31_28_41_n_3,
      DOC(1) => RAM_reg_0_31_28_41_n_4,
      DOC(0) => RAM_reg_0_31_28_41_n_5,
      DOD(1) => RAM_reg_0_31_28_41_n_6,
      DOD(0) => RAM_reg_0_31_28_41_n_7,
      DOE(1) => RAM_reg_0_31_28_41_n_8,
      DOE(0) => RAM_reg_0_31_28_41_n_9,
      DOF(1) => RAM_reg_0_31_28_41_n_10,
      DOF(0) => RAM_reg_0_31_28_41_n_11,
      DOG(1) => RAM_reg_0_31_28_41_n_12,
      DOG(0) => RAM_reg_0_31_28_41_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I141
    );
RAM_reg_0_31_42_55: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => I731(38 downto 37),
      DIB(1 downto 0) => I731(40 downto 39),
      DIC(1 downto 0) => I731(42 downto 41),
      DID(1 downto 0) => I731(44 downto 43),
      DIE(1 downto 0) => I731(46 downto 45),
      DIF(1 downto 0) => I731(48 downto 47),
      DIG(1 downto 0) => I731(50 downto 49),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_42_55_n_0,
      DOA(0) => RAM_reg_0_31_42_55_n_1,
      DOB(1) => RAM_reg_0_31_42_55_n_2,
      DOB(0) => RAM_reg_0_31_42_55_n_3,
      DOC(1) => RAM_reg_0_31_42_55_n_4,
      DOC(0) => RAM_reg_0_31_42_55_n_5,
      DOD(1) => RAM_reg_0_31_42_55_n_6,
      DOD(0) => RAM_reg_0_31_42_55_n_7,
      DOE(1) => RAM_reg_0_31_42_55_n_8,
      DOE(0) => RAM_reg_0_31_42_55_n_9,
      DOF(1) => RAM_reg_0_31_42_55_n_10,
      DOF(0) => RAM_reg_0_31_42_55_n_11,
      DOG(1) => RAM_reg_0_31_42_55_n_12,
      DOG(0) => RAM_reg_0_31_42_55_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I141
    );
RAM_reg_0_31_56_65: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      DIA(1 downto 0) => I731(52 downto 51),
      DIB(1 downto 0) => I731(54 downto 53),
      DIC(1 downto 0) => I731(56 downto 55),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_56_65_n_0,
      DOA(0) => RAM_reg_0_31_56_65_n_1,
      DOB(1) => RAM_reg_0_31_56_65_n_2,
      DOB(0) => RAM_reg_0_31_56_65_n_3,
      DOC(1) => RAM_reg_0_31_56_65_n_4,
      DOC(0) => RAM_reg_0_31_56_65_n_5,
      DOD(1) => RAM_reg_0_31_56_65_n_6,
      DOD(0) => RAM_reg_0_31_56_65_n_7,
      DOE(1) => RAM_reg_0_31_56_65_n_8,
      DOE(0) => RAM_reg_0_31_56_65_n_9,
      DOF(1 downto 0) => NLW_RAM_reg_0_31_56_65_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_56_65_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_56_65_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => I141
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_0_13_n_11,
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_0_13_n_10,
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_0_13_n_13,
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_0_13_n_12,
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_1,
      Q => dout_i(9),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_0,
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_3,
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_2,
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_5,
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_4,
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_7,
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_6,
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_9,
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_8,
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_11,
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_10,
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_13,
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_14_27_n_12,
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_1,
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_0,
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_3,
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_2,
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_5,
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_4,
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_7,
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_6,
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_9,
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_8,
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_11,
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_10,
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_13,
      Q => dout_i(35),
      R => '0'
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_28_41_n_12,
      Q => dout_i(36),
      R => '0'
    );
\gpr1.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_1,
      Q => dout_i(37),
      R => '0'
    );
\gpr1.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_0,
      Q => dout_i(38),
      R => '0'
    );
\gpr1.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_3,
      Q => dout_i(39),
      R => '0'
    );
\gpr1.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_2,
      Q => dout_i(40),
      R => '0'
    );
\gpr1.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_5,
      Q => dout_i(41),
      R => '0'
    );
\gpr1.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_4,
      Q => dout_i(42),
      R => '0'
    );
\gpr1.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_7,
      Q => dout_i(43),
      R => '0'
    );
\gpr1.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_6,
      Q => dout_i(44),
      R => '0'
    );
\gpr1.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_9,
      Q => dout_i(45),
      R => '0'
    );
\gpr1.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_8,
      Q => dout_i(46),
      R => '0'
    );
\gpr1.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_11,
      Q => dout_i(47),
      R => '0'
    );
\gpr1.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_10,
      Q => dout_i(48),
      R => '0'
    );
\gpr1.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_13,
      Q => dout_i(49),
      R => '0'
    );
\gpr1.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_42_55_n_12,
      Q => dout_i(50),
      R => '0'
    );
\gpr1.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_56_65_n_1,
      Q => dout_i(51),
      R => '0'
    );
\gpr1.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_56_65_n_0,
      Q => dout_i(52),
      R => '0'
    );
\gpr1.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_56_65_n_3,
      Q => dout_i(53),
      R => '0'
    );
\gpr1.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_56_65_n_2,
      Q => dout_i(54),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_0_13_n_4,
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_56_65_n_5,
      Q => dout_i(55),
      R => '0'
    );
\gpr1.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_56_65_n_4,
      Q => dout_i(56),
      R => '0'
    );
\gpr1.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_56_65_n_7,
      Q => dout_i(57),
      R => '0'
    );
\gpr1.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_56_65_n_6,
      Q => dout_i(58),
      R => '0'
    );
\gpr1.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_56_65_n_9,
      Q => dout_i(59),
      R => '0'
    );
\gpr1.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_56_65_n_8,
      Q => dout_i(60),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_0_13_n_7,
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_0_13_n_6,
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_0_13_n_9,
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \gpr1.dout_i_reg[5]_1\(0),
      D => RAM_reg_0_31_0_13_n_8,
      Q => dout_i(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_dmem__parameterized4\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_aclk : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    I728 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I190 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I191 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_dmem__parameterized4\ : entity is "dmem";
end \axi_interconnect_0_dmem__parameterized4\;

architecture STRUCTURE of \axi_interconnect_0_dmem__parameterized4\ is
  signal RAM_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_5 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_5 : label is 5;
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => I190(4 downto 0),
      ADDRB(4 downto 0) => I190(4 downto 0),
      ADDRC(4 downto 0) => I190(4 downto 0),
      ADDRD(4 downto 0) => I190(4 downto 0),
      ADDRE(4 downto 0) => I190(4 downto 0),
      ADDRF(4 downto 0) => I190(4 downto 0),
      ADDRG(4 downto 0) => I190(4 downto 0),
      ADDRH(4 downto 0) => I191(4 downto 0),
      DIA(1 downto 0) => I728(1 downto 0),
      DIB(1 downto 0) => I728(3 downto 2),
      DIC(1 downto 0) => I728(5 downto 4),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_5_n_0,
      DOA(0) => RAM_reg_0_31_0_5_n_1,
      DOB(1) => RAM_reg_0_31_0_5_n_2,
      DOB(0) => RAM_reg_0_31_0_5_n_3,
      DOC(1) => RAM_reg_0_31_0_5_n_4,
      DOC(0) => RAM_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => m_aclk,
      WE => p_20_out
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_5_n_1,
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_5_n_0,
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_5_n_3,
      Q => dout_i(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_dmem__parameterized5\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_aclk : in STD_LOGIC;
    I145 : in STD_LOGIC;
    I734 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    count_d1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_dmem__parameterized5\ : entity is "dmem";
end \axi_interconnect_0_dmem__parameterized5\;

architecture STRUCTURE of \axi_interconnect_0_dmem__parameterized5\ is
  signal RAM_reg_0_31_0_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_12 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_14_27_n_9 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_0 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_3 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_5 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_6 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_7 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_8 : STD_LOGIC;
  signal RAM_reg_0_31_28_38_n_9 : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_38_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_28_38_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_38_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_38 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_28_38 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_38 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_28_38 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_38 : label is 38;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      DIA(1 downto 0) => I734(1 downto 0),
      DIB(1 downto 0) => I734(3 downto 2),
      DIC(1 downto 0) => I734(5 downto 4),
      DID(1 downto 0) => I734(7 downto 6),
      DIE(1 downto 0) => I734(9 downto 8),
      DIF(1 downto 0) => I734(11 downto 10),
      DIG(1 downto 0) => I734(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_0_13_n_0,
      DOA(0) => RAM_reg_0_31_0_13_n_1,
      DOB(1) => RAM_reg_0_31_0_13_n_2,
      DOB(0) => RAM_reg_0_31_0_13_n_3,
      DOC(1) => RAM_reg_0_31_0_13_n_4,
      DOC(0) => RAM_reg_0_31_0_13_n_5,
      DOD(1) => RAM_reg_0_31_0_13_n_6,
      DOD(0) => RAM_reg_0_31_0_13_n_7,
      DOE(1) => RAM_reg_0_31_0_13_n_8,
      DOE(0) => RAM_reg_0_31_0_13_n_9,
      DOF(1) => RAM_reg_0_31_0_13_n_10,
      DOF(0) => RAM_reg_0_31_0_13_n_11,
      DOG(1) => RAM_reg_0_31_0_13_n_12,
      DOG(0) => RAM_reg_0_31_0_13_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => m_aclk,
      WE => I145
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      DIA(1 downto 0) => I734(15 downto 14),
      DIB(1 downto 0) => I734(17 downto 16),
      DIC(1 downto 0) => I734(19 downto 18),
      DID(1 downto 0) => I734(21 downto 20),
      DIE(1 downto 0) => I734(23 downto 22),
      DIF(1 downto 0) => I734(25 downto 24),
      DIG(1 downto 0) => I734(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_14_27_n_0,
      DOA(0) => RAM_reg_0_31_14_27_n_1,
      DOB(1) => RAM_reg_0_31_14_27_n_2,
      DOB(0) => RAM_reg_0_31_14_27_n_3,
      DOC(1) => RAM_reg_0_31_14_27_n_4,
      DOC(0) => RAM_reg_0_31_14_27_n_5,
      DOD(1) => RAM_reg_0_31_14_27_n_6,
      DOD(0) => RAM_reg_0_31_14_27_n_7,
      DOE(1) => RAM_reg_0_31_14_27_n_8,
      DOE(0) => RAM_reg_0_31_14_27_n_9,
      DOF(1) => RAM_reg_0_31_14_27_n_10,
      DOF(0) => RAM_reg_0_31_14_27_n_11,
      DOG(1) => RAM_reg_0_31_14_27_n_12,
      DOG(0) => RAM_reg_0_31_14_27_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => m_aclk,
      WE => I145
    );
RAM_reg_0_31_28_38: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => count_d1(4 downto 0),
      ADDRB(4 downto 0) => count_d1(4 downto 0),
      ADDRC(4 downto 0) => count_d1(4 downto 0),
      ADDRD(4 downto 0) => count_d1(4 downto 0),
      ADDRE(4 downto 0) => count_d1(4 downto 0),
      ADDRF(4 downto 0) => count_d1(4 downto 0),
      ADDRG(4 downto 0) => count_d1(4 downto 0),
      ADDRH(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      DIA(1 downto 0) => I734(29 downto 28),
      DIB(1 downto 0) => I734(31 downto 30),
      DIC(1 downto 0) => I734(33 downto 32),
      DID(1 downto 0) => I734(35 downto 34),
      DIE(1 downto 0) => I734(37 downto 36),
      DIF(1) => '0',
      DIF(0) => I734(38),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_28_38_n_0,
      DOA(0) => RAM_reg_0_31_28_38_n_1,
      DOB(1) => RAM_reg_0_31_28_38_n_2,
      DOB(0) => RAM_reg_0_31_28_38_n_3,
      DOC(1) => RAM_reg_0_31_28_38_n_4,
      DOC(0) => RAM_reg_0_31_28_38_n_5,
      DOD(1) => RAM_reg_0_31_28_38_n_6,
      DOD(0) => RAM_reg_0_31_28_38_n_7,
      DOE(1) => RAM_reg_0_31_28_38_n_8,
      DOE(0) => RAM_reg_0_31_28_38_n_9,
      DOF(1) => NLW_RAM_reg_0_31_28_38_DOF_UNCONNECTED(1),
      DOF(0) => RAM_reg_0_31_28_38_n_11,
      DOG(1 downto 0) => NLW_RAM_reg_0_31_28_38_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_38_DOH_UNCONNECTED(1 downto 0),
      WCLK => m_aclk,
      WE => I145
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_1,
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_11,
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_10,
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_13,
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_12,
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_1,
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_0,
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_3,
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_2,
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_5,
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_4,
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_0,
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_7,
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_6,
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_9,
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_8,
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_11,
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_10,
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_13,
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_14_27_n_12,
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_38_n_1,
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_38_n_0,
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_3,
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_38_n_3,
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_38_n_2,
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_38_n_5,
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_38_n_4,
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_38_n_7,
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_28_38_n_6,
      Q => dout_i(35),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_2,
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_5,
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_4,
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_7,
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_6,
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_9,
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => RAM_reg_0_31_0_13_n_8,
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_bin_cntr : entity is "rd_bin_cntr";
end axi_interconnect_0_rd_bin_cntr;

architecture STRUCTURE of axi_interconnect_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of ram_empty_i_i_4 : label is "soft_lutpair77";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__1\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__1\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__1\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__1\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__1\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__1\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__1\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__1\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__1\(4),
      Q => \^q\(2)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => ram_empty_i_i_3_n_0,
      I2 => E(0),
      I3 => ram_empty_i_i_4_n_0,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_bin_cntr_13 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_bin_cntr_13 : entity is "rd_bin_cntr";
end axi_interconnect_0_rd_bin_cntr_13;

architecture STRUCTURE of axi_interconnect_0_rd_bin_cntr_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_empty_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__1_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ram_empty_i_i_4__1\ : label is "soft_lutpair61";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__4\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__4\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__4\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__4\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__4\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__4\(4),
      Q => \^q\(2)
    );
\ram_empty_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => \ram_empty_i_i_3__1_n_0\,
      I2 => E(0),
      I3 => \ram_empty_i_i_4__1_n_0\,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_3__1_n_0\
    );
\ram_empty_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_bin_cntr_20 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_bin_cntr_20 : entity is "rd_bin_cntr";
end axi_interconnect_0_rd_bin_cntr_20;

architecture STRUCTURE of axi_interconnect_0_rd_bin_cntr_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_empty_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__0_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ram_empty_i_i_4__0\ : label is "soft_lutpair53";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__3\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__3\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__3\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__3\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__3\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__3\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__3\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__3\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__3\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__3\(4),
      Q => \^q\(2)
    );
\ram_empty_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => \ram_empty_i_i_3__0_n_0\,
      I2 => E(0),
      I3 => \ram_empty_i_i_4__0_n_0\,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_3__0_n_0\
    );
\ram_empty_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_bin_cntr_29 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_bin_cntr_29 : entity is "rd_bin_cntr";
end axi_interconnect_0_rd_bin_cntr_29;

architecture STRUCTURE of axi_interconnect_0_rd_bin_cntr_29 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__7\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_empty_i_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__3_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ram_empty_i_i_4__3\ : label is "soft_lutpair45";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__7\(0)
    );
\gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__7\(1)
    );
\gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__7\(2)
    );
\gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__7\(3)
    );
\gc0.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__7\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__7\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__7\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__7\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__7\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__7\(4),
      Q => \^q\(2)
    );
\ram_empty_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => \ram_empty_i_i_3__3_n_0\,
      I2 => E(0),
      I3 => \ram_empty_i_i_4__3_n_0\,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_3__3_n_0\
    );
\ram_empty_i_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_4__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_bin_cntr_36 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_bin_cntr_36 : entity is "rd_bin_cntr";
end axi_interconnect_0_rd_bin_cntr_36;

architecture STRUCTURE of axi_interconnect_0_rd_bin_cntr_36 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of ram_empty_i_i_4 : label is "soft_lutpair37";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__1\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__1\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__1\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__1\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__1\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__1\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__1\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__1\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__1\(4),
      Q => \^q\(2)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => ram_empty_i_i_3_n_0,
      I2 => E(0),
      I3 => ram_empty_i_i_4_n_0,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_bin_cntr_45 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_bin_cntr_45 : entity is "rd_bin_cntr";
end axi_interconnect_0_rd_bin_cntr_45;

architecture STRUCTURE of axi_interconnect_0_rd_bin_cntr_45 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_empty_i_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__2_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram_empty_i_i_4__2\ : label is "soft_lutpair29";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__5\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__5\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__5\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__5\(3)
    );
\gc0.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__5\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__5\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__5\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__5\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__5\(4),
      Q => \^q\(2)
    );
\ram_empty_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => \ram_empty_i_i_3__2_n_0\,
      I2 => E(0),
      I3 => \ram_empty_i_i_4__2_n_0\,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_3__2_n_0\
    );
\ram_empty_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_bin_cntr_52 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_bin_cntr_52 : entity is "rd_bin_cntr";
end axi_interconnect_0_rd_bin_cntr_52;

architecture STRUCTURE of axi_interconnect_0_rd_bin_cntr_52 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_empty_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__1_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ram_empty_i_i_4__1\ : label is "soft_lutpair21";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__4\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__4\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__4\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__4\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__4\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__4\(4),
      Q => \^q\(2)
    );
\ram_empty_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => \ram_empty_i_i_3__1_n_0\,
      I2 => E(0),
      I3 => \ram_empty_i_i_4__1_n_0\,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_3__1_n_0\
    );
\ram_empty_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_bin_cntr_59 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_bin_cntr_59 : entity is "rd_bin_cntr";
end axi_interconnect_0_rd_bin_cntr_59;

architecture STRUCTURE of axi_interconnect_0_rd_bin_cntr_59 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_empty_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__0_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ram_empty_i_i_4__0\ : label is "soft_lutpair13";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__3\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__3\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__3\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__3\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__3\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__3\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__3\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__3\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__3\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__3\(4),
      Q => \^q\(2)
    );
\ram_empty_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => \ram_empty_i_i_3__0_n_0\,
      I2 => E(0),
      I3 => \ram_empty_i_i_4__0_n_0\,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_3__0_n_0\
    );
\ram_empty_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_bin_cntr_6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_bin_cntr_6 : entity is "rd_bin_cntr";
end axi_interconnect_0_rd_bin_cntr_6;

architecture STRUCTURE of axi_interconnect_0_rd_bin_cntr_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_empty_i_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__2_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ram_empty_i_i_4__2\ : label is "soft_lutpair69";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__5\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__5\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__5\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__5\(3)
    );
\gc0.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__5\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__5\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__5\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__5\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__5\(4),
      Q => \^q\(2)
    );
\ram_empty_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => \ram_empty_i_i_3__2_n_0\,
      I2 => E(0),
      I3 => \ram_empty_i_i_4__2_n_0\,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_3__2_n_0\
    );
\ram_empty_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_bin_cntr_68 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_bin_cntr_68 : entity is "rd_bin_cntr";
end axi_interconnect_0_rd_bin_cntr_68;

architecture STRUCTURE of axi_interconnect_0_rd_bin_cntr_68 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__7\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_empty_i_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__3_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ram_empty_i_i_4__3\ : label is "soft_lutpair5";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gc0.count_d1_reg[4]_0\(4 downto 0);
\gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__7\(0)
    );
\gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__7\(1)
    );
\gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__7\(2)
    );
\gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__7\(3)
    );
\gc0.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__7\(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \^gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \^gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__7\(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__7\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__7\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__7\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \plusOp__7\(4),
      Q => \^q\(2)
    );
\ram_empty_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ram_empty_i_reg,
      I1 => \ram_empty_i_i_3__3_n_0\,
      I2 => E(0),
      I3 => \ram_empty_i_i_4__3_n_0\,
      I4 => ram_empty_i_reg_0,
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[4]_0\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^gc0.count_d1_reg[4]_0\(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_3__3_n_0\
    );
\ram_empty_i_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => \ram_empty_i_i_4__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_fwft is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_fwft : entity is "rd_fwft";
end axi_interconnect_0_rd_fwft;

architecture STRUCTURE of axi_interconnect_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_bready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_bready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => s_axi_bready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_bready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \gpregsm1.user_valid_reg_0\,
      O => E(0)
    );
\gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => s_axi_bready,
      I4 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_bready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_bready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
s_axi_bvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_fwft_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_fwft_11 : entity is "rd_fwft";
end axi_interconnect_0_rd_fwft_11;

architecture STRUCTURE of axi_interconnect_0_rd_fwft_11 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_awready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_awready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => m_axi_awready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \gpregsm1.user_valid_reg_0\,
      O => E(0)
    );
\gpr1.dout_i[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => m_axi_awready,
      I4 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_fwft_18 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_fwft_18 : entity is "rd_fwft";
end axi_interconnect_0_rd_fwft_18;

architecture STRUCTURE of axi_interconnect_0_rd_fwft_18 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_rready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_rready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => s_axi_rready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_rready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \gpregsm1.user_valid_reg_0\,
      O => E(0)
    );
\gpr1.dout_i[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => s_axi_rready,
      I4 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_rready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_rready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
s_axi_rvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_fwft_27 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_fwft_27 : entity is "rd_fwft";
end axi_interconnect_0_rd_fwft_27;

architecture STRUCTURE of axi_interconnect_0_rd_fwft_27 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => m_axi_arready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_arready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_arready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => m_axi_arready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \gpregsm1.user_valid_reg_0\,
      O => E(0)
    );
\gpr1.dout_i[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => m_axi_arready,
      I4 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_fwft_34 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_fwft_34 : entity is "rd_fwft";
end axi_interconnect_0_rd_fwft_34;

architecture STRUCTURE of axi_interconnect_0_rd_fwft_34 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_bready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_bready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => s_axi_bready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_bready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \gpregsm1.user_valid_reg_0\,
      O => E(0)
    );
\gpr1.dout_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => s_axi_bready,
      I4 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_bready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_bready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
s_axi_bvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_fwft_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_fwft_4 : entity is "rd_fwft";
end axi_interconnect_0_rd_fwft_4;

architecture STRUCTURE of axi_interconnect_0_rd_fwft_4 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => m_axi_wready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_wready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_wready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => m_axi_wready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \gpregsm1.user_valid_reg_0\,
      O => E(0)
    );
\gpr1.dout_i[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => m_axi_wready,
      I4 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_fwft_43 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_fwft_43 : entity is "rd_fwft";
end axi_interconnect_0_rd_fwft_43;

architecture STRUCTURE of axi_interconnect_0_rd_fwft_43 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => m_axi_wready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_wready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_wready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => m_axi_wready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \gpregsm1.user_valid_reg_0\,
      O => E(0)
    );
\gpr1.dout_i[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => m_axi_wready,
      I4 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_fwft_50 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_fwft_50 : entity is "rd_fwft";
end axi_interconnect_0_rd_fwft_50;

architecture STRUCTURE of axi_interconnect_0_rd_fwft_50 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_awready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_awready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => m_axi_awready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \gpregsm1.user_valid_reg_0\,
      O => E(0)
    );
\gpr1.dout_i[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => m_axi_awready,
      I4 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_fwft_57 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_fwft_57 : entity is "rd_fwft";
end axi_interconnect_0_rd_fwft_57;

architecture STRUCTURE of axi_interconnect_0_rd_fwft_57 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_rready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_rready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => s_axi_rready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_rready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \gpregsm1.user_valid_reg_0\,
      O => E(0)
    );
\gpr1.dout_i[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => s_axi_rready,
      I4 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_rready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_rready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
s_axi_rvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_fwft_66 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_fwft_66 : entity is "rd_fwft";
end axi_interconnect_0_rd_fwft_66;

architecture STRUCTURE of axi_interconnect_0_rd_fwft_66 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => m_axi_arready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_arready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_arready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => m_axi_arready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[65]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \gpregsm1.user_valid_reg_0\,
      O => E(0)
    );
\gpr1.dout_i[65]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => m_axi_arready,
      I4 => \out\,
      O => \gpregsm1.curr_fwft_state_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_status_flags_as : entity is "rd_status_flags_as";
end axi_interconnect_0_rd_status_flags_as;

architecture STRUCTURE of axi_interconnect_0_rd_status_flags_as is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_status_flags_as_12 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_status_flags_as_12 : entity is "rd_status_flags_as";
end axi_interconnect_0_rd_status_flags_as_12;

architecture STRUCTURE of axi_interconnect_0_rd_status_flags_as_12 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_status_flags_as_19 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_status_flags_as_19 : entity is "rd_status_flags_as";
end axi_interconnect_0_rd_status_flags_as_19;

architecture STRUCTURE of axi_interconnect_0_rd_status_flags_as_19 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_status_flags_as_28 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_status_flags_as_28 : entity is "rd_status_flags_as";
end axi_interconnect_0_rd_status_flags_as_28;

architecture STRUCTURE of axi_interconnect_0_rd_status_flags_as_28 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_status_flags_as_35 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_status_flags_as_35 : entity is "rd_status_flags_as";
end axi_interconnect_0_rd_status_flags_as_35;

architecture STRUCTURE of axi_interconnect_0_rd_status_flags_as_35 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_status_flags_as_44 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_status_flags_as_44 : entity is "rd_status_flags_as";
end axi_interconnect_0_rd_status_flags_as_44;

architecture STRUCTURE of axi_interconnect_0_rd_status_flags_as_44 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_status_flags_as_5 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_status_flags_as_5 : entity is "rd_status_flags_as";
end axi_interconnect_0_rd_status_flags_as_5;

architecture STRUCTURE of axi_interconnect_0_rd_status_flags_as_5 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_status_flags_as_51 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_status_flags_as_51 : entity is "rd_status_flags_as";
end axi_interconnect_0_rd_status_flags_as_51;

architecture STRUCTURE of axi_interconnect_0_rd_status_flags_as_51 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_status_flags_as_58 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_status_flags_as_58 : entity is "rd_status_flags_as";
end axi_interconnect_0_rd_status_flags_as_58;

architecture STRUCTURE of axi_interconnect_0_rd_status_flags_as_58 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_status_flags_as_67 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_status_flags_as_67 : entity is "rd_status_flags_as";
end axi_interconnect_0_rd_status_flags_as_67;

architecture STRUCTURE of axi_interconnect_0_rd_status_flags_as_67 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_bin_cntr is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_bin_cntr : entity is "wr_bin_cntr";
end axi_interconnect_0_wr_bin_cntr;

architecture STRUCTURE of axi_interconnect_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_full_i_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__2_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__2\ : label is "soft_lutpair78";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__6\(0)
    );
\gic0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__6\(1)
    );
\gic0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__6\(2)
    );
\gic0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__6\(3)
    );
\gic0.gc0.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__6\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__6\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__6\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__6\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__6\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__6\(4),
      Q => wr_pntr_plus2(4)
    );
\ram_full_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => \ram_full_i_i_2__2_n_0\,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => \ram_full_i_i_5__2_n_0\,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ram_full_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => \ram_full_i_i_2__2_n_0\
    );
\ram_full_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => \ram_full_i_i_5__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_bin_cntr_10 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_bin_cntr_10 : entity is "wr_bin_cntr";
end axi_interconnect_0_wr_bin_cntr_10;

architecture STRUCTURE of axi_interconnect_0_wr_bin_cntr_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair62";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => plusOp(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => wr_pntr_plus2(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => ram_full_i_i_2_n_0,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => ram_full_i_i_5_n_0,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => ram_full_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_bin_cntr_17 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_bin_cntr_17 : entity is "wr_bin_cntr";
end axi_interconnect_0_wr_bin_cntr_17;

architecture STRUCTURE of axi_interconnect_0_wr_bin_cntr_17 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_full_i_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__3_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__3\ : label is "soft_lutpair54";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__8\(0)
    );
\gic0.gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__8\(1)
    );
\gic0.gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__8\(2)
    );
\gic0.gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__8\(3)
    );
\gic0.gc0.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__8\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__8\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(4),
      Q => wr_pntr_plus2(4)
    );
\ram_full_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => \ram_full_i_i_2__3_n_0\,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => \ram_full_i_i_5__3_n_0\,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ram_full_i_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => \ram_full_i_i_2__3_n_0\
    );
\ram_full_i_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => \ram_full_i_i_5__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_bin_cntr_26 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_bin_cntr_26 : entity is "wr_bin_cntr";
end axi_interconnect_0_wr_bin_cntr_26;

architecture STRUCTURE of axi_interconnect_0_wr_bin_cntr_26 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_full_i_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__1_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__1\ : label is "soft_lutpair46";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__2\(0)
    );
\gic0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__2\(1)
    );
\gic0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__2\(2)
    );
\gic0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__2\(3)
    );
\gic0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__2\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__2\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(4),
      Q => wr_pntr_plus2(4)
    );
\ram_full_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => \ram_full_i_i_2__1_n_0\,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => \ram_full_i_i_5__1_n_0\,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ram_full_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => \ram_full_i_i_2__1_n_0\
    );
\ram_full_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => \ram_full_i_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_bin_cntr_3 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_bin_cntr_3 : entity is "wr_bin_cntr";
end axi_interconnect_0_wr_bin_cntr_3;

architecture STRUCTURE of axi_interconnect_0_wr_bin_cntr_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_full_i_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__0_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__0\ : label is "soft_lutpair70";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus2(4)
    );
\ram_full_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => \ram_full_i_i_2__0_n_0\,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => \ram_full_i_i_5__0_n_0\,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ram_full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => \ram_full_i_i_2__0_n_0\
    );
\ram_full_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => \ram_full_i_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_bin_cntr_33 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_bin_cntr_33 : entity is "wr_bin_cntr";
end axi_interconnect_0_wr_bin_cntr_33;

architecture STRUCTURE of axi_interconnect_0_wr_bin_cntr_33 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_full_i_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__2_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__2\ : label is "soft_lutpair38";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__6\(0)
    );
\gic0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__6\(1)
    );
\gic0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__6\(2)
    );
\gic0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__6\(3)
    );
\gic0.gc0.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__6\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__6\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__6\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__6\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__6\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__6\(4),
      Q => wr_pntr_plus2(4)
    );
\ram_full_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => \ram_full_i_i_2__2_n_0\,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => \ram_full_i_i_5__2_n_0\,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ram_full_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => \ram_full_i_i_2__2_n_0\
    );
\ram_full_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => \ram_full_i_i_5__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_bin_cntr_42 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_bin_cntr_42 : entity is "wr_bin_cntr";
end axi_interconnect_0_wr_bin_cntr_42;

architecture STRUCTURE of axi_interconnect_0_wr_bin_cntr_42 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_full_i_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__0_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__0\ : label is "soft_lutpair30";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus2(4)
    );
\ram_full_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => \ram_full_i_i_2__0_n_0\,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => \ram_full_i_i_5__0_n_0\,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ram_full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => \ram_full_i_i_2__0_n_0\
    );
\ram_full_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => \ram_full_i_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_bin_cntr_49 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_bin_cntr_49 : entity is "wr_bin_cntr";
end axi_interconnect_0_wr_bin_cntr_49;

architecture STRUCTURE of axi_interconnect_0_wr_bin_cntr_49 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair22";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => plusOp(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => wr_pntr_plus2(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => ram_full_i_i_2_n_0,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => ram_full_i_i_5_n_0,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => ram_full_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_bin_cntr_56 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_bin_cntr_56 : entity is "wr_bin_cntr";
end axi_interconnect_0_wr_bin_cntr_56;

architecture STRUCTURE of axi_interconnect_0_wr_bin_cntr_56 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_full_i_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__3_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__3\ : label is "soft_lutpair14";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__8\(0)
    );
\gic0.gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__8\(1)
    );
\gic0.gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__8\(2)
    );
\gic0.gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__8\(3)
    );
\gic0.gc0.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__8\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__8\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(4),
      Q => wr_pntr_plus2(4)
    );
\ram_full_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => \ram_full_i_i_2__3_n_0\,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => \ram_full_i_i_5__3_n_0\,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ram_full_i_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => \ram_full_i_i_2__3_n_0\
    );
\ram_full_i_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => \ram_full_i_i_5__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_bin_cntr_65 is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_bin_cntr_65 : entity is "wr_bin_cntr";
end axi_interconnect_0_wr_bin_cntr_65;

architecture STRUCTURE of axi_interconnect_0_wr_bin_cntr_65 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ram_full_i_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__1_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__1\ : label is "soft_lutpair6";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d1_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__2\(0)
    );
\gic0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__2\(1)
    );
\gic0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__2\(2)
    );
\gic0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__2\(3)
    );
\gic0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__2\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d1_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(0),
      Q => \gic0.gc0.count_d2_reg[4]_0\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d1_reg[1]_0\(1),
      Q => \gic0.gc0.count_d2_reg[4]_0\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \gic0.gc0.count_d2_reg[4]_0\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \gic0.gc0.count_d2_reg[4]_0\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \gic0.gc0.count_d2_reg[4]_0\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__2\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(4),
      Q => wr_pntr_plus2(4)
    );
\ram_full_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF808080"
    )
        port map (
      I0 => \ram_full_i_i_2__1_n_0\,
      I1 => ram_full_i_reg,
      I2 => E(0),
      I3 => ram_full_i_reg_0,
      I4 => \ram_full_i_i_5__1_n_0\,
      I5 => ram_full_i_reg_1,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ram_full_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => \ram_full_i_i_2__1_n_0\
    );
\ram_full_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => \ram_full_i_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_status_flags_as is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_status_flags_as : entity is "wr_status_flags_as";
end axi_interconnect_0_wr_status_flags_as;

architecture STRUCTURE of axi_interconnect_0_wr_status_flags_as is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => m_axi_bvalid,
      I2 => ram_full_fb_i,
      O => E(0)
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => m_axi_bready
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_status_flags_as_16 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_status_flags_as_16 : entity is "wr_status_flags_as";
end axi_interconnect_0_wr_status_flags_as_16;

architecture STRUCTURE of axi_interconnect_0_wr_status_flags_as_16 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => m_axi_rvalid,
      I2 => ram_full_fb_i,
      O => E(0)
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => m_axi_rready
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_status_flags_as_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_status_flags_as_2 : entity is "wr_status_flags_as";
end axi_interconnect_0_wr_status_flags_as_2;

architecture STRUCTURE of axi_interconnect_0_wr_status_flags_as_2 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => s_axi_wvalid,
      I2 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_status_flags_as_25 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_status_flags_as_25 : entity is "wr_status_flags_as";
end axi_interconnect_0_wr_status_flags_as_25;

architecture STRUCTURE of axi_interconnect_0_wr_status_flags_as_25 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => s_axi_arvalid,
      I2 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_arready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_status_flags_as_32 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_status_flags_as_32 : entity is "wr_status_flags_as";
end axi_interconnect_0_wr_status_flags_as_32;

architecture STRUCTURE of axi_interconnect_0_wr_status_flags_as_32 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => m_axi_bvalid,
      I2 => ram_full_fb_i,
      O => E(0)
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => m_axi_bready
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_status_flags_as_41 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_status_flags_as_41 : entity is "wr_status_flags_as";
end axi_interconnect_0_wr_status_flags_as_41;

architecture STRUCTURE of axi_interconnect_0_wr_status_flags_as_41 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => s_axi_wvalid,
      I2 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_status_flags_as_48 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_status_flags_as_48 : entity is "wr_status_flags_as";
end axi_interconnect_0_wr_status_flags_as_48;

architecture STRUCTURE of axi_interconnect_0_wr_status_flags_as_48 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => s_axi_awvalid,
      I2 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_awready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_status_flags_as_55 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_status_flags_as_55 : entity is "wr_status_flags_as";
end axi_interconnect_0_wr_status_flags_as_55;

architecture STRUCTURE of axi_interconnect_0_wr_status_flags_as_55 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => m_axi_rvalid,
      I2 => ram_full_fb_i,
      O => E(0)
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => m_axi_rready
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_status_flags_as_64 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_status_flags_as_64 : entity is "wr_status_flags_as";
end axi_interconnect_0_wr_status_flags_as_64;

architecture STRUCTURE of axi_interconnect_0_wr_status_flags_as_64 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => s_axi_arvalid,
      I2 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_arready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_status_flags_as_9 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_status_flags_as_9 : entity is "wr_status_flags_as";
end axi_interconnect_0_wr_status_flags_as_9;

architecture STRUCTURE of axi_interconnect_0_wr_status_flags_as_9 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_i,
      I1 => s_axi_awvalid,
      I2 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \out\,
      Q => ram_full_i
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_awready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_clk_x_pntrs is
  port (
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_clk_x_pntrs : entity is "clk_x_pntrs";
end axi_interconnect_0_clk_x_pntrs;

architecture STRUCTURE of axi_interconnect_0_clk_x_pntrs is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\ram_empty_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => p_24_out(2),
      I3 => Q(2),
      I4 => Q(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
\ram_full_i_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg_0(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg_0(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
\ram_full_i_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.axi_interconnect_0_xpm_cdc_gray
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => Q(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__28\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_clk_x_pntrs__xdcDup__1\ is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_clk_x_pntrs__xdcDup__1\ : entity is "clk_x_pntrs";
end \axi_interconnect_0_clk_x_pntrs__xdcDup__1\;

architecture STRUCTURE of \axi_interconnect_0_clk_x_pntrs__xdcDup__1\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\ram_empty_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \src_gray_ff_reg[4]\(3),
      I2 => p_24_out(2),
      I3 => \src_gray_ff_reg[4]\(2),
      I4 => \src_gray_ff_reg[4]\(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => Q(0),
      I2 => p_25_out(1),
      I3 => Q(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__11\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__10\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]_0\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_clk_x_pntrs__xdcDup__2\ is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_clk_x_pntrs__xdcDup__2\ : entity is "clk_x_pntrs";
end \axi_interconnect_0_clk_x_pntrs__xdcDup__2\;

architecture STRUCTURE of \axi_interconnect_0_clk_x_pntrs__xdcDup__2\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\ram_empty_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \src_gray_ff_reg[4]\(3),
      I2 => p_24_out(2),
      I3 => \src_gray_ff_reg[4]\(2),
      I4 => \src_gray_ff_reg[4]\(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
\ram_full_i_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
\ram_full_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => Q(0),
      I2 => p_25_out(1),
      I3 => Q(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__13\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__12\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]_0\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_clk_x_pntrs__xdcDup__3\ is
  port (
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_clk_x_pntrs__xdcDup__3\ : entity is "clk_x_pntrs";
end \axi_interconnect_0_clk_x_pntrs__xdcDup__3\;

architecture STRUCTURE of \axi_interconnect_0_clk_x_pntrs__xdcDup__3\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => p_24_out(2),
      I3 => Q(2),
      I4 => Q(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
\ram_full_i_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg_0(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg_0(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
\ram_full_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__15\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => Q(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__14\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_clk_x_pntrs__xdcDup__4\ is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_clk_x_pntrs__xdcDup__4\ : entity is "clk_x_pntrs";
end \axi_interconnect_0_clk_x_pntrs__xdcDup__4\;

architecture STRUCTURE of \axi_interconnect_0_clk_x_pntrs__xdcDup__4\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\ram_empty_i_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \src_gray_ff_reg[4]\(3),
      I2 => p_24_out(2),
      I3 => \src_gray_ff_reg[4]\(2),
      I4 => \src_gray_ff_reg[4]\(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
\ram_full_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
\ram_full_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => Q(0),
      I2 => p_25_out(1),
      I3 => Q(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__17\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__16\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]_0\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_clk_x_pntrs__xdcDup__5\ is
  port (
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_clk_x_pntrs__xdcDup__5\ : entity is "clk_x_pntrs";
end \axi_interconnect_0_clk_x_pntrs__xdcDup__5\;

architecture STRUCTURE of \axi_interconnect_0_clk_x_pntrs__xdcDup__5\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\ram_empty_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => p_24_out(2),
      I3 => Q(2),
      I4 => Q(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
\ram_full_i_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg_0(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg_0(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
\ram_full_i_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__19\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => Q(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__18\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_clk_x_pntrs__xdcDup__6\ is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_clk_x_pntrs__xdcDup__6\ : entity is "clk_x_pntrs";
end \axi_interconnect_0_clk_x_pntrs__xdcDup__6\;

architecture STRUCTURE of \axi_interconnect_0_clk_x_pntrs__xdcDup__6\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\ram_empty_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \src_gray_ff_reg[4]\(3),
      I2 => p_24_out(2),
      I3 => \src_gray_ff_reg[4]\(2),
      I4 => \src_gray_ff_reg[4]\(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => Q(0),
      I2 => p_25_out(1),
      I3 => Q(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__21\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__20\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]_0\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_clk_x_pntrs__xdcDup__7\ is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_clk_x_pntrs__xdcDup__7\ : entity is "clk_x_pntrs";
end \axi_interconnect_0_clk_x_pntrs__xdcDup__7\;

architecture STRUCTURE of \axi_interconnect_0_clk_x_pntrs__xdcDup__7\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\ram_empty_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \src_gray_ff_reg[4]\(3),
      I2 => p_24_out(2),
      I3 => \src_gray_ff_reg[4]\(2),
      I4 => \src_gray_ff_reg[4]\(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
\ram_full_i_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
\ram_full_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => Q(0),
      I2 => p_25_out(1),
      I3 => Q(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__23\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__22\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]_0\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_clk_x_pntrs__xdcDup__8\ is
  port (
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_clk_x_pntrs__xdcDup__8\ : entity is "clk_x_pntrs";
end \axi_interconnect_0_clk_x_pntrs__xdcDup__8\;

architecture STRUCTURE of \axi_interconnect_0_clk_x_pntrs__xdcDup__8\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => p_24_out(2),
      I3 => Q(2),
      I4 => Q(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
\ram_full_i_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg_0(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg_0(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
\ram_full_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__25\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => Q(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__24\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_clk_x_pntrs__xdcDup__9\ is
  port (
    \dest_out_bin_ff_reg[0]\ : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dest_out_bin_ff_reg[0]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]\ : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aclk : in STD_LOGIC;
    \src_gray_ff_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_clk_x_pntrs__xdcDup__9\ : entity is "clk_x_pntrs";
end \axi_interconnect_0_clk_x_pntrs__xdcDup__9\;

architecture STRUCTURE of \axi_interconnect_0_clk_x_pntrs__xdcDup__9\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 3;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
\ram_empty_i_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \src_gray_ff_reg[4]\(3),
      I2 => p_24_out(2),
      I3 => \src_gray_ff_reg[4]\(2),
      I4 => \src_gray_ff_reg[4]\(4),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]\
    );
\ram_empty_i_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => ram_empty_i_reg(1),
      I2 => p_24_out(2),
      I3 => ram_empty_i_reg(0),
      I4 => ram_empty_i_reg(2),
      I5 => p_24_out(4),
      O => \dest_out_bin_ff_reg[3]_0\
    );
\ram_full_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => ram_full_i_reg(0),
      I2 => p_25_out(1),
      I3 => ram_full_i_reg(1),
      O => \dest_out_bin_ff_reg[0]_0\
    );
\ram_full_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => Q(0),
      I2 => p_25_out(1),
      I3 => Q(1),
      O => \dest_out_bin_ff_reg[0]\
    );
rd_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__27\
     port map (
      dest_clk => s_aclk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => m_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\axi_interconnect_0_xpm_cdc_gray__26\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => s_aclk,
      src_in_bin(4 downto 0) => \src_gray_ff_reg[4]_0\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_memory is
  port (
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \gpr1.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_memory : entity is "memory";
end axi_interconnect_0_memory;

architecture STRUCTURE of axi_interconnect_0_memory is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_45\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_46\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_47\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_48\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_49\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_50\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_51\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_52\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_53\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_54\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_55\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_56\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.axi_interconnect_0_dmem
     port map (
      DI(56 downto 0) => DI(56 downto 0),
      dout_i(56) => \gdm.dm_gen.dm_n_0\,
      dout_i(55) => \gdm.dm_gen.dm_n_1\,
      dout_i(54) => \gdm.dm_gen.dm_n_2\,
      dout_i(53) => \gdm.dm_gen.dm_n_3\,
      dout_i(52) => \gdm.dm_gen.dm_n_4\,
      dout_i(51) => \gdm.dm_gen.dm_n_5\,
      dout_i(50) => \gdm.dm_gen.dm_n_6\,
      dout_i(49) => \gdm.dm_gen.dm_n_7\,
      dout_i(48) => \gdm.dm_gen.dm_n_8\,
      dout_i(47) => \gdm.dm_gen.dm_n_9\,
      dout_i(46) => \gdm.dm_gen.dm_n_10\,
      dout_i(45) => \gdm.dm_gen.dm_n_11\,
      dout_i(44) => \gdm.dm_gen.dm_n_12\,
      dout_i(43) => \gdm.dm_gen.dm_n_13\,
      dout_i(42) => \gdm.dm_gen.dm_n_14\,
      dout_i(41) => \gdm.dm_gen.dm_n_15\,
      dout_i(40) => \gdm.dm_gen.dm_n_16\,
      dout_i(39) => \gdm.dm_gen.dm_n_17\,
      dout_i(38) => \gdm.dm_gen.dm_n_18\,
      dout_i(37) => \gdm.dm_gen.dm_n_19\,
      dout_i(36) => \gdm.dm_gen.dm_n_20\,
      dout_i(35) => \gdm.dm_gen.dm_n_21\,
      dout_i(34) => \gdm.dm_gen.dm_n_22\,
      dout_i(33) => \gdm.dm_gen.dm_n_23\,
      dout_i(32) => \gdm.dm_gen.dm_n_24\,
      dout_i(31) => \gdm.dm_gen.dm_n_25\,
      dout_i(30) => \gdm.dm_gen.dm_n_26\,
      dout_i(29) => \gdm.dm_gen.dm_n_27\,
      dout_i(28) => \gdm.dm_gen.dm_n_28\,
      dout_i(27) => \gdm.dm_gen.dm_n_29\,
      dout_i(26) => \gdm.dm_gen.dm_n_30\,
      dout_i(25) => \gdm.dm_gen.dm_n_31\,
      dout_i(24) => \gdm.dm_gen.dm_n_32\,
      dout_i(23) => \gdm.dm_gen.dm_n_33\,
      dout_i(22) => \gdm.dm_gen.dm_n_34\,
      dout_i(21) => \gdm.dm_gen.dm_n_35\,
      dout_i(20) => \gdm.dm_gen.dm_n_36\,
      dout_i(19) => \gdm.dm_gen.dm_n_37\,
      dout_i(18) => \gdm.dm_gen.dm_n_38\,
      dout_i(17) => \gdm.dm_gen.dm_n_39\,
      dout_i(16) => \gdm.dm_gen.dm_n_40\,
      dout_i(15) => \gdm.dm_gen.dm_n_41\,
      dout_i(14) => \gdm.dm_gen.dm_n_42\,
      dout_i(13) => \gdm.dm_gen.dm_n_43\,
      dout_i(12) => \gdm.dm_gen.dm_n_44\,
      dout_i(11) => \gdm.dm_gen.dm_n_45\,
      dout_i(10) => \gdm.dm_gen.dm_n_46\,
      dout_i(9) => \gdm.dm_gen.dm_n_47\,
      dout_i(8) => \gdm.dm_gen.dm_n_48\,
      dout_i(7) => \gdm.dm_gen.dm_n_49\,
      dout_i(6) => \gdm.dm_gen.dm_n_50\,
      dout_i(5) => \gdm.dm_gen.dm_n_51\,
      dout_i(4) => \gdm.dm_gen.dm_n_52\,
      dout_i(3) => \gdm.dm_gen.dm_n_53\,
      dout_i(2) => \gdm.dm_gen.dm_n_54\,
      dout_i(1) => \gdm.dm_gen.dm_n_55\,
      dout_i(0) => \gdm.dm_gen.dm_n_56\,
      \gpr1.dout_i_reg[5]_0\(0) => \gpr1.dout_i_reg[5]\(0),
      \gpr1.dout_i_reg[5]_1\(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      \gpr1.dout_i_reg[5]_2\(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      \gpr1.dout_i_reg[5]_3\(0) => \gpr1.dout_i_reg[5]_2\(0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_51\,
      Q => Q(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_50\,
      Q => Q(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_49\,
      Q => Q(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_48\,
      Q => Q(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_47\,
      Q => Q(9),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_46\,
      Q => Q(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_45\,
      Q => Q(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => Q(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => Q(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => Q(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => Q(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => Q(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => Q(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => Q(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => Q(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => Q(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => Q(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => Q(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => Q(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => Q(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => Q(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => Q(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => Q(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => Q(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => Q(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => Q(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => Q(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => Q(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => Q(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => Q(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => Q(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => Q(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => Q(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => Q(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => Q(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => Q(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => Q(41),
      R => '0'
    );
\goreg_dm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => Q(42),
      R => '0'
    );
\goreg_dm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => Q(43),
      R => '0'
    );
\goreg_dm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => Q(44),
      R => '0'
    );
\goreg_dm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => Q(45),
      R => '0'
    );
\goreg_dm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => Q(46),
      R => '0'
    );
\goreg_dm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => Q(47),
      R => '0'
    );
\goreg_dm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => Q(48),
      R => '0'
    );
\goreg_dm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => Q(49),
      R => '0'
    );
\goreg_dm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => Q(50),
      R => '0'
    );
\goreg_dm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => Q(51),
      R => '0'
    );
\goreg_dm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => Q(52),
      R => '0'
    );
\goreg_dm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => Q(53),
      R => '0'
    );
\goreg_dm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => Q(54),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_56\,
      Q => Q(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => Q(55),
      R => '0'
    );
\goreg_dm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => Q(56),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_55\,
      Q => Q(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_54\,
      Q => Q(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_53\,
      Q => Q(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_52\,
      Q => Q(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_memory_23 is
  port (
    \goreg_dm.dout_i_reg[61]_0\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[57]\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \gpr1.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_memory_23 : entity is "memory";
end axi_interconnect_0_memory_23;

architecture STRUCTURE of axi_interconnect_0_memory_23 is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_45\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_46\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_47\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_48\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_49\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_50\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_51\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_52\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_53\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_54\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_55\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_56\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.axi_interconnect_0_dmem_24
     port map (
      dout_i(56) => \gdm.dm_gen.dm_n_0\,
      dout_i(55) => \gdm.dm_gen.dm_n_1\,
      dout_i(54) => \gdm.dm_gen.dm_n_2\,
      dout_i(53) => \gdm.dm_gen.dm_n_3\,
      dout_i(52) => \gdm.dm_gen.dm_n_4\,
      dout_i(51) => \gdm.dm_gen.dm_n_5\,
      dout_i(50) => \gdm.dm_gen.dm_n_6\,
      dout_i(49) => \gdm.dm_gen.dm_n_7\,
      dout_i(48) => \gdm.dm_gen.dm_n_8\,
      dout_i(47) => \gdm.dm_gen.dm_n_9\,
      dout_i(46) => \gdm.dm_gen.dm_n_10\,
      dout_i(45) => \gdm.dm_gen.dm_n_11\,
      dout_i(44) => \gdm.dm_gen.dm_n_12\,
      dout_i(43) => \gdm.dm_gen.dm_n_13\,
      dout_i(42) => \gdm.dm_gen.dm_n_14\,
      dout_i(41) => \gdm.dm_gen.dm_n_15\,
      dout_i(40) => \gdm.dm_gen.dm_n_16\,
      dout_i(39) => \gdm.dm_gen.dm_n_17\,
      dout_i(38) => \gdm.dm_gen.dm_n_18\,
      dout_i(37) => \gdm.dm_gen.dm_n_19\,
      dout_i(36) => \gdm.dm_gen.dm_n_20\,
      dout_i(35) => \gdm.dm_gen.dm_n_21\,
      dout_i(34) => \gdm.dm_gen.dm_n_22\,
      dout_i(33) => \gdm.dm_gen.dm_n_23\,
      dout_i(32) => \gdm.dm_gen.dm_n_24\,
      dout_i(31) => \gdm.dm_gen.dm_n_25\,
      dout_i(30) => \gdm.dm_gen.dm_n_26\,
      dout_i(29) => \gdm.dm_gen.dm_n_27\,
      dout_i(28) => \gdm.dm_gen.dm_n_28\,
      dout_i(27) => \gdm.dm_gen.dm_n_29\,
      dout_i(26) => \gdm.dm_gen.dm_n_30\,
      dout_i(25) => \gdm.dm_gen.dm_n_31\,
      dout_i(24) => \gdm.dm_gen.dm_n_32\,
      dout_i(23) => \gdm.dm_gen.dm_n_33\,
      dout_i(22) => \gdm.dm_gen.dm_n_34\,
      dout_i(21) => \gdm.dm_gen.dm_n_35\,
      dout_i(20) => \gdm.dm_gen.dm_n_36\,
      dout_i(19) => \gdm.dm_gen.dm_n_37\,
      dout_i(18) => \gdm.dm_gen.dm_n_38\,
      dout_i(17) => \gdm.dm_gen.dm_n_39\,
      dout_i(16) => \gdm.dm_gen.dm_n_40\,
      dout_i(15) => \gdm.dm_gen.dm_n_41\,
      dout_i(14) => \gdm.dm_gen.dm_n_42\,
      dout_i(13) => \gdm.dm_gen.dm_n_43\,
      dout_i(12) => \gdm.dm_gen.dm_n_44\,
      dout_i(11) => \gdm.dm_gen.dm_n_45\,
      dout_i(10) => \gdm.dm_gen.dm_n_46\,
      dout_i(9) => \gdm.dm_gen.dm_n_47\,
      dout_i(8) => \gdm.dm_gen.dm_n_48\,
      dout_i(7) => \gdm.dm_gen.dm_n_49\,
      dout_i(6) => \gdm.dm_gen.dm_n_50\,
      dout_i(5) => \gdm.dm_gen.dm_n_51\,
      dout_i(4) => \gdm.dm_gen.dm_n_52\,
      dout_i(3) => \gdm.dm_gen.dm_n_53\,
      dout_i(2) => \gdm.dm_gen.dm_n_54\,
      dout_i(1) => \gdm.dm_gen.dm_n_55\,
      dout_i(0) => \gdm.dm_gen.dm_n_56\,
      \gpr1.dout_i_reg[57]_0\(56 downto 0) => \gpr1.dout_i_reg[57]\(56 downto 0),
      \gpr1.dout_i_reg[5]_0\(0) => \gpr1.dout_i_reg[5]\(0),
      \gpr1.dout_i_reg[5]_1\(4 downto 0) => \gpr1.dout_i_reg[5]_0\(4 downto 0),
      \gpr1.dout_i_reg[5]_2\(4 downto 0) => \gpr1.dout_i_reg[5]_1\(4 downto 0),
      \gpr1.dout_i_reg[5]_3\(0) => \gpr1.dout_i_reg[5]_2\(0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_51\,
      Q => \goreg_dm.dout_i_reg[61]_0\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_50\,
      Q => \goreg_dm.dout_i_reg[61]_0\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_49\,
      Q => \goreg_dm.dout_i_reg[61]_0\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_48\,
      Q => \goreg_dm.dout_i_reg[61]_0\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_47\,
      Q => \goreg_dm.dout_i_reg[61]_0\(9),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_46\,
      Q => \goreg_dm.dout_i_reg[61]_0\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_45\,
      Q => \goreg_dm.dout_i_reg[61]_0\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => \goreg_dm.dout_i_reg[61]_0\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => \goreg_dm.dout_i_reg[61]_0\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => \goreg_dm.dout_i_reg[61]_0\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => \goreg_dm.dout_i_reg[61]_0\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => \goreg_dm.dout_i_reg[61]_0\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => \goreg_dm.dout_i_reg[61]_0\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => \goreg_dm.dout_i_reg[61]_0\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => \goreg_dm.dout_i_reg[61]_0\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => \goreg_dm.dout_i_reg[61]_0\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => \goreg_dm.dout_i_reg[61]_0\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \goreg_dm.dout_i_reg[61]_0\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \goreg_dm.dout_i_reg[61]_0\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \goreg_dm.dout_i_reg[61]_0\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \goreg_dm.dout_i_reg[61]_0\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \goreg_dm.dout_i_reg[61]_0\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \goreg_dm.dout_i_reg[61]_0\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \goreg_dm.dout_i_reg[61]_0\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \goreg_dm.dout_i_reg[61]_0\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \goreg_dm.dout_i_reg[61]_0\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \goreg_dm.dout_i_reg[61]_0\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \goreg_dm.dout_i_reg[61]_0\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \goreg_dm.dout_i_reg[61]_0\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \goreg_dm.dout_i_reg[61]_0\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \goreg_dm.dout_i_reg[61]_0\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \goreg_dm.dout_i_reg[61]_0\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \goreg_dm.dout_i_reg[61]_0\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \goreg_dm.dout_i_reg[61]_0\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \goreg_dm.dout_i_reg[61]_0\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \goreg_dm.dout_i_reg[61]_0\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \goreg_dm.dout_i_reg[61]_0\(41),
      R => '0'
    );
\goreg_dm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \goreg_dm.dout_i_reg[61]_0\(42),
      R => '0'
    );
\goreg_dm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \goreg_dm.dout_i_reg[61]_0\(43),
      R => '0'
    );
\goreg_dm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \goreg_dm.dout_i_reg[61]_0\(44),
      R => '0'
    );
\goreg_dm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \goreg_dm.dout_i_reg[61]_0\(45),
      R => '0'
    );
\goreg_dm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \goreg_dm.dout_i_reg[61]_0\(46),
      R => '0'
    );
\goreg_dm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \goreg_dm.dout_i_reg[61]_0\(47),
      R => '0'
    );
\goreg_dm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \goreg_dm.dout_i_reg[61]_0\(48),
      R => '0'
    );
\goreg_dm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \goreg_dm.dout_i_reg[61]_0\(49),
      R => '0'
    );
\goreg_dm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \goreg_dm.dout_i_reg[61]_0\(50),
      R => '0'
    );
\goreg_dm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \goreg_dm.dout_i_reg[61]_0\(51),
      R => '0'
    );
\goreg_dm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \goreg_dm.dout_i_reg[61]_0\(52),
      R => '0'
    );
\goreg_dm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \goreg_dm.dout_i_reg[61]_0\(53),
      R => '0'
    );
\goreg_dm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \goreg_dm.dout_i_reg[61]_0\(54),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_56\,
      Q => \goreg_dm.dout_i_reg[61]_0\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \goreg_dm.dout_i_reg[61]_0\(55),
      R => '0'
    );
\goreg_dm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \goreg_dm.dout_i_reg[61]_0\(56),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_55\,
      Q => \goreg_dm.dout_i_reg[61]_0\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_54\,
      Q => \goreg_dm.dout_i_reg[61]_0\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_53\,
      Q => \goreg_dm.dout_i_reg[61]_0\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_52\,
      Q => \goreg_dm.dout_i_reg[61]_0\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_memory__parameterized0\ is
  port (
    \goreg_dm.dout_i_reg[36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I172 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_memory__parameterized0\ : entity is "memory";
end \axi_interconnect_0_memory__parameterized0\;

architecture STRUCTURE of \axi_interconnect_0_memory__parameterized0\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\axi_interconnect_0_dmem__parameterized0\
     port map (
      I172(36 downto 0) => I172(36 downto 0),
      I59 => I59,
      dout_i(36) => \gdm.dm_gen.dm_n_0\,
      dout_i(35) => \gdm.dm_gen.dm_n_1\,
      dout_i(34) => \gdm.dm_gen.dm_n_2\,
      dout_i(33) => \gdm.dm_gen.dm_n_3\,
      dout_i(32) => \gdm.dm_gen.dm_n_4\,
      dout_i(31) => \gdm.dm_gen.dm_n_5\,
      dout_i(30) => \gdm.dm_gen.dm_n_6\,
      dout_i(29) => \gdm.dm_gen.dm_n_7\,
      dout_i(28) => \gdm.dm_gen.dm_n_8\,
      dout_i(27) => \gdm.dm_gen.dm_n_9\,
      dout_i(26) => \gdm.dm_gen.dm_n_10\,
      dout_i(25) => \gdm.dm_gen.dm_n_11\,
      dout_i(24) => \gdm.dm_gen.dm_n_12\,
      dout_i(23) => \gdm.dm_gen.dm_n_13\,
      dout_i(22) => \gdm.dm_gen.dm_n_14\,
      dout_i(21) => \gdm.dm_gen.dm_n_15\,
      dout_i(20) => \gdm.dm_gen.dm_n_16\,
      dout_i(19) => \gdm.dm_gen.dm_n_17\,
      dout_i(18) => \gdm.dm_gen.dm_n_18\,
      dout_i(17) => \gdm.dm_gen.dm_n_19\,
      dout_i(16) => \gdm.dm_gen.dm_n_20\,
      dout_i(15) => \gdm.dm_gen.dm_n_21\,
      dout_i(14) => \gdm.dm_gen.dm_n_22\,
      dout_i(13) => \gdm.dm_gen.dm_n_23\,
      dout_i(12) => \gdm.dm_gen.dm_n_24\,
      dout_i(11) => \gdm.dm_gen.dm_n_25\,
      dout_i(10) => \gdm.dm_gen.dm_n_26\,
      dout_i(9) => \gdm.dm_gen.dm_n_27\,
      dout_i(8) => \gdm.dm_gen.dm_n_28\,
      dout_i(7) => \gdm.dm_gen.dm_n_29\,
      dout_i(6) => \gdm.dm_gen.dm_n_30\,
      dout_i(5) => \gdm.dm_gen.dm_n_31\,
      dout_i(4) => \gdm.dm_gen.dm_n_32\,
      dout_i(3) => \gdm.dm_gen.dm_n_33\,
      dout_i(2) => \gdm.dm_gen.dm_n_34\,
      dout_i(1) => \gdm.dm_gen.dm_n_35\,
      dout_i(0) => \gdm.dm_gen.dm_n_36\,
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0),
      \gpr1.dout_i_reg[1]_1\(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => \goreg_dm.dout_i_reg[36]_0\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \goreg_dm.dout_i_reg[36]_0\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \goreg_dm.dout_i_reg[36]_0\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \goreg_dm.dout_i_reg[36]_0\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \goreg_dm.dout_i_reg[36]_0\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \goreg_dm.dout_i_reg[36]_0\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \goreg_dm.dout_i_reg[36]_0\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \goreg_dm.dout_i_reg[36]_0\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \goreg_dm.dout_i_reg[36]_0\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \goreg_dm.dout_i_reg[36]_0\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \goreg_dm.dout_i_reg[36]_0\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => \goreg_dm.dout_i_reg[36]_0\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \goreg_dm.dout_i_reg[36]_0\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \goreg_dm.dout_i_reg[36]_0\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \goreg_dm.dout_i_reg[36]_0\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \goreg_dm.dout_i_reg[36]_0\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \goreg_dm.dout_i_reg[36]_0\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \goreg_dm.dout_i_reg[36]_0\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \goreg_dm.dout_i_reg[36]_0\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \goreg_dm.dout_i_reg[36]_0\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \goreg_dm.dout_i_reg[36]_0\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \goreg_dm.dout_i_reg[36]_0\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \goreg_dm.dout_i_reg[36]_0\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \goreg_dm.dout_i_reg[36]_0\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \goreg_dm.dout_i_reg[36]_0\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \goreg_dm.dout_i_reg[36]_0\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \goreg_dm.dout_i_reg[36]_0\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \goreg_dm.dout_i_reg[36]_0\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \goreg_dm.dout_i_reg[36]_0\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \goreg_dm.dout_i_reg[36]_0\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \goreg_dm.dout_i_reg[36]_0\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \goreg_dm.dout_i_reg[36]_0\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \goreg_dm.dout_i_reg[36]_0\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \goreg_dm.dout_i_reg[36]_0\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \goreg_dm.dout_i_reg[36]_0\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \goreg_dm.dout_i_reg[36]_0\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \goreg_dm.dout_i_reg[36]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_memory__parameterized0_39\ is
  port (
    \goreg_dm.dout_i_reg[36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I133 : in STD_LOGIC;
    I725 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    count_d1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_memory__parameterized0_39\ : entity is "memory";
end \axi_interconnect_0_memory__parameterized0_39\;

architecture STRUCTURE of \axi_interconnect_0_memory__parameterized0_39\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\axi_interconnect_0_dmem__parameterized0_40\
     port map (
      I133 => I133,
      I725(36 downto 0) => I725(36 downto 0),
      count_d1(4 downto 0) => count_d1(4 downto 0),
      dout_i(36) => \gdm.dm_gen.dm_n_0\,
      dout_i(35) => \gdm.dm_gen.dm_n_1\,
      dout_i(34) => \gdm.dm_gen.dm_n_2\,
      dout_i(33) => \gdm.dm_gen.dm_n_3\,
      dout_i(32) => \gdm.dm_gen.dm_n_4\,
      dout_i(31) => \gdm.dm_gen.dm_n_5\,
      dout_i(30) => \gdm.dm_gen.dm_n_6\,
      dout_i(29) => \gdm.dm_gen.dm_n_7\,
      dout_i(28) => \gdm.dm_gen.dm_n_8\,
      dout_i(27) => \gdm.dm_gen.dm_n_9\,
      dout_i(26) => \gdm.dm_gen.dm_n_10\,
      dout_i(25) => \gdm.dm_gen.dm_n_11\,
      dout_i(24) => \gdm.dm_gen.dm_n_12\,
      dout_i(23) => \gdm.dm_gen.dm_n_13\,
      dout_i(22) => \gdm.dm_gen.dm_n_14\,
      dout_i(21) => \gdm.dm_gen.dm_n_15\,
      dout_i(20) => \gdm.dm_gen.dm_n_16\,
      dout_i(19) => \gdm.dm_gen.dm_n_17\,
      dout_i(18) => \gdm.dm_gen.dm_n_18\,
      dout_i(17) => \gdm.dm_gen.dm_n_19\,
      dout_i(16) => \gdm.dm_gen.dm_n_20\,
      dout_i(15) => \gdm.dm_gen.dm_n_21\,
      dout_i(14) => \gdm.dm_gen.dm_n_22\,
      dout_i(13) => \gdm.dm_gen.dm_n_23\,
      dout_i(12) => \gdm.dm_gen.dm_n_24\,
      dout_i(11) => \gdm.dm_gen.dm_n_25\,
      dout_i(10) => \gdm.dm_gen.dm_n_26\,
      dout_i(9) => \gdm.dm_gen.dm_n_27\,
      dout_i(8) => \gdm.dm_gen.dm_n_28\,
      dout_i(7) => \gdm.dm_gen.dm_n_29\,
      dout_i(6) => \gdm.dm_gen.dm_n_30\,
      dout_i(5) => \gdm.dm_gen.dm_n_31\,
      dout_i(4) => \gdm.dm_gen.dm_n_32\,
      dout_i(3) => \gdm.dm_gen.dm_n_33\,
      dout_i(2) => \gdm.dm_gen.dm_n_34\,
      dout_i(1) => \gdm.dm_gen.dm_n_35\,
      dout_i(0) => \gdm.dm_gen.dm_n_36\,
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => \goreg_dm.dout_i_reg[36]_0\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \goreg_dm.dout_i_reg[36]_0\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \goreg_dm.dout_i_reg[36]_0\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \goreg_dm.dout_i_reg[36]_0\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \goreg_dm.dout_i_reg[36]_0\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \goreg_dm.dout_i_reg[36]_0\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \goreg_dm.dout_i_reg[36]_0\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \goreg_dm.dout_i_reg[36]_0\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \goreg_dm.dout_i_reg[36]_0\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \goreg_dm.dout_i_reg[36]_0\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \goreg_dm.dout_i_reg[36]_0\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => \goreg_dm.dout_i_reg[36]_0\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \goreg_dm.dout_i_reg[36]_0\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \goreg_dm.dout_i_reg[36]_0\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \goreg_dm.dout_i_reg[36]_0\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \goreg_dm.dout_i_reg[36]_0\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \goreg_dm.dout_i_reg[36]_0\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \goreg_dm.dout_i_reg[36]_0\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \goreg_dm.dout_i_reg[36]_0\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \goreg_dm.dout_i_reg[36]_0\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \goreg_dm.dout_i_reg[36]_0\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \goreg_dm.dout_i_reg[36]_0\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \goreg_dm.dout_i_reg[36]_0\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \goreg_dm.dout_i_reg[36]_0\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \goreg_dm.dout_i_reg[36]_0\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \goreg_dm.dout_i_reg[36]_0\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \goreg_dm.dout_i_reg[36]_0\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \goreg_dm.dout_i_reg[36]_0\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \goreg_dm.dout_i_reg[36]_0\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \goreg_dm.dout_i_reg[36]_0\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \goreg_dm.dout_i_reg[36]_0\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \goreg_dm.dout_i_reg[36]_0\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \goreg_dm.dout_i_reg[36]_0\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \goreg_dm.dout_i_reg[36]_0\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \goreg_dm.dout_i_reg[36]_0\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \goreg_dm.dout_i_reg[36]_0\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \goreg_dm.dout_i_reg[36]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_memory__parameterized1\ is
  port (
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    I176 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I175 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_memory__parameterized1\ : entity is "memory";
end \axi_interconnect_0_memory__parameterized1\;

architecture STRUCTURE of \axi_interconnect_0_memory__parameterized1\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\axi_interconnect_0_dmem__parameterized1\
     port map (
      I175(4 downto 0) => I175(4 downto 0),
      I176(2 downto 0) => I176(2 downto 0),
      dout_i(1) => \gdm.dm_gen.dm_n_0\,
      dout_i(0) => \gdm.dm_gen.dm_n_1\,
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0),
      m_aclk => m_aclk,
      p_20_out => p_20_out,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => s_axi_bresp(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => s_axi_bresp(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_memory__parameterized2\ is
  port (
    \goreg_dm.dout_i_reg[34]_0\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I183 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_memory__parameterized2\ : entity is "memory";
end \axi_interconnect_0_memory__parameterized2\;

architecture STRUCTURE of \axi_interconnect_0_memory__parameterized2\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\axi_interconnect_0_dmem__parameterized2\
     port map (
      I183(35 downto 0) => I183(35 downto 0),
      I71 => I71,
      dout_i(34) => \gdm.dm_gen.dm_n_0\,
      dout_i(33) => \gdm.dm_gen.dm_n_1\,
      dout_i(32) => \gdm.dm_gen.dm_n_2\,
      dout_i(31) => \gdm.dm_gen.dm_n_3\,
      dout_i(30) => \gdm.dm_gen.dm_n_4\,
      dout_i(29) => \gdm.dm_gen.dm_n_5\,
      dout_i(28) => \gdm.dm_gen.dm_n_6\,
      dout_i(27) => \gdm.dm_gen.dm_n_7\,
      dout_i(26) => \gdm.dm_gen.dm_n_8\,
      dout_i(25) => \gdm.dm_gen.dm_n_9\,
      dout_i(24) => \gdm.dm_gen.dm_n_10\,
      dout_i(23) => \gdm.dm_gen.dm_n_11\,
      dout_i(22) => \gdm.dm_gen.dm_n_12\,
      dout_i(21) => \gdm.dm_gen.dm_n_13\,
      dout_i(20) => \gdm.dm_gen.dm_n_14\,
      dout_i(19) => \gdm.dm_gen.dm_n_15\,
      dout_i(18) => \gdm.dm_gen.dm_n_16\,
      dout_i(17) => \gdm.dm_gen.dm_n_17\,
      dout_i(16) => \gdm.dm_gen.dm_n_18\,
      dout_i(15) => \gdm.dm_gen.dm_n_19\,
      dout_i(14) => \gdm.dm_gen.dm_n_20\,
      dout_i(13) => \gdm.dm_gen.dm_n_21\,
      dout_i(12) => \gdm.dm_gen.dm_n_22\,
      dout_i(11) => \gdm.dm_gen.dm_n_23\,
      dout_i(10) => \gdm.dm_gen.dm_n_24\,
      dout_i(9) => \gdm.dm_gen.dm_n_25\,
      dout_i(8) => \gdm.dm_gen.dm_n_26\,
      dout_i(7) => \gdm.dm_gen.dm_n_27\,
      dout_i(6) => \gdm.dm_gen.dm_n_28\,
      dout_i(5) => \gdm.dm_gen.dm_n_29\,
      dout_i(4) => \gdm.dm_gen.dm_n_30\,
      dout_i(3) => \gdm.dm_gen.dm_n_31\,
      dout_i(2) => \gdm.dm_gen.dm_n_32\,
      dout_i(1) => \gdm.dm_gen.dm_n_33\,
      dout_i(0) => \gdm.dm_gen.dm_n_34\,
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0),
      \gpr1.dout_i_reg[1]_1\(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \goreg_dm.dout_i_reg[34]_0\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \goreg_dm.dout_i_reg[34]_0\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \goreg_dm.dout_i_reg[34]_0\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \goreg_dm.dout_i_reg[34]_0\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \goreg_dm.dout_i_reg[34]_0\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \goreg_dm.dout_i_reg[34]_0\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \goreg_dm.dout_i_reg[34]_0\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \goreg_dm.dout_i_reg[34]_0\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \goreg_dm.dout_i_reg[34]_0\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \goreg_dm.dout_i_reg[34]_0\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \goreg_dm.dout_i_reg[34]_0\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \goreg_dm.dout_i_reg[34]_0\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \goreg_dm.dout_i_reg[34]_0\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \goreg_dm.dout_i_reg[34]_0\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \goreg_dm.dout_i_reg[34]_0\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \goreg_dm.dout_i_reg[34]_0\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \goreg_dm.dout_i_reg[34]_0\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \goreg_dm.dout_i_reg[34]_0\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \goreg_dm.dout_i_reg[34]_0\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \goreg_dm.dout_i_reg[34]_0\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \goreg_dm.dout_i_reg[34]_0\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \goreg_dm.dout_i_reg[34]_0\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \goreg_dm.dout_i_reg[34]_0\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \goreg_dm.dout_i_reg[34]_0\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \goreg_dm.dout_i_reg[34]_0\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \goreg_dm.dout_i_reg[34]_0\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \goreg_dm.dout_i_reg[34]_0\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \goreg_dm.dout_i_reg[34]_0\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \goreg_dm.dout_i_reg[34]_0\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \goreg_dm.dout_i_reg[34]_0\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \goreg_dm.dout_i_reg[34]_0\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \goreg_dm.dout_i_reg[34]_0\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \goreg_dm.dout_i_reg[34]_0\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \goreg_dm.dout_i_reg[34]_0\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \goreg_dm.dout_i_reg[34]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_memory__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 60 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    EN : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 56 downto 0 );
    count_d1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_memory__parameterized3\ : entity is "memory";
end \axi_interconnect_0_memory__parameterized3\;

architecture STRUCTURE of \axi_interconnect_0_memory__parameterized3\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_45\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_46\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_47\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_48\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_49\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_50\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_51\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_52\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_53\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_54\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_55\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_56\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_57\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_58\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_59\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_60\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\axi_interconnect_0_dmem__parameterized3\
     port map (
      DI(56 downto 0) => DI(56 downto 0),
      EN => EN,
      count_d1(4 downto 0) => count_d1(4 downto 0),
      dout_i(60) => \gdm.dm_gen.dm_n_0\,
      dout_i(59) => \gdm.dm_gen.dm_n_1\,
      dout_i(58) => \gdm.dm_gen.dm_n_2\,
      dout_i(57) => \gdm.dm_gen.dm_n_3\,
      dout_i(56) => \gdm.dm_gen.dm_n_4\,
      dout_i(55) => \gdm.dm_gen.dm_n_5\,
      dout_i(54) => \gdm.dm_gen.dm_n_6\,
      dout_i(53) => \gdm.dm_gen.dm_n_7\,
      dout_i(52) => \gdm.dm_gen.dm_n_8\,
      dout_i(51) => \gdm.dm_gen.dm_n_9\,
      dout_i(50) => \gdm.dm_gen.dm_n_10\,
      dout_i(49) => \gdm.dm_gen.dm_n_11\,
      dout_i(48) => \gdm.dm_gen.dm_n_12\,
      dout_i(47) => \gdm.dm_gen.dm_n_13\,
      dout_i(46) => \gdm.dm_gen.dm_n_14\,
      dout_i(45) => \gdm.dm_gen.dm_n_15\,
      dout_i(44) => \gdm.dm_gen.dm_n_16\,
      dout_i(43) => \gdm.dm_gen.dm_n_17\,
      dout_i(42) => \gdm.dm_gen.dm_n_18\,
      dout_i(41) => \gdm.dm_gen.dm_n_19\,
      dout_i(40) => \gdm.dm_gen.dm_n_20\,
      dout_i(39) => \gdm.dm_gen.dm_n_21\,
      dout_i(38) => \gdm.dm_gen.dm_n_22\,
      dout_i(37) => \gdm.dm_gen.dm_n_23\,
      dout_i(36) => \gdm.dm_gen.dm_n_24\,
      dout_i(35) => \gdm.dm_gen.dm_n_25\,
      dout_i(34) => \gdm.dm_gen.dm_n_26\,
      dout_i(33) => \gdm.dm_gen.dm_n_27\,
      dout_i(32) => \gdm.dm_gen.dm_n_28\,
      dout_i(31) => \gdm.dm_gen.dm_n_29\,
      dout_i(30) => \gdm.dm_gen.dm_n_30\,
      dout_i(29) => \gdm.dm_gen.dm_n_31\,
      dout_i(28) => \gdm.dm_gen.dm_n_32\,
      dout_i(27) => \gdm.dm_gen.dm_n_33\,
      dout_i(26) => \gdm.dm_gen.dm_n_34\,
      dout_i(25) => \gdm.dm_gen.dm_n_35\,
      dout_i(24) => \gdm.dm_gen.dm_n_36\,
      dout_i(23) => \gdm.dm_gen.dm_n_37\,
      dout_i(22) => \gdm.dm_gen.dm_n_38\,
      dout_i(21) => \gdm.dm_gen.dm_n_39\,
      dout_i(20) => \gdm.dm_gen.dm_n_40\,
      dout_i(19) => \gdm.dm_gen.dm_n_41\,
      dout_i(18) => \gdm.dm_gen.dm_n_42\,
      dout_i(17) => \gdm.dm_gen.dm_n_43\,
      dout_i(16) => \gdm.dm_gen.dm_n_44\,
      dout_i(15) => \gdm.dm_gen.dm_n_45\,
      dout_i(14) => \gdm.dm_gen.dm_n_46\,
      dout_i(13) => \gdm.dm_gen.dm_n_47\,
      dout_i(12) => \gdm.dm_gen.dm_n_48\,
      dout_i(11) => \gdm.dm_gen.dm_n_49\,
      dout_i(10) => \gdm.dm_gen.dm_n_50\,
      dout_i(9) => \gdm.dm_gen.dm_n_51\,
      dout_i(8) => \gdm.dm_gen.dm_n_52\,
      dout_i(7) => \gdm.dm_gen.dm_n_53\,
      dout_i(6) => \gdm.dm_gen.dm_n_54\,
      dout_i(5) => \gdm.dm_gen.dm_n_55\,
      dout_i(4) => \gdm.dm_gen.dm_n_56\,
      dout_i(3) => \gdm.dm_gen.dm_n_57\,
      dout_i(2) => \gdm.dm_gen.dm_n_58\,
      dout_i(1) => \gdm.dm_gen.dm_n_59\,
      dout_i(0) => \gdm.dm_gen.dm_n_60\,
      \gpr1.dout_i_reg[5]_0\(4 downto 0) => \gpr1.dout_i_reg[5]\(4 downto 0),
      \gpr1.dout_i_reg[5]_1\(0) => \gpr1.dout_i_reg[5]_0\(0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_55\,
      Q => Q(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_54\,
      Q => Q(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_53\,
      Q => Q(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_52\,
      Q => Q(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_51\,
      Q => Q(9),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_50\,
      Q => Q(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_49\,
      Q => Q(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_48\,
      Q => Q(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_47\,
      Q => Q(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_46\,
      Q => Q(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_45\,
      Q => Q(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => Q(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => Q(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => Q(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => Q(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => Q(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => Q(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => Q(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => Q(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => Q(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => Q(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => Q(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => Q(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => Q(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => Q(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => Q(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => Q(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => Q(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => Q(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => Q(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => Q(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => Q(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => Q(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => Q(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => Q(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => Q(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => Q(41),
      R => '0'
    );
\goreg_dm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => Q(42),
      R => '0'
    );
\goreg_dm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => Q(43),
      R => '0'
    );
\goreg_dm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => Q(44),
      R => '0'
    );
\goreg_dm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => Q(45),
      R => '0'
    );
\goreg_dm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => Q(46),
      R => '0'
    );
\goreg_dm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => Q(47),
      R => '0'
    );
\goreg_dm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => Q(48),
      R => '0'
    );
\goreg_dm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => Q(49),
      R => '0'
    );
\goreg_dm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => Q(50),
      R => '0'
    );
\goreg_dm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => Q(51),
      R => '0'
    );
\goreg_dm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => Q(52),
      R => '0'
    );
\goreg_dm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => Q(53),
      R => '0'
    );
\goreg_dm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => Q(54),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_60\,
      Q => Q(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => Q(55),
      R => '0'
    );
\goreg_dm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => Q(56),
      R => '0'
    );
\goreg_dm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => Q(57),
      R => '0'
    );
\goreg_dm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => Q(58),
      R => '0'
    );
\goreg_dm.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => Q(59),
      R => '0'
    );
\goreg_dm.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => Q(60),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_59\,
      Q => Q(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_58\,
      Q => Q(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_57\,
      Q => Q(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_56\,
      Q => Q(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_memory__parameterized3_62\ is
  port (
    \goreg_dm.dout_i_reg[65]_0\ : out STD_LOGIC_VECTOR ( 60 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    I141 : in STD_LOGIC;
    I731 : in STD_LOGIC_VECTOR ( 56 downto 0 );
    count_d1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_memory__parameterized3_62\ : entity is "memory";
end \axi_interconnect_0_memory__parameterized3_62\;

architecture STRUCTURE of \axi_interconnect_0_memory__parameterized3_62\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_45\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_46\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_47\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_48\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_49\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_50\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_51\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_52\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_53\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_54\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_55\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_56\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_57\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_58\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_59\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_60\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\axi_interconnect_0_dmem__parameterized3_63\
     port map (
      I141 => I141,
      I731(56 downto 0) => I731(56 downto 0),
      count_d1(4 downto 0) => count_d1(4 downto 0),
      dout_i(60) => \gdm.dm_gen.dm_n_0\,
      dout_i(59) => \gdm.dm_gen.dm_n_1\,
      dout_i(58) => \gdm.dm_gen.dm_n_2\,
      dout_i(57) => \gdm.dm_gen.dm_n_3\,
      dout_i(56) => \gdm.dm_gen.dm_n_4\,
      dout_i(55) => \gdm.dm_gen.dm_n_5\,
      dout_i(54) => \gdm.dm_gen.dm_n_6\,
      dout_i(53) => \gdm.dm_gen.dm_n_7\,
      dout_i(52) => \gdm.dm_gen.dm_n_8\,
      dout_i(51) => \gdm.dm_gen.dm_n_9\,
      dout_i(50) => \gdm.dm_gen.dm_n_10\,
      dout_i(49) => \gdm.dm_gen.dm_n_11\,
      dout_i(48) => \gdm.dm_gen.dm_n_12\,
      dout_i(47) => \gdm.dm_gen.dm_n_13\,
      dout_i(46) => \gdm.dm_gen.dm_n_14\,
      dout_i(45) => \gdm.dm_gen.dm_n_15\,
      dout_i(44) => \gdm.dm_gen.dm_n_16\,
      dout_i(43) => \gdm.dm_gen.dm_n_17\,
      dout_i(42) => \gdm.dm_gen.dm_n_18\,
      dout_i(41) => \gdm.dm_gen.dm_n_19\,
      dout_i(40) => \gdm.dm_gen.dm_n_20\,
      dout_i(39) => \gdm.dm_gen.dm_n_21\,
      dout_i(38) => \gdm.dm_gen.dm_n_22\,
      dout_i(37) => \gdm.dm_gen.dm_n_23\,
      dout_i(36) => \gdm.dm_gen.dm_n_24\,
      dout_i(35) => \gdm.dm_gen.dm_n_25\,
      dout_i(34) => \gdm.dm_gen.dm_n_26\,
      dout_i(33) => \gdm.dm_gen.dm_n_27\,
      dout_i(32) => \gdm.dm_gen.dm_n_28\,
      dout_i(31) => \gdm.dm_gen.dm_n_29\,
      dout_i(30) => \gdm.dm_gen.dm_n_30\,
      dout_i(29) => \gdm.dm_gen.dm_n_31\,
      dout_i(28) => \gdm.dm_gen.dm_n_32\,
      dout_i(27) => \gdm.dm_gen.dm_n_33\,
      dout_i(26) => \gdm.dm_gen.dm_n_34\,
      dout_i(25) => \gdm.dm_gen.dm_n_35\,
      dout_i(24) => \gdm.dm_gen.dm_n_36\,
      dout_i(23) => \gdm.dm_gen.dm_n_37\,
      dout_i(22) => \gdm.dm_gen.dm_n_38\,
      dout_i(21) => \gdm.dm_gen.dm_n_39\,
      dout_i(20) => \gdm.dm_gen.dm_n_40\,
      dout_i(19) => \gdm.dm_gen.dm_n_41\,
      dout_i(18) => \gdm.dm_gen.dm_n_42\,
      dout_i(17) => \gdm.dm_gen.dm_n_43\,
      dout_i(16) => \gdm.dm_gen.dm_n_44\,
      dout_i(15) => \gdm.dm_gen.dm_n_45\,
      dout_i(14) => \gdm.dm_gen.dm_n_46\,
      dout_i(13) => \gdm.dm_gen.dm_n_47\,
      dout_i(12) => \gdm.dm_gen.dm_n_48\,
      dout_i(11) => \gdm.dm_gen.dm_n_49\,
      dout_i(10) => \gdm.dm_gen.dm_n_50\,
      dout_i(9) => \gdm.dm_gen.dm_n_51\,
      dout_i(8) => \gdm.dm_gen.dm_n_52\,
      dout_i(7) => \gdm.dm_gen.dm_n_53\,
      dout_i(6) => \gdm.dm_gen.dm_n_54\,
      dout_i(5) => \gdm.dm_gen.dm_n_55\,
      dout_i(4) => \gdm.dm_gen.dm_n_56\,
      dout_i(3) => \gdm.dm_gen.dm_n_57\,
      dout_i(2) => \gdm.dm_gen.dm_n_58\,
      dout_i(1) => \gdm.dm_gen.dm_n_59\,
      dout_i(0) => \gdm.dm_gen.dm_n_60\,
      \gpr1.dout_i_reg[5]_0\(4 downto 0) => \gpr1.dout_i_reg[5]\(4 downto 0),
      \gpr1.dout_i_reg[5]_1\(0) => \gpr1.dout_i_reg[5]_0\(0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_55\,
      Q => \goreg_dm.dout_i_reg[65]_0\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_54\,
      Q => \goreg_dm.dout_i_reg[65]_0\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_53\,
      Q => \goreg_dm.dout_i_reg[65]_0\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_52\,
      Q => \goreg_dm.dout_i_reg[65]_0\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_51\,
      Q => \goreg_dm.dout_i_reg[65]_0\(9),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_50\,
      Q => \goreg_dm.dout_i_reg[65]_0\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_49\,
      Q => \goreg_dm.dout_i_reg[65]_0\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_48\,
      Q => \goreg_dm.dout_i_reg[65]_0\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_47\,
      Q => \goreg_dm.dout_i_reg[65]_0\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_46\,
      Q => \goreg_dm.dout_i_reg[65]_0\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_45\,
      Q => \goreg_dm.dout_i_reg[65]_0\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => \goreg_dm.dout_i_reg[65]_0\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => \goreg_dm.dout_i_reg[65]_0\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => \goreg_dm.dout_i_reg[65]_0\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => \goreg_dm.dout_i_reg[65]_0\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => \goreg_dm.dout_i_reg[65]_0\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => \goreg_dm.dout_i_reg[65]_0\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => \goreg_dm.dout_i_reg[65]_0\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => \goreg_dm.dout_i_reg[65]_0\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => \goreg_dm.dout_i_reg[65]_0\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => \goreg_dm.dout_i_reg[65]_0\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \goreg_dm.dout_i_reg[65]_0\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \goreg_dm.dout_i_reg[65]_0\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \goreg_dm.dout_i_reg[65]_0\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \goreg_dm.dout_i_reg[65]_0\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \goreg_dm.dout_i_reg[65]_0\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \goreg_dm.dout_i_reg[65]_0\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \goreg_dm.dout_i_reg[65]_0\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \goreg_dm.dout_i_reg[65]_0\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \goreg_dm.dout_i_reg[65]_0\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \goreg_dm.dout_i_reg[65]_0\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \goreg_dm.dout_i_reg[65]_0\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \goreg_dm.dout_i_reg[65]_0\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \goreg_dm.dout_i_reg[65]_0\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \goreg_dm.dout_i_reg[65]_0\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \goreg_dm.dout_i_reg[65]_0\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \goreg_dm.dout_i_reg[65]_0\(41),
      R => '0'
    );
\goreg_dm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \goreg_dm.dout_i_reg[65]_0\(42),
      R => '0'
    );
\goreg_dm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \goreg_dm.dout_i_reg[65]_0\(43),
      R => '0'
    );
\goreg_dm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \goreg_dm.dout_i_reg[65]_0\(44),
      R => '0'
    );
\goreg_dm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \goreg_dm.dout_i_reg[65]_0\(45),
      R => '0'
    );
\goreg_dm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \goreg_dm.dout_i_reg[65]_0\(46),
      R => '0'
    );
\goreg_dm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \goreg_dm.dout_i_reg[65]_0\(47),
      R => '0'
    );
\goreg_dm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \goreg_dm.dout_i_reg[65]_0\(48),
      R => '0'
    );
\goreg_dm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \goreg_dm.dout_i_reg[65]_0\(49),
      R => '0'
    );
\goreg_dm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \goreg_dm.dout_i_reg[65]_0\(50),
      R => '0'
    );
\goreg_dm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \goreg_dm.dout_i_reg[65]_0\(51),
      R => '0'
    );
\goreg_dm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \goreg_dm.dout_i_reg[65]_0\(52),
      R => '0'
    );
\goreg_dm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \goreg_dm.dout_i_reg[65]_0\(53),
      R => '0'
    );
\goreg_dm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \goreg_dm.dout_i_reg[65]_0\(54),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_60\,
      Q => \goreg_dm.dout_i_reg[65]_0\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \goreg_dm.dout_i_reg[65]_0\(55),
      R => '0'
    );
\goreg_dm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \goreg_dm.dout_i_reg[65]_0\(56),
      R => '0'
    );
\goreg_dm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \goreg_dm.dout_i_reg[65]_0\(57),
      R => '0'
    );
\goreg_dm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \goreg_dm.dout_i_reg[65]_0\(58),
      R => '0'
    );
\goreg_dm.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \goreg_dm.dout_i_reg[65]_0\(59),
      R => '0'
    );
\goreg_dm.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \goreg_dm.dout_i_reg[65]_0\(60),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_59\,
      Q => \goreg_dm.dout_i_reg[65]_0\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_58\,
      Q => \goreg_dm.dout_i_reg[65]_0\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_57\,
      Q => \goreg_dm.dout_i_reg[65]_0\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_56\,
      Q => \goreg_dm.dout_i_reg[65]_0\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_memory__parameterized4\ is
  port (
    \goreg_dm.dout_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    I728 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I190 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I191 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_memory__parameterized4\ : entity is "memory";
end \axi_interconnect_0_memory__parameterized4\;

architecture STRUCTURE of \axi_interconnect_0_memory__parameterized4\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\axi_interconnect_0_dmem__parameterized4\
     port map (
      I190(4 downto 0) => I190(4 downto 0),
      I191(4 downto 0) => I191(4 downto 0),
      I728(5 downto 0) => I728(5 downto 0),
      dout_i(2) => \gdm.dm_gen.dm_n_0\,
      dout_i(1) => \gdm.dm_gen.dm_n_1\,
      dout_i(0) => \gdm.dm_gen.dm_n_2\,
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      m_aclk => m_aclk,
      p_20_out => p_20_out,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \goreg_dm.dout_i_reg[2]_0\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \goreg_dm.dout_i_reg[2]_0\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \goreg_dm.dout_i_reg[2]_0\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_memory__parameterized5\ is
  port (
    \goreg_dm.dout_i_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    I145 : in STD_LOGIC;
    I734 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    count_d1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_memory__parameterized5\ : entity is "memory";
end \axi_interconnect_0_memory__parameterized5\;

architecture STRUCTURE of \axi_interconnect_0_memory__parameterized5\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\axi_interconnect_0_dmem__parameterized5\
     port map (
      I145 => I145,
      I734(38 downto 0) => I734(38 downto 0),
      count_d1(4 downto 0) => count_d1(4 downto 0),
      dout_i(35) => \gdm.dm_gen.dm_n_0\,
      dout_i(34) => \gdm.dm_gen.dm_n_1\,
      dout_i(33) => \gdm.dm_gen.dm_n_2\,
      dout_i(32) => \gdm.dm_gen.dm_n_3\,
      dout_i(31) => \gdm.dm_gen.dm_n_4\,
      dout_i(30) => \gdm.dm_gen.dm_n_5\,
      dout_i(29) => \gdm.dm_gen.dm_n_6\,
      dout_i(28) => \gdm.dm_gen.dm_n_7\,
      dout_i(27) => \gdm.dm_gen.dm_n_8\,
      dout_i(26) => \gdm.dm_gen.dm_n_9\,
      dout_i(25) => \gdm.dm_gen.dm_n_10\,
      dout_i(24) => \gdm.dm_gen.dm_n_11\,
      dout_i(23) => \gdm.dm_gen.dm_n_12\,
      dout_i(22) => \gdm.dm_gen.dm_n_13\,
      dout_i(21) => \gdm.dm_gen.dm_n_14\,
      dout_i(20) => \gdm.dm_gen.dm_n_15\,
      dout_i(19) => \gdm.dm_gen.dm_n_16\,
      dout_i(18) => \gdm.dm_gen.dm_n_17\,
      dout_i(17) => \gdm.dm_gen.dm_n_18\,
      dout_i(16) => \gdm.dm_gen.dm_n_19\,
      dout_i(15) => \gdm.dm_gen.dm_n_20\,
      dout_i(14) => \gdm.dm_gen.dm_n_21\,
      dout_i(13) => \gdm.dm_gen.dm_n_22\,
      dout_i(12) => \gdm.dm_gen.dm_n_23\,
      dout_i(11) => \gdm.dm_gen.dm_n_24\,
      dout_i(10) => \gdm.dm_gen.dm_n_25\,
      dout_i(9) => \gdm.dm_gen.dm_n_26\,
      dout_i(8) => \gdm.dm_gen.dm_n_27\,
      dout_i(7) => \gdm.dm_gen.dm_n_28\,
      dout_i(6) => \gdm.dm_gen.dm_n_29\,
      dout_i(5) => \gdm.dm_gen.dm_n_30\,
      dout_i(4) => \gdm.dm_gen.dm_n_31\,
      dout_i(3) => \gdm.dm_gen.dm_n_32\,
      dout_i(2) => \gdm.dm_gen.dm_n_33\,
      dout_i(1) => \gdm.dm_gen.dm_n_34\,
      dout_i(0) => \gdm.dm_gen.dm_n_35\,
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => \goreg_dm.dout_i_reg[35]_0\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \goreg_dm.dout_i_reg[35]_0\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \goreg_dm.dout_i_reg[35]_0\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \goreg_dm.dout_i_reg[35]_0\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \goreg_dm.dout_i_reg[35]_0\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \goreg_dm.dout_i_reg[35]_0\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \goreg_dm.dout_i_reg[35]_0\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \goreg_dm.dout_i_reg[35]_0\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \goreg_dm.dout_i_reg[35]_0\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \goreg_dm.dout_i_reg[35]_0\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \goreg_dm.dout_i_reg[35]_0\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \goreg_dm.dout_i_reg[35]_0\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \goreg_dm.dout_i_reg[35]_0\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \goreg_dm.dout_i_reg[35]_0\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \goreg_dm.dout_i_reg[35]_0\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \goreg_dm.dout_i_reg[35]_0\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \goreg_dm.dout_i_reg[35]_0\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \goreg_dm.dout_i_reg[35]_0\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \goreg_dm.dout_i_reg[35]_0\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \goreg_dm.dout_i_reg[35]_0\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \goreg_dm.dout_i_reg[35]_0\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \goreg_dm.dout_i_reg[35]_0\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \goreg_dm.dout_i_reg[35]_0\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \goreg_dm.dout_i_reg[35]_0\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \goreg_dm.dout_i_reg[35]_0\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \goreg_dm.dout_i_reg[35]_0\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \goreg_dm.dout_i_reg[35]_0\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \goreg_dm.dout_i_reg[35]_0\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \goreg_dm.dout_i_reg[35]_0\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \goreg_dm.dout_i_reg[35]_0\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \goreg_dm.dout_i_reg[35]_0\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \goreg_dm.dout_i_reg[35]_0\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \goreg_dm.dout_i_reg[35]_0\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \goreg_dm.dout_i_reg[35]_0\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \goreg_dm.dout_i_reg[35]_0\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \goreg_dm.dout_i_reg[35]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_logic is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_logic : entity is "rd_logic";
end axi_interconnect_0_rd_logic;

architecture STRUCTURE of axi_interconnect_0_rd_logic is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.axi_interconnect_0_rd_fwft
     port map (
      E(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0),
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
\gras.rsts\: entity work.axi_interconnect_0_rd_status_flags_as
     port map (
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
rpntr: entity work.axi_interconnect_0_rd_bin_cntr
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_logic_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_logic_0 : entity is "rd_logic";
end axi_interconnect_0_rd_logic_0;

architecture STRUCTURE of axi_interconnect_0_rd_logic_0 is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.axi_interconnect_0_rd_fwft_4
     port map (
      E(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0),
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out
    );
\gras.rsts\: entity work.axi_interconnect_0_rd_status_flags_as_5
     port map (
      m_aclk => m_aclk,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\
    );
rpntr: entity work.axi_interconnect_0_rd_bin_cntr_6
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_logic_14 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_logic_14 : entity is "rd_logic";
end axi_interconnect_0_rd_logic_14;

architecture STRUCTURE of axi_interconnect_0_rd_logic_14 is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.axi_interconnect_0_rd_fwft_18
     port map (
      E(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0),
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
\gras.rsts\: entity work.axi_interconnect_0_rd_status_flags_as_19
     port map (
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
rpntr: entity work.axi_interconnect_0_rd_bin_cntr_20
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_logic_21 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_logic_21 : entity is "rd_logic";
end axi_interconnect_0_rd_logic_21;

architecture STRUCTURE of axi_interconnect_0_rd_logic_21 is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.axi_interconnect_0_rd_fwft_27
     port map (
      E(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0),
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out
    );
\gras.rsts\: entity work.axi_interconnect_0_rd_status_flags_as_28
     port map (
      m_aclk => m_aclk,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\
    );
rpntr: entity work.axi_interconnect_0_rd_bin_cntr_29
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_logic_30 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_logic_30 : entity is "rd_logic";
end axi_interconnect_0_rd_logic_30;

architecture STRUCTURE of axi_interconnect_0_rd_logic_30 is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.axi_interconnect_0_rd_fwft_34
     port map (
      E(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0),
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
\gras.rsts\: entity work.axi_interconnect_0_rd_status_flags_as_35
     port map (
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
rpntr: entity work.axi_interconnect_0_rd_bin_cntr_36
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_logic_37 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_logic_37 : entity is "rd_logic";
end axi_interconnect_0_rd_logic_37;

architecture STRUCTURE of axi_interconnect_0_rd_logic_37 is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.axi_interconnect_0_rd_fwft_43
     port map (
      E(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0),
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out
    );
\gras.rsts\: entity work.axi_interconnect_0_rd_status_flags_as_44
     port map (
      m_aclk => m_aclk,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\
    );
rpntr: entity work.axi_interconnect_0_rd_bin_cntr_45
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_logic_46 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_logic_46 : entity is "rd_logic";
end axi_interconnect_0_rd_logic_46;

architecture STRUCTURE of axi_interconnect_0_rd_logic_46 is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.axi_interconnect_0_rd_fwft_50
     port map (
      E(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0),
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out
    );
\gras.rsts\: entity work.axi_interconnect_0_rd_status_flags_as_51
     port map (
      m_aclk => m_aclk,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\
    );
rpntr: entity work.axi_interconnect_0_rd_bin_cntr_52
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_logic_53 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_logic_53 : entity is "rd_logic";
end axi_interconnect_0_rd_logic_53;

architecture STRUCTURE of axi_interconnect_0_rd_logic_53 is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.axi_interconnect_0_rd_fwft_57
     port map (
      E(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0),
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
\gras.rsts\: entity work.axi_interconnect_0_rd_status_flags_as_58
     port map (
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
rpntr: entity work.axi_interconnect_0_rd_bin_cntr_59
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_logic_60 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_logic_60 : entity is "rd_logic";
end axi_interconnect_0_rd_logic_60;

architecture STRUCTURE of axi_interconnect_0_rd_logic_60 is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.axi_interconnect_0_rd_fwft_66
     port map (
      E(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0),
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out
    );
\gras.rsts\: entity work.axi_interconnect_0_rd_status_flags_as_67
     port map (
      m_aclk => m_aclk,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\
    );
rpntr: entity work.axi_interconnect_0_rd_bin_cntr_68
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_rd_logic_7 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_rd_logic_7 : entity is "rd_logic";
end axi_interconnect_0_rd_logic_7;

architecture STRUCTURE of axi_interconnect_0_rd_logic_7 is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.axi_interconnect_0_rd_fwft_11
     port map (
      E(0) => E(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0),
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out
    );
\gras.rsts\: entity work.axi_interconnect_0_rd_status_flags_as_12
     port map (
      m_aclk => m_aclk,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_3,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\
    );
rpntr: entity work.axi_interconnect_0_rd_bin_cntr_13
     port map (
      E(0) => p_8_out,
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => rpntr_n_3,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      m_aclk => m_aclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_reset_blk_ramfifo is
  port (
    src_arst : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end axi_interconnect_0_reset_blk_ramfifo;

architecture STRUCTURE of axi_interconnect_0_reset_blk_ramfifo is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__3_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__3_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__3_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^src_arst\ : STD_LOGIC;
  signal wr_rst_busy_rdch : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
  src_arst <= \^src_arst\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => wr_rst_busy_rdch,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.axi_interconnect_0_xpm_cdc_async_rst
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => s_aclk,
      src_arst => \^src_arst\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\,
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__3_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__3_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__3_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__3_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => wr_rst_busy_rdch,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__3_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__3_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_busy_rdch
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1\
     port map (
      dest_clk => m_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => s_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__28\
     port map (
      dest_clk => s_aclk,
      dest_out => dest_out,
      src_clk => m_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__28\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => m_aclk,
      src_arst => \^src_arst\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \^src_arst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_in : out STD_LOGIC;
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \axi_interconnect_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
  src_in <= \^src_in\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^src_in\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__11\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => m_aclk,
      src_arst => src_arst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^src_in\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^src_in\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__11\
     port map (
      dest_clk => s_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => m_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__10\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__10\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_reset_blk_ramfifo__xdcDup__2\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_in : out STD_LOGIC;
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \axi_interconnect_0_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__2\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__0_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
  src_in <= \^src_in\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^src_in\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__13\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => m_aclk,
      src_arst => src_arst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\,
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__0_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__0_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^src_in\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__0_n_0\,
      PRE => rst_wr_reg2,
      Q => \^src_in\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__13\
     port map (
      dest_clk => s_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => m_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__12\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__12\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_reset_blk_ramfifo__xdcDup__3\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_arst : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__3\ : entity is "reset_blk_ramfifo";
end \axi_interconnect_0_reset_blk_ramfifo__xdcDup__3\;

architecture STRUCTURE of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__3\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_busy_wrch : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => wr_rst_busy_wrch,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__15\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\,
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => wr_rst_busy_wrch,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_busy_wrch
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__15\
     port map (
      dest_clk => m_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => s_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__14\
     port map (
      dest_clk => s_aclk,
      dest_out => dest_out,
      src_clk => m_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__14\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => m_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_reset_blk_ramfifo__xdcDup__4\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_in : out STD_LOGIC;
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__4\ : entity is "reset_blk_ramfifo";
end \axi_interconnect_0_reset_blk_ramfifo__xdcDup__4\;

architecture STRUCTURE of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__4\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__2_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__2_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__2_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
  src_in <= \^src_in\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^src_in\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__17\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => m_aclk,
      src_arst => src_arst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\,
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__2_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__2_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__2_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__2_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^src_in\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__2_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__2_n_0\,
      PRE => rst_wr_reg2,
      Q => \^src_in\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__17\
     port map (
      dest_clk => s_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => m_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__16\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__16\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_reset_blk_ramfifo__xdcDup__5\ is
  port (
    src_arst : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__5\ : entity is "reset_blk_ramfifo";
end \axi_interconnect_0_reset_blk_ramfifo__xdcDup__5\;

architecture STRUCTURE of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__5\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__3_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__3_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__3_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^src_arst\ : STD_LOGIC;
  signal wr_rst_busy_rdch : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
  src_arst <= \^src_arst\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => wr_rst_busy_rdch,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__19\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => s_aclk,
      src_arst => \^src_arst\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\,
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__3_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__3_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__3_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__3_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => wr_rst_busy_rdch,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__3_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__3_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_busy_rdch
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__19\
     port map (
      dest_clk => m_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => s_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__18\
     port map (
      dest_clk => s_aclk,
      dest_out => dest_out,
      src_clk => m_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__18\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => m_aclk,
      src_arst => \^src_arst\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \^src_arst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_reset_blk_ramfifo__xdcDup__6\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_in : out STD_LOGIC;
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__6\ : entity is "reset_blk_ramfifo";
end \axi_interconnect_0_reset_blk_ramfifo__xdcDup__6\;

architecture STRUCTURE of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__6\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
  src_in <= \^src_in\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^src_in\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__21\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => m_aclk,
      src_arst => src_arst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^src_in\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^src_in\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__21\
     port map (
      dest_clk => s_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => m_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__20\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__20\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_reset_blk_ramfifo__xdcDup__7\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_in : out STD_LOGIC;
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__7\ : entity is "reset_blk_ramfifo";
end \axi_interconnect_0_reset_blk_ramfifo__xdcDup__7\;

architecture STRUCTURE of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__7\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__0_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
  src_in <= \^src_in\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^src_in\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__23\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => m_aclk,
      src_arst => src_arst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\,
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__0_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__0_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^src_in\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__0_n_0\,
      PRE => rst_wr_reg2,
      Q => \^src_in\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__23\
     port map (
      dest_clk => s_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => m_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__22\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__22\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_reset_blk_ramfifo__xdcDup__8\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_arst : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__8\ : entity is "reset_blk_ramfifo";
end \axi_interconnect_0_reset_blk_ramfifo__xdcDup__8\;

architecture STRUCTURE of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__8\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_busy_wrch : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => wr_rst_busy_wrch,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__25\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\,
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => wr_rst_busy_wrch,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_busy_wrch
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__25\
     port map (
      dest_clk => m_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => s_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__24\
     port map (
      dest_clk => s_aclk,
      dest_out => dest_out,
      src_clk => m_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__24\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => m_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_reset_blk_ramfifo__xdcDup__9\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_in : out STD_LOGIC;
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__9\ : entity is "reset_blk_ramfifo";
end \axi_interconnect_0_reset_blk_ramfifo__xdcDup__9\;

architecture STRUCTURE of \axi_interconnect_0_reset_blk_ramfifo__xdcDup__9\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__2_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__2_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__2_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \out\ <= rst_d2;
  src_in <= \^src_in\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^src_in\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ar\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__27\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => m_aclk,
      src_arst => src_arst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\,
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__2_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1__2_n_0\,
      PRE => rst_rd_reg2,
      Q => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__2_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1__2_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^src_in\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__2_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1__2_n_0\,
      PRE => rst_wr_reg2,
      Q => \^src_in\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[0]\,
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg_n_0_[1]\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__27\
     port map (
      dest_clk => s_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => m_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\axi_interconnect_0_xpm_cdc_single__parameterized1__26\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\axi_interconnect_0_xpm_cdc_async_rst__26\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_logic is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_logic : entity is "wr_logic";
end axi_interconnect_0_wr_logic;

architecture STRUCTURE of axi_interconnect_0_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.axi_interconnect_0_wr_status_flags_as
     port map (
      E(0) => \^e\(0),
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0
    );
wpntr: entity work.axi_interconnect_0_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      m_aclk => m_aclk,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_logic_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_logic_1 : entity is "wr_logic";
end axi_interconnect_0_wr_logic_1;

architecture STRUCTURE of axi_interconnect_0_wr_logic_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.axi_interconnect_0_wr_status_flags_as_2
     port map (
      E(0) => \^e\(0),
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
wpntr: entity work.axi_interconnect_0_wr_bin_cntr_3
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_logic_15 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_logic_15 : entity is "wr_logic";
end axi_interconnect_0_wr_logic_15;

architecture STRUCTURE of axi_interconnect_0_wr_logic_15 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.axi_interconnect_0_wr_status_flags_as_16
     port map (
      E(0) => \^e\(0),
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0
    );
wpntr: entity work.axi_interconnect_0_wr_bin_cntr_17
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      m_aclk => m_aclk,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_logic_22 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_logic_22 : entity is "wr_logic";
end axi_interconnect_0_wr_logic_22;

architecture STRUCTURE of axi_interconnect_0_wr_logic_22 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.axi_interconnect_0_wr_status_flags_as_25
     port map (
      E(0) => \^e\(0),
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
wpntr: entity work.axi_interconnect_0_wr_bin_cntr_26
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_logic_31 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_logic_31 : entity is "wr_logic";
end axi_interconnect_0_wr_logic_31;

architecture STRUCTURE of axi_interconnect_0_wr_logic_31 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.axi_interconnect_0_wr_status_flags_as_32
     port map (
      E(0) => \^e\(0),
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0
    );
wpntr: entity work.axi_interconnect_0_wr_bin_cntr_33
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      m_aclk => m_aclk,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_logic_38 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_logic_38 : entity is "wr_logic";
end axi_interconnect_0_wr_logic_38;

architecture STRUCTURE of axi_interconnect_0_wr_logic_38 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.axi_interconnect_0_wr_status_flags_as_41
     port map (
      E(0) => \^e\(0),
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
wpntr: entity work.axi_interconnect_0_wr_bin_cntr_42
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_logic_47 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_logic_47 : entity is "wr_logic";
end axi_interconnect_0_wr_logic_47;

architecture STRUCTURE of axi_interconnect_0_wr_logic_47 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.axi_interconnect_0_wr_status_flags_as_48
     port map (
      E(0) => \^e\(0),
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
wpntr: entity work.axi_interconnect_0_wr_bin_cntr_49
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_logic_54 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_logic_54 : entity is "wr_logic";
end axi_interconnect_0_wr_logic_54;

architecture STRUCTURE of axi_interconnect_0_wr_logic_54 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.axi_interconnect_0_wr_status_flags_as_55
     port map (
      E(0) => \^e\(0),
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0
    );
wpntr: entity work.axi_interconnect_0_wr_bin_cntr_56
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      m_aclk => m_aclk,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_logic_61 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_logic_61 : entity is "wr_logic";
end axi_interconnect_0_wr_logic_61;

architecture STRUCTURE of axi_interconnect_0_wr_logic_61 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.axi_interconnect_0_wr_status_flags_as_64
     port map (
      E(0) => \^e\(0),
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
wpntr: entity work.axi_interconnect_0_wr_bin_cntr_65
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_wr_logic_8 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_wr_logic_8 : entity is "wr_logic";
end axi_interconnect_0_wr_logic_8;

architecture STRUCTURE of axi_interconnect_0_wr_logic_8 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.axi_interconnect_0_wr_status_flags_as_9
     port map (
      E(0) => \^e\(0),
      \out\ => \out\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
wpntr: entity work.axi_interconnect_0_wr_bin_cntr_10
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d1_reg[1]\(1 downto 0),
      \gic0.gc0.count_d2_reg[4]_0\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => wpntr_n_0,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1 => ram_full_i_reg_1,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_fifo_generator_ramfifo is
  port (
    src_in : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[61]\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    \gpr1.dout_i_reg[57]\ : in STD_LOGIC_VECTOR ( 56 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end axi_interconnect_0_fifo_generator_ramfifo;

architecture STRUCTURE of axi_interconnect_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_interconnect_0_clk_x_pntrs__xdcDup__4\
     port map (
      Q(1 downto 0) => p_14_out(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      m_aclk => m_aclk,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \src_gray_ff_reg[4]_0\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_interconnect_0_rd_logic_21
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_8\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_interconnect_0_wr_logic_22
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
\gntv_or_sync_fifo.mem\: entity work.axi_interconnect_0_memory_23
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \goreg_dm.dout_i_reg[61]_0\(56 downto 0) => \goreg_dm.dout_i_reg[61]\(56 downto 0),
      \gpr1.dout_i_reg[57]\(56 downto 0) => \gpr1.dout_i_reg[57]\(56 downto 0),
      \gpr1.dout_i_reg[5]\(0) => p_20_out,
      \gpr1.dout_i_reg[5]_0\(4 downto 0) => p_0_out(4 downto 0),
      \gpr1.dout_i_reg[5]_1\(4 downto 0) => p_13_out(4 downto 0),
      \gpr1.dout_i_reg[5]_2\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
rstblk: entity work.\axi_interconnect_0_reset_blk_ramfifo__xdcDup__4\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    I725 : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \axi_interconnect_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_ramfifo__parameterized0\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_interconnect_0_clk_x_pntrs__xdcDup__7\
     port map (
      Q(1 downto 0) => p_14_out(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      m_aclk => m_aclk,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \src_gray_ff_reg[4]_0\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_interconnect_0_rd_logic_37
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_8\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_interconnect_0_wr_logic_38
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_interconnect_0_memory__parameterized0_39\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      I133 => p_20_out,
      I725(36 downto 0) => I725(36 downto 0),
      count_d1(4 downto 0) => p_0_out(4 downto 0),
      \goreg_dm.dout_i_reg[36]_0\(36 downto 0) => \goreg_dm.dout_i_reg[36]\(36 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
rstblk: entity work.\axi_interconnect_0_reset_blk_ramfifo__xdcDup__7\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    I172 : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \axi_interconnect_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_interconnect_0_clk_x_pntrs__xdcDup__2\
     port map (
      Q(1 downto 0) => p_14_out(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      m_aclk => m_aclk,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \src_gray_ff_reg[4]_0\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_interconnect_0_rd_logic_0
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_8\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_interconnect_0_wr_logic_1
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_interconnect_0_memory__parameterized0\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      I172(36 downto 0) => I172(36 downto 0),
      I59 => p_20_out,
      \goreg_dm.dout_i_reg[36]_0\(36 downto 0) => \goreg_dm.dout_i_reg[36]\(36 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out(4 downto 0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
rstblk: entity work.\axi_interconnect_0_reset_blk_ramfifo__xdcDup__2\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    s_axi_bvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_arst : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    I176 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \axi_interconnect_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_ramfifo__parameterized1\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_interconnect_0_clk_x_pntrs__xdcDup__3\
     port map (
      Q(4 downto 0) => p_0_out(4 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      m_aclk => m_aclk,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => p_14_out(1 downto 0),
      ram_full_i_reg_0(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_interconnect_0_rd_logic
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_interconnect_0_wr_logic
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_1 => rst_full_gen_i
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_interconnect_0_memory__parameterized1\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      I175(4 downto 0) => p_13_out(4 downto 0),
      I176(2 downto 0) => I176(2 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out(4 downto 0),
      m_aclk => m_aclk,
      p_20_out => p_20_out,
      s_aclk => s_aclk,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0)
    );
rstblk: entity work.\axi_interconnect_0_reset_blk_ramfifo__xdcDup__3\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    src_arst : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[34]\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    I183 : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \axi_interconnect_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_ramfifo__parameterized2\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_interconnect_0_clk_x_pntrs__xdcDup__5\
     port map (
      Q(4 downto 0) => p_0_out(4 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      m_aclk => m_aclk,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => p_14_out(1 downto 0),
      ram_full_i_reg_0(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_interconnect_0_rd_logic_14
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_2,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_interconnect_0_wr_logic_15
     port map (
      AR(0) => rstblk_n_1,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_1 => rst_full_gen_i
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_interconnect_0_memory__parameterized2\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      I183(35 downto 0) => I183(35 downto 0),
      I71 => p_20_out,
      \goreg_dm.dout_i_reg[34]_0\(34 downto 0) => \goreg_dm.dout_i_reg[34]\(34 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out(4 downto 0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
rstblk: entity work.\axi_interconnect_0_reset_blk_ramfifo__xdcDup__5\
     port map (
      AR(0) => rstblk_n_1,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_2,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_ramfifo__parameterized3\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[65]\ : out STD_LOGIC_VECTOR ( 60 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I731 : in STD_LOGIC_VECTOR ( 56 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_ramfifo__parameterized3\ : entity is "fifo_generator_ramfifo";
end \axi_interconnect_0_fifo_generator_ramfifo__parameterized3\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_ramfifo__parameterized3\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_interconnect_0_clk_x_pntrs__xdcDup__9\
     port map (
      Q(1 downto 0) => p_14_out(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      m_aclk => m_aclk,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \src_gray_ff_reg[4]_0\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_interconnect_0_rd_logic_60
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_8\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_interconnect_0_wr_logic_61
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_interconnect_0_memory__parameterized3_62\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      I141 => p_20_out,
      I731(56 downto 0) => I731(56 downto 0),
      count_d1(4 downto 0) => p_0_out(4 downto 0),
      \goreg_dm.dout_i_reg[65]_0\(60 downto 0) => \goreg_dm.dout_i_reg[65]\(60 downto 0),
      \gpr1.dout_i_reg[5]\(4 downto 0) => p_13_out(4 downto 0),
      \gpr1.dout_i_reg[5]_0\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
rstblk: entity work.\axi_interconnect_0_reset_blk_ramfifo__xdcDup__9\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_ramfifo__parameterized3__xdcDup__1\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 60 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 56 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_ramfifo__parameterized3__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \axi_interconnect_0_fifo_generator_ramfifo__parameterized3__xdcDup__1\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_ramfifo__parameterized3__xdcDup__1\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_interconnect_0_clk_x_pntrs__xdcDup__6\
     port map (
      Q(1 downto 0) => p_14_out(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      m_aclk => m_aclk,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \src_gray_ff_reg[4]_0\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_interconnect_0_rd_logic_46
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_8\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_interconnect_0_wr_logic_47
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_interconnect_0_memory__parameterized3\
     port map (
      DI(56 downto 0) => DI(56 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      EN => p_20_out,
      Q(60 downto 0) => Q(60 downto 0),
      count_d1(4 downto 0) => p_0_out_0(4 downto 0),
      \gpr1.dout_i_reg[5]\(4 downto 0) => p_13_out(4 downto 0),
      \gpr1.dout_i_reg[5]_0\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
rstblk: entity work.\axi_interconnect_0_reset_blk_ramfifo__xdcDup__6\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_ramfifo__parameterized4\ is
  port (
    s_axi_bvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    src_arst : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    I728 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_ramfifo__parameterized4\ : entity is "fifo_generator_ramfifo";
end \axi_interconnect_0_fifo_generator_ramfifo__parameterized4\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_ramfifo__parameterized4\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_interconnect_0_clk_x_pntrs__xdcDup__8\
     port map (
      Q(4 downto 0) => p_0_out(4 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      m_aclk => m_aclk,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => p_14_out(1 downto 0),
      ram_full_i_reg_0(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_interconnect_0_rd_logic_30
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_interconnect_0_wr_logic_31
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_1 => rst_full_gen_i
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_interconnect_0_memory__parameterized4\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      I190(4 downto 0) => p_0_out(4 downto 0),
      I191(4 downto 0) => p_13_out(4 downto 0),
      I728(5 downto 0) => I728(5 downto 0),
      \goreg_dm.dout_i_reg[2]_0\(2 downto 0) => \goreg_dm.dout_i_reg[2]\(2 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      p_20_out => p_20_out,
      s_aclk => s_aclk
    );
rstblk: entity work.\axi_interconnect_0_reset_blk_ramfifo__xdcDup__8\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_ramfifo__parameterized5\ is
  port (
    src_arst : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    I734 : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_ramfifo__parameterized5\ : entity is "fifo_generator_ramfifo";
end \axi_interconnect_0_fifo_generator_ramfifo__parameterized5\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_ramfifo__parameterized5\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.axi_interconnect_0_clk_x_pntrs
     port map (
      Q(4 downto 0) => p_0_out(4 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      m_aclk => m_aclk,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => p_14_out(1 downto 0),
      ram_full_i_reg_0(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_interconnect_0_rd_logic_53
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_2,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_interconnect_0_wr_logic_54
     port map (
      AR(0) => rstblk_n_1,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_1 => rst_full_gen_i
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_interconnect_0_memory__parameterized5\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      I145 => p_20_out,
      I734(38 downto 0) => I734(38 downto 0),
      count_d1(4 downto 0) => p_0_out(4 downto 0),
      \goreg_dm.dout_i_reg[35]_0\(35 downto 0) => \goreg_dm.dout_i_reg[35]\(35 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_13_out(4 downto 0),
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
rstblk: entity work.axi_interconnect_0_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_1,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_2,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 56 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \axi_interconnect_0_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_ramfifo__xdcDup__1\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\axi_interconnect_0_clk_x_pntrs__xdcDup__1\
     port map (
      Q(1 downto 0) => p_14_out(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      m_aclk => m_aclk,
      ram_empty_i_reg(2 downto 0) => rd_pntr_plus1(4 downto 2),
      ram_full_i_reg(1 downto 0) => wr_pntr_plus2(1 downto 0),
      s_aclk => s_aclk,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \src_gray_ff_reg[4]_0\(4 downto 0) => p_13_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_interconnect_0_rd_logic_7
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_1,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_8\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_interconnect_0_wr_logic_8
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
\gntv_or_sync_fifo.mem\: entity work.axi_interconnect_0_memory
     port map (
      DI(56 downto 0) => DI(56 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      Q(56 downto 0) => Q(56 downto 0),
      \gpr1.dout_i_reg[5]\(0) => p_20_out,
      \gpr1.dout_i_reg[5]_0\(4 downto 0) => p_0_out_0(4 downto 0),
      \gpr1.dout_i_reg[5]_1\(4 downto 0) => p_13_out(4 downto 0),
      \gpr1.dout_i_reg[5]_2\(0) => ram_rd_en_i,
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
rstblk: entity work.\axi_interconnect_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      AR(0) => rstblk_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_fifo_generator_top is
  port (
    src_in : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[61]\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    \gpr1.dout_i_reg[57]\ : in STD_LOGIC_VECTOR ( 56 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_fifo_generator_top : entity is "fifo_generator_top";
end axi_interconnect_0_fifo_generator_top;

architecture STRUCTURE of axi_interconnect_0_fifo_generator_top is
begin
\grf.rf\: entity work.axi_interconnect_0_fifo_generator_ramfifo
     port map (
      \goreg_dm.dout_i_reg[61]\(56 downto 0) => \goreg_dm.dout_i_reg[61]\(56 downto 0),
      \gpr1.dout_i_reg[57]\(56 downto 0) => \gpr1.dout_i_reg[57]\(56 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_top__parameterized0\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    I725 : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \axi_interconnect_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\axi_interconnect_0_fifo_generator_ramfifo__parameterized0\
     port map (
      I725(36 downto 0) => I725(36 downto 0),
      \goreg_dm.dout_i_reg[36]\(36 downto 0) => \goreg_dm.dout_i_reg[36]\(36 downto 0),
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_top__parameterized0__xdcDup__1\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    I172 : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_top__parameterized0__xdcDup__1\ : entity is "fifo_generator_top";
end \axi_interconnect_0_fifo_generator_top__parameterized0__xdcDup__1\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_top__parameterized0__xdcDup__1\ is
begin
\grf.rf\: entity work.\axi_interconnect_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\
     port map (
      I172(36 downto 0) => I172(36 downto 0),
      \goreg_dm.dout_i_reg[36]\(36 downto 0) => \goreg_dm.dout_i_reg[36]\(36 downto 0),
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_top__parameterized1\ is
  port (
    s_axi_bvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_arst : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    I176 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \axi_interconnect_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\axi_interconnect_0_fifo_generator_ramfifo__parameterized1\
     port map (
      I176(2 downto 0) => I176(2 downto 0),
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_top__parameterized2\ is
  port (
    src_arst : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[34]\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    I183 : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \axi_interconnect_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\axi_interconnect_0_fifo_generator_ramfifo__parameterized2\
     port map (
      I183(35 downto 0) => I183(35 downto 0),
      \goreg_dm.dout_i_reg[34]\(34 downto 0) => \goreg_dm.dout_i_reg[34]\(34 downto 0),
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_top__parameterized3\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[65]\ : out STD_LOGIC_VECTOR ( 60 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I731 : in STD_LOGIC_VECTOR ( 56 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_top__parameterized3\ : entity is "fifo_generator_top";
end \axi_interconnect_0_fifo_generator_top__parameterized3\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_top__parameterized3\ is
begin
\grf.rf\: entity work.\axi_interconnect_0_fifo_generator_ramfifo__parameterized3\
     port map (
      I731(56 downto 0) => I731(56 downto 0),
      \goreg_dm.dout_i_reg[65]\(60 downto 0) => \goreg_dm.dout_i_reg[65]\(60 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_top__parameterized3__xdcDup__1\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 60 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 56 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_top__parameterized3__xdcDup__1\ : entity is "fifo_generator_top";
end \axi_interconnect_0_fifo_generator_top__parameterized3__xdcDup__1\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_top__parameterized3__xdcDup__1\ is
begin
\grf.rf\: entity work.\axi_interconnect_0_fifo_generator_ramfifo__parameterized3__xdcDup__1\
     port map (
      DI(56 downto 0) => DI(56 downto 0),
      Q(60 downto 0) => Q(60 downto 0),
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_top__parameterized4\ is
  port (
    s_axi_bvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    src_arst : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    I728 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_top__parameterized4\ : entity is "fifo_generator_top";
end \axi_interconnect_0_fifo_generator_top__parameterized4\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_top__parameterized4\ is
begin
\grf.rf\: entity work.\axi_interconnect_0_fifo_generator_ramfifo__parameterized4\
     port map (
      I728(5 downto 0) => I728(5 downto 0),
      \goreg_dm.dout_i_reg[2]\(2 downto 0) => \goreg_dm.dout_i_reg[2]\(2 downto 0),
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_top__parameterized5\ is
  port (
    src_arst : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \goreg_dm.dout_i_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    I734 : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_top__parameterized5\ : entity is "fifo_generator_top";
end \axi_interconnect_0_fifo_generator_top__parameterized5\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_top__parameterized5\ is
begin
\grf.rf\: entity work.\axi_interconnect_0_fifo_generator_ramfifo__parameterized5\
     port map (
      I734(38 downto 0) => I734(38 downto 0),
      \goreg_dm.dout_i_reg[35]\(35 downto 0) => \goreg_dm.dout_i_reg[35]\(35 downto 0),
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_top__xdcDup__1\ is
  port (
    src_in : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 56 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \axi_interconnect_0_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\axi_interconnect_0_fifo_generator_ramfifo__xdcDup__1\
     port map (
      DI(56 downto 0) => DI(56 downto 0),
      Q(56 downto 0) => Q(56 downto 0),
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_fifo_generator_v13_2_3_synth is
  port (
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    \goreg_dm.dout_i_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_dm.dout_i_reg[61]\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    \goreg_dm.dout_i_reg[34]\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 56 downto 0 );
    I172 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    I176 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpr1.dout_i_reg[57]\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    I183 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_fifo_generator_v13_2_3_synth : entity is "fifo_generator_v13_2_3_synth";
end axi_interconnect_0_fifo_generator_v13_2_3_synth;

architecture STRUCTURE of axi_interconnect_0_fifo_generator_v13_2_3_synth is
  signal dest_out : STD_LOGIC;
  signal dest_out40_out : STD_LOGIC;
  signal inverted_reset : STD_LOGIC;
  signal wr_rst_busy_rach : STD_LOGIC;
  signal wr_rst_busy_rach_sync : STD_LOGIC;
  signal wr_rst_busy_wach : STD_LOGIC;
  signal wr_rst_busy_wdch : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 4;
  attribute INIT_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute SIM_ASSERT_CHK of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute SRC_INPUT_REG of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 1;
  attribute VERSION of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute XPM_CDC of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is "SINGLE";
  attribute XPM_MODULE of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is 4;
  attribute INIT_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is 0;
  attribute SIM_ASSERT_CHK of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is 0;
  attribute SRC_INPUT_REG of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is 1;
  attribute VERSION of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is 0;
  attribute XPM_CDC of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is "SINGLE";
  attribute XPM_MODULE of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is "TRUE";
begin
\gaxi_full_lite.gread_ch.grach2.axi_rach\: entity work.axi_interconnect_0_fifo_generator_top
     port map (
      \goreg_dm.dout_i_reg[61]\(56 downto 0) => \goreg_dm.dout_i_reg[61]\(56 downto 0),
      \gpr1.dout_i_reg[57]\(56 downto 0) => \gpr1.dout_i_reg[57]\(56 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      src_arst => inverted_reset,
      src_in => wr_rst_busy_rach
    );
\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\: entity work.\axi_interconnect_0_xpm_cdc_single__3\
     port map (
      dest_clk => m_aclk,
      dest_out => wr_rst_busy_rach_sync,
      src_clk => s_aclk,
      src_in => wr_rst_busy_rach
    );
\gaxi_full_lite.gread_ch.grdch2.axi_rdch\: entity work.\axi_interconnect_0_fifo_generator_top__parameterized2\
     port map (
      I183(35 downto 0) => I183(35 downto 0),
      \goreg_dm.dout_i_reg[34]\(34 downto 0) => \goreg_dm.dout_i_reg[34]\(34 downto 0),
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      src_arst => inverted_reset
    );
\gaxi_full_lite.gwrite_ch.gwach2.axi_wach\: entity work.\axi_interconnect_0_fifo_generator_top__xdcDup__1\
     port map (
      DI(56 downto 0) => DI(56 downto 0),
      Q(56 downto 0) => Q(56 downto 0),
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      src_arst => inverted_reset,
      src_in => wr_rst_busy_wach
    );
\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\: entity work.\axi_interconnect_0_xpm_cdc_single__1\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => wr_rst_busy_wach
    );
\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch\: entity work.\axi_interconnect_0_fifo_generator_top__parameterized0__xdcDup__1\
     port map (
      I172(36 downto 0) => I172(36 downto 0),
      \goreg_dm.dout_i_reg[36]\(36 downto 0) => \goreg_dm.dout_i_reg[36]\(36 downto 0),
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      src_arst => inverted_reset,
      src_in => wr_rst_busy_wdch
    );
\gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\: entity work.\axi_interconnect_0_xpm_cdc_single__2\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out40_out,
      src_clk => s_aclk,
      src_in => wr_rst_busy_wdch
    );
\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch\: entity work.\axi_interconnect_0_fifo_generator_top__parameterized1\
     port map (
      I176(2 downto 0) => I176(2 downto 0),
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      src_arst => inverted_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_v13_2_3_synth__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 60 downto 0 );
    \goreg_dm.dout_i_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \goreg_dm.dout_i_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[65]\ : out STD_LOGIC_VECTOR ( 60 downto 0 );
    \goreg_dm.dout_i_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 56 downto 0 );
    I725 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    I728 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I731 : in STD_LOGIC_VECTOR ( 56 downto 0 );
    I734 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_v13_2_3_synth__parameterized0\ : entity is "fifo_generator_v13_2_3_synth";
end \axi_interconnect_0_fifo_generator_v13_2_3_synth__parameterized0\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_v13_2_3_synth__parameterized0\ is
  signal dest_out : STD_LOGIC;
  signal dest_out40_out : STD_LOGIC;
  signal inverted_reset : STD_LOGIC;
  signal wr_rst_busy_rach : STD_LOGIC;
  signal wr_rst_busy_rach_sync : STD_LOGIC;
  signal wr_rst_busy_wach : STD_LOGIC;
  signal wr_rst_busy_wdch : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 4;
  attribute INIT_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute SIM_ASSERT_CHK of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute SRC_INPUT_REG of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 1;
  attribute VERSION of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute XPM_CDC of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is "SINGLE";
  attribute XPM_MODULE of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is 4;
  attribute INIT_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is 0;
  attribute SIM_ASSERT_CHK of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is 0;
  attribute SRC_INPUT_REG of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is 1;
  attribute VERSION of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is 0;
  attribute XPM_CDC of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is "SINGLE";
  attribute XPM_MODULE of \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\ : label is "TRUE";
begin
\gaxi_full_lite.gread_ch.grach2.axi_rach\: entity work.\axi_interconnect_0_fifo_generator_top__parameterized3\
     port map (
      I731(56 downto 0) => I731(56 downto 0),
      \goreg_dm.dout_i_reg[65]\(60 downto 0) => \goreg_dm.dout_i_reg[65]\(60 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      src_arst => inverted_reset,
      src_in => wr_rst_busy_rach
    );
\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3\: entity work.axi_interconnect_0_xpm_cdc_single
     port map (
      dest_clk => m_aclk,
      dest_out => wr_rst_busy_rach_sync,
      src_clk => s_aclk,
      src_in => wr_rst_busy_rach
    );
\gaxi_full_lite.gread_ch.grdch2.axi_rdch\: entity work.\axi_interconnect_0_fifo_generator_top__parameterized5\
     port map (
      I734(38 downto 0) => I734(38 downto 0),
      \goreg_dm.dout_i_reg[35]\(35 downto 0) => \goreg_dm.dout_i_reg[35]\(35 downto 0),
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      src_arst => inverted_reset
    );
\gaxi_full_lite.gwrite_ch.gwach2.axi_wach\: entity work.\axi_interconnect_0_fifo_generator_top__parameterized3__xdcDup__1\
     port map (
      DI(56 downto 0) => DI(56 downto 0),
      Q(60 downto 0) => Q(60 downto 0),
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      src_arst => inverted_reset,
      src_in => wr_rst_busy_wach
    );
\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\: entity work.\axi_interconnect_0_xpm_cdc_single__4\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => wr_rst_busy_wach
    );
\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch\: entity work.\axi_interconnect_0_fifo_generator_top__parameterized0\
     port map (
      I725(36 downto 0) => I725(36 downto 0),
      \goreg_dm.dout_i_reg[36]\(36 downto 0) => \goreg_dm.dout_i_reg[36]\(36 downto 0),
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      src_arst => inverted_reset,
      src_in => wr_rst_busy_wdch
    );
\gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2\: entity work.\axi_interconnect_0_xpm_cdc_single__5\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out40_out,
      src_clk => s_aclk,
      src_in => wr_rst_busy_wdch
    );
\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch\: entity work.\axi_interconnect_0_fifo_generator_top__parameterized4\
     port map (
      I728(5 downto 0) => I728(5 downto 0),
      \goreg_dm.dout_i_reg[2]\(2 downto 0) => \goreg_dm.dout_i_reg[2]\(2 downto 0),
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      src_arst => inverted_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_fifo_generator_v13_2_3 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 63;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 36;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 63;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 3;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 29;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of axi_interconnect_0_fifo_generator_v13_2_3 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_fifo_generator_v13_2_3 : entity is "fifo_generator_v13_2_3";
end axi_interconnect_0_fifo_generator_v13_2_3;

architecture STRUCTURE of axi_interconnect_0_fifo_generator_v13_2_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(5) <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(5) <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(5) <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(5) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(5) <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(5) <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(5) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(5) <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(5) <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.axi_interconnect_0_fifo_generator_v13_2_3_synth
     port map (
      DI(56 downto 25) => s_axi_awaddr(31 downto 0),
      DI(24 downto 17) => s_axi_awlen(7 downto 0),
      DI(16 downto 14) => s_axi_awsize(2 downto 0),
      DI(13 downto 12) => s_axi_awburst(1 downto 0),
      DI(11) => s_axi_awlock(0),
      DI(10 downto 7) => s_axi_awcache(3 downto 0),
      DI(6 downto 4) => s_axi_awprot(2 downto 0),
      DI(3 downto 0) => s_axi_awqos(3 downto 0),
      I172(36 downto 5) => s_axi_wdata(31 downto 0),
      I172(4 downto 1) => s_axi_wstrb(3 downto 0),
      I172(0) => s_axi_wlast,
      I176(2) => m_axi_bid(0),
      I176(1 downto 0) => m_axi_bresp(1 downto 0),
      I183(35) => m_axi_rid(0),
      I183(34 downto 3) => m_axi_rdata(31 downto 0),
      I183(2 downto 1) => m_axi_rresp(1 downto 0),
      I183(0) => m_axi_rlast,
      Q(56 downto 25) => m_axi_awaddr(31 downto 0),
      Q(24 downto 17) => m_axi_awlen(7 downto 0),
      Q(16 downto 14) => m_axi_awsize(2 downto 0),
      Q(13 downto 12) => m_axi_awburst(1 downto 0),
      Q(11) => m_axi_awlock(0),
      Q(10 downto 7) => m_axi_awcache(3 downto 0),
      Q(6 downto 4) => m_axi_awprot(2 downto 0),
      Q(3 downto 0) => m_axi_awqos(3 downto 0),
      \goreg_dm.dout_i_reg[34]\(34 downto 3) => s_axi_rdata(31 downto 0),
      \goreg_dm.dout_i_reg[34]\(2 downto 1) => s_axi_rresp(1 downto 0),
      \goreg_dm.dout_i_reg[34]\(0) => s_axi_rlast,
      \goreg_dm.dout_i_reg[36]\(36 downto 5) => m_axi_wdata(31 downto 0),
      \goreg_dm.dout_i_reg[36]\(4 downto 1) => m_axi_wstrb(3 downto 0),
      \goreg_dm.dout_i_reg[36]\(0) => m_axi_wlast,
      \goreg_dm.dout_i_reg[61]\(56 downto 25) => m_axi_araddr(31 downto 0),
      \goreg_dm.dout_i_reg[61]\(24 downto 17) => m_axi_arlen(7 downto 0),
      \goreg_dm.dout_i_reg[61]\(16 downto 14) => m_axi_arsize(2 downto 0),
      \goreg_dm.dout_i_reg[61]\(13 downto 12) => m_axi_arburst(1 downto 0),
      \goreg_dm.dout_i_reg[61]\(11) => m_axi_arlock(0),
      \goreg_dm.dout_i_reg[61]\(10 downto 7) => m_axi_arcache(3 downto 0),
      \goreg_dm.dout_i_reg[61]\(6 downto 4) => m_axi_arprot(2 downto 0),
      \goreg_dm.dout_i_reg[61]\(3 downto 0) => m_axi_arqos(3 downto 0),
      \gpr1.dout_i_reg[57]\(56 downto 25) => s_axi_araddr(31 downto 0),
      \gpr1.dout_i_reg[57]\(24 downto 17) => s_axi_arlen(7 downto 0),
      \gpr1.dout_i_reg[57]\(16 downto 14) => s_axi_arsize(2 downto 0),
      \gpr1.dout_i_reg[57]\(13 downto 12) => s_axi_arburst(1 downto 0),
      \gpr1.dout_i_reg[57]\(11) => s_axi_arlock(0),
      \gpr1.dout_i_reg[57]\(10 downto 7) => s_axi_arcache(3 downto 0),
      \gpr1.dout_i_reg[57]\(6 downto 4) => s_axi_arprot(2 downto 0),
      \gpr1.dout_i_reg[57]\(3 downto 0) => s_axi_arqos(3 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 66;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 39;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 66;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 6;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 29;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ : entity is "fifo_generator_v13_2_3";
end \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\;

architecture STRUCTURE of \axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_bid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_rid\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(5) <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(5) <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(5) <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(5) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(5) <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(5) <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(5) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(5) <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(5) <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \^s_axi_bid\(0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \^s_axi_rid\(0);
  s_axi_ruser(0) <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\axi_interconnect_0_fifo_generator_v13_2_3_synth__parameterized0\
     port map (
      DI(56 downto 25) => s_axi_awaddr(31 downto 0),
      DI(24 downto 17) => s_axi_awlen(7 downto 0),
      DI(16 downto 14) => s_axi_awsize(2 downto 0),
      DI(13 downto 12) => s_axi_awburst(1 downto 0),
      DI(11) => s_axi_awlock(0),
      DI(10 downto 7) => s_axi_awcache(3 downto 0),
      DI(6 downto 4) => s_axi_awprot(2 downto 0),
      DI(3 downto 0) => s_axi_awqos(3 downto 0),
      I725(36 downto 5) => s_axi_wdata(31 downto 0),
      I725(4 downto 1) => s_axi_wstrb(3 downto 0),
      I725(0) => s_axi_wlast,
      I728(5 downto 2) => m_axi_bid(3 downto 0),
      I728(1 downto 0) => m_axi_bresp(1 downto 0),
      I731(56 downto 25) => s_axi_araddr(31 downto 0),
      I731(24 downto 17) => s_axi_arlen(7 downto 0),
      I731(16 downto 14) => s_axi_arsize(2 downto 0),
      I731(13 downto 12) => s_axi_arburst(1 downto 0),
      I731(11) => s_axi_arlock(0),
      I731(10 downto 7) => s_axi_arcache(3 downto 0),
      I731(6 downto 4) => s_axi_arprot(2 downto 0),
      I731(3 downto 0) => s_axi_arqos(3 downto 0),
      I734(38 downto 35) => m_axi_rid(3 downto 0),
      I734(34 downto 3) => m_axi_rdata(31 downto 0),
      I734(2 downto 1) => m_axi_rresp(1 downto 0),
      I734(0) => m_axi_rlast,
      Q(60 downto 57) => m_axi_awid(3 downto 0),
      Q(56 downto 25) => m_axi_awaddr(31 downto 0),
      Q(24 downto 17) => m_axi_awlen(7 downto 0),
      Q(16 downto 14) => m_axi_awsize(2 downto 0),
      Q(13 downto 12) => m_axi_awburst(1 downto 0),
      Q(11) => m_axi_awlock(0),
      Q(10 downto 7) => m_axi_awcache(3 downto 0),
      Q(6 downto 4) => m_axi_awprot(2 downto 0),
      Q(3 downto 0) => m_axi_awqos(3 downto 0),
      \goreg_dm.dout_i_reg[2]\(2) => \^s_axi_bid\(0),
      \goreg_dm.dout_i_reg[2]\(1 downto 0) => s_axi_bresp(1 downto 0),
      \goreg_dm.dout_i_reg[35]\(35) => \^s_axi_rid\(0),
      \goreg_dm.dout_i_reg[35]\(34 downto 3) => s_axi_rdata(31 downto 0),
      \goreg_dm.dout_i_reg[35]\(2 downto 1) => s_axi_rresp(1 downto 0),
      \goreg_dm.dout_i_reg[35]\(0) => s_axi_rlast,
      \goreg_dm.dout_i_reg[36]\(36 downto 5) => m_axi_wdata(31 downto 0),
      \goreg_dm.dout_i_reg[36]\(4 downto 1) => m_axi_wstrb(3 downto 0),
      \goreg_dm.dout_i_reg[36]\(0) => m_axi_wlast,
      \goreg_dm.dout_i_reg[65]\(60 downto 57) => m_axi_arid(3 downto 0),
      \goreg_dm.dout_i_reg[65]\(56 downto 25) => m_axi_araddr(31 downto 0),
      \goreg_dm.dout_i_reg[65]\(24 downto 17) => m_axi_arlen(7 downto 0),
      \goreg_dm.dout_i_reg[65]\(16 downto 14) => m_axi_arsize(2 downto 0),
      \goreg_dm.dout_i_reg[65]\(13 downto 12) => m_axi_arburst(1 downto 0),
      \goreg_dm.dout_i_reg[65]\(11) => m_axi_arlock(0),
      \goreg_dm.dout_i_reg[65]\(10 downto 7) => m_axi_arcache(3 downto 0),
      \goreg_dm.dout_i_reg[65]\(6 downto 4) => m_axi_arprot(2 downto 0),
      \goreg_dm.dout_i_reg[65]\(3 downto 0) => m_axi_arqos(3 downto 0),
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_axi_interconnect_v1_7_15_axi_clock_converter is
  port (
    S00_AXI_AWREADY : out STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    DEBUG_SR_SC_BRESP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEBUG_MF_MC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MF_MC_AWADDRCONTROL : out STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_MF_MC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MF_MC_WDATACONTROL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DEBUG_MF_MC_BRESP : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARREADY : out STD_LOGIC;
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_RDATACONTROL : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_MF_MC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MF_MC_ARADDRCONTROL : out STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_MF_MC_RDATACONTROL : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARESET_OUT_N : out STD_LOGIC;
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_AWADDRCONTROL : in STD_LOGIC_VECTOR ( 21 downto 0 );
    S00_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_WDATACONTROL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S00_AXI_BREADY : in STD_LOGIC;
    \goreg_dm.dout_i_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_ARADDRCONTROL : in STD_LOGIC_VECTOR ( 21 downto 0 );
    S00_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_RREADY : in STD_LOGIC;
    \goreg_dm.dout_i_reg[61]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[29]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DEBUG_MF_MC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_ACLK : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_axi_interconnect_v1_7_15_axi_clock_converter : entity is "axi_interconnect_v1_7_15_axi_clock_converter";
end axi_interconnect_0_axi_interconnect_v1_7_15_axi_clock_converter;

architecture STRUCTURE of axi_interconnect_0_axi_interconnect_v1_7_15_axi_clock_converter is
  signal async_conv_reset_n : STD_LOGIC;
  signal \gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal interconnect_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of interconnect_aresetn_pipe : signal is "yes";
  attribute shreg_extract : string;
  attribute shreg_extract of interconnect_aresetn_pipe : signal is "no";
  signal \interconnect_aresetn_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \interconnect_aresetn_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal interconnect_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of interconnect_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of interconnect_aresetn_resync : signal is "no";
  attribute shreg_extract of interconnect_aresetn_resync : signal is "no";
  signal m_async_conv_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of m_async_conv_reset : signal is "true";
  attribute async_reg of m_async_conv_reset : signal is "yes";
  attribute equivalent_register_removal of m_async_conv_reset : signal is "no";
  attribute shreg_extract of m_async_conv_reset : signal is "no";
  attribute syn_keep : string;
  attribute syn_keep of m_async_conv_reset : signal is "true";
  signal m_axi_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of m_axi_aresetn_pipe : signal is "yes";
  attribute shreg_extract of m_axi_aresetn_pipe : signal is "no";
  signal m_axi_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of m_axi_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal of m_axi_aresetn_resync : signal is "no";
  attribute shreg_extract of m_axi_aresetn_resync : signal is "no";
  signal m_axi_reset_out_i : STD_LOGIC;
  signal s_async_conv_reset : STD_LOGIC;
  attribute RTL_KEEP of s_async_conv_reset : signal is "true";
  attribute async_reg of s_async_conv_reset : signal is "yes";
  attribute equivalent_register_removal of s_async_conv_reset : signal is "no";
  attribute shreg_extract of s_async_conv_reset : signal is "no";
  attribute syn_keep of s_async_conv_reset : signal is "true";
  signal s_axi_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_axi_aresetn_pipe : signal is "yes";
  attribute shreg_extract of s_axi_aresetn_pipe : signal is "no";
  signal s_axi_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of s_axi_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal of s_axi_aresetn_resync : signal is "no";
  attribute shreg_extract of s_axi_aresetn_resync : signal is "no";
  signal s_axi_reset_out_i : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tlast_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_s_axis_tready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arregion_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_aruser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awregion_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdata_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdest_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tkeep_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_bid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_buser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_rid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_ruser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\ : label is std.standard.true;
  attribute IOB : string;
  attribute IOB of \gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\ : label is "no";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \gen_async_readwrite.asyncfifo_rw\ : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 63;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 36;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 63;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 3;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \gen_async_readwrite.asyncfifo_rw\ : label is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \gen_async_readwrite.asyncfifo_rw\ : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \gen_async_readwrite.asyncfifo_rw\ : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[0]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[0]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[1]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[1]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[2]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[2]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[3]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[3]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of m_async_conv_reset_reg : label is std.standard.true;
  attribute IOB of m_async_conv_reset_reg : label is "FALSE";
  attribute KEEP of m_async_conv_reset_reg : label is "yes";
  attribute SHREG_EXTRACT of m_async_conv_reset_reg : label is "no";
  attribute equivalent_register_removal of m_async_conv_reset_reg : label is "no";
  attribute syn_keep of m_async_conv_reset_reg : label is "true";
  attribute ASYNC_REG_boolean of s_async_conv_reset_reg : label is std.standard.true;
  attribute IOB of s_async_conv_reset_reg : label is "FALSE";
  attribute KEEP of s_async_conv_reset_reg : label is "yes";
  attribute SHREG_EXTRACT of s_async_conv_reset_reg : label is "no";
  attribute equivalent_register_removal of s_async_conv_reset_reg : label is "no";
  attribute syn_keep of s_async_conv_reset_reg : label is "true";
begin
  S00_AXI_ARESET_OUT_N <= s_axi_aresetn_pipe(2);
\gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_aresetn_resync(3),
      I1 => m_axi_aresetn_pipe(0),
      O => \gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0\
    );
\gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_aresetn_resync(3),
      I1 => m_axi_aresetn_pipe(1),
      O => \gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0\
    );
\gen_aresetn_sync.m_axi_aresetn_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => m_axi_aresetn_resync(3),
      Q => m_axi_aresetn_pipe(0),
      R => '0'
    );
\gen_aresetn_sync.m_axi_aresetn_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0\,
      Q => m_axi_aresetn_pipe(1),
      R => '0'
    );
\gen_aresetn_sync.m_axi_aresetn_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0\,
      Q => m_axi_aresetn_pipe(2),
      R => '0'
    );
\gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => m_axi_aresetn_resync(0)
    );
\gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => m_axi_aresetn_resync(0),
      Q => m_axi_aresetn_resync(1)
    );
\gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => m_axi_aresetn_resync(1),
      Q => m_axi_aresetn_resync(2)
    );
\gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => m_axi_aresetn_resync(2),
      Q => m_axi_aresetn_resync(3)
    );
\gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_aresetn_resync(3),
      I1 => s_axi_aresetn_pipe(0),
      O => \gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0\
    );
\gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_aresetn_resync(3),
      I1 => s_axi_aresetn_pipe(1),
      O => \gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0\
    );
\gen_aresetn_sync.s_axi_aresetn_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S00_AXI_ACLK,
      CE => '1',
      D => s_axi_aresetn_resync(3),
      Q => s_axi_aresetn_pipe(0),
      R => '0'
    );
\gen_aresetn_sync.s_axi_aresetn_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S00_AXI_ACLK,
      CE => '1',
      D => \gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0\,
      Q => s_axi_aresetn_pipe(1),
      R => '0'
    );
\gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S00_AXI_ACLK,
      CE => '1',
      D => \gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0\,
      Q => s_axi_aresetn_pipe(2),
      R => '0'
    );
\gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S00_AXI_ACLK,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => s_axi_aresetn_resync(0)
    );
\gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S00_AXI_ACLK,
      CE => '1',
      CLR => AR(0),
      D => s_axi_aresetn_resync(0),
      Q => s_axi_aresetn_resync(1)
    );
\gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S00_AXI_ACLK,
      CE => '1',
      CLR => AR(0),
      D => s_axi_aresetn_resync(1),
      Q => s_axi_aresetn_resync(2)
    );
\gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S00_AXI_ACLK,
      CE => '1',
      CLR => AR(0),
      D => s_axi_aresetn_resync(2),
      Q => s_axi_aresetn_resync(3)
    );
\gen_async_readwrite.asyncfifo_rw\: entity work.axi_interconnect_0_fifo_generator_v13_2_3
     port map (
      almost_empty => \NLW_gen_async_readwrite.asyncfifo_rw_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gen_async_readwrite.asyncfifo_rw_almost_full_UNCONNECTED\,
      axi_ar_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_data_count_UNCONNECTED\(5 downto 0),
      axi_ar_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_dbiterr_UNCONNECTED\,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_overflow_UNCONNECTED\,
      axi_ar_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_empty_UNCONNECTED\,
      axi_ar_prog_empty_thresh(4 downto 0) => B"00000",
      axi_ar_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_full_UNCONNECTED\,
      axi_ar_prog_full_thresh(4 downto 0) => B"00000",
      axi_ar_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_ar_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_sbiterr_UNCONNECTED\,
      axi_ar_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_underflow_UNCONNECTED\,
      axi_ar_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_wr_data_count_UNCONNECTED\(5 downto 0),
      axi_aw_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_data_count_UNCONNECTED\(5 downto 0),
      axi_aw_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_dbiterr_UNCONNECTED\,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_overflow_UNCONNECTED\,
      axi_aw_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_empty_UNCONNECTED\,
      axi_aw_prog_empty_thresh(4 downto 0) => B"00000",
      axi_aw_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_full_UNCONNECTED\,
      axi_aw_prog_full_thresh(4 downto 0) => B"00000",
      axi_aw_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_aw_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_sbiterr_UNCONNECTED\,
      axi_aw_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_underflow_UNCONNECTED\,
      axi_aw_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_wr_data_count_UNCONNECTED\(5 downto 0),
      axi_b_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_data_count_UNCONNECTED\(5 downto 0),
      axi_b_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_dbiterr_UNCONNECTED\,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_overflow_UNCONNECTED\,
      axi_b_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_empty_UNCONNECTED\,
      axi_b_prog_empty_thresh(4 downto 0) => B"00000",
      axi_b_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_full_UNCONNECTED\,
      axi_b_prog_full_thresh(4 downto 0) => B"00000",
      axi_b_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_b_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_sbiterr_UNCONNECTED\,
      axi_b_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_underflow_UNCONNECTED\,
      axi_b_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_wr_data_count_UNCONNECTED\(5 downto 0),
      axi_r_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_data_count_UNCONNECTED\(5 downto 0),
      axi_r_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_dbiterr_UNCONNECTED\,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_overflow_UNCONNECTED\,
      axi_r_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_empty_UNCONNECTED\,
      axi_r_prog_empty_thresh(4 downto 0) => B"00000",
      axi_r_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_full_UNCONNECTED\,
      axi_r_prog_full_thresh(4 downto 0) => B"00000",
      axi_r_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_r_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_sbiterr_UNCONNECTED\,
      axi_r_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_underflow_UNCONNECTED\,
      axi_r_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_wr_data_count_UNCONNECTED\(5 downto 0),
      axi_w_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_data_count_UNCONNECTED\(5 downto 0),
      axi_w_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_dbiterr_UNCONNECTED\,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_overflow_UNCONNECTED\,
      axi_w_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_empty_UNCONNECTED\,
      axi_w_prog_empty_thresh(4 downto 0) => B"00000",
      axi_w_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_full_UNCONNECTED\,
      axi_w_prog_full_thresh(4 downto 0) => B"00000",
      axi_w_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_w_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_sbiterr_UNCONNECTED\,
      axi_w_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_underflow_UNCONNECTED\,
      axi_w_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_wr_data_count_UNCONNECTED\(5 downto 0),
      axis_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axis_data_count_UNCONNECTED\(5 downto 0),
      axis_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axis_dbiterr_UNCONNECTED\,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axis_overflow_UNCONNECTED\,
      axis_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_empty_UNCONNECTED\,
      axis_prog_empty_thresh(4 downto 0) => B"00000",
      axis_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_full_UNCONNECTED\,
      axis_prog_full_thresh(4 downto 0) => B"00000",
      axis_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axis_rd_data_count_UNCONNECTED\(5 downto 0),
      axis_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axis_sbiterr_UNCONNECTED\,
      axis_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axis_underflow_UNCONNECTED\,
      axis_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axis_wr_data_count_UNCONNECTED\(5 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_data_count_UNCONNECTED\(9 downto 0),
      dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_dbiterr_UNCONNECTED\,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_dout_UNCONNECTED\(17 downto 0),
      empty => \NLW_gen_async_readwrite.asyncfifo_rw_empty_UNCONNECTED\,
      full => \NLW_gen_async_readwrite.asyncfifo_rw_full_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => INTERCONNECT_ACLK,
      m_aclk_en => '1',
      m_axi_araddr(31 downto 0) => DEBUG_MF_MC_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => DEBUG_MF_MC_ARADDRCONTROL(13 downto 12),
      m_axi_arcache(3 downto 0) => DEBUG_MF_MC_ARADDRCONTROL(18 downto 15),
      m_axi_arid(0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arid_UNCONNECTED\(0),
      m_axi_arlen(7 downto 0) => DEBUG_MF_MC_ARADDRCONTROL(8 downto 1),
      m_axi_arlock(0) => DEBUG_MF_MC_ARADDRCONTROL(14),
      m_axi_arprot(2 downto 0) => DEBUG_MF_MC_ARADDRCONTROL(21 downto 19),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => \goreg_dm.dout_i_reg[61]_0\(0),
      m_axi_arregion(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arregion_UNCONNECTED\(3 downto 0),
      m_axi_arsize(2 downto 0) => DEBUG_MF_MC_ARADDRCONTROL(11 downto 9),
      m_axi_aruser(0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_aruser_UNCONNECTED\(0),
      m_axi_arvalid => DEBUG_MF_MC_ARADDRCONTROL(0),
      m_axi_awaddr(31 downto 0) => DEBUG_MF_MC_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => DEBUG_MF_MC_AWADDRCONTROL(13 downto 12),
      m_axi_awcache(3 downto 0) => DEBUG_MF_MC_AWADDRCONTROL(18 downto 15),
      m_axi_awid(0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awid_UNCONNECTED\(0),
      m_axi_awlen(7 downto 0) => DEBUG_MF_MC_AWADDRCONTROL(8 downto 1),
      m_axi_awlock(0) => DEBUG_MF_MC_AWADDRCONTROL(14),
      m_axi_awprot(2 downto 0) => DEBUG_MF_MC_AWADDRCONTROL(21 downto 19),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => \goreg_dm.dout_i_reg[61]\(0),
      m_axi_awregion(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awregion_UNCONNECTED\(3 downto 0),
      m_axi_awsize(2 downto 0) => DEBUG_MF_MC_AWADDRCONTROL(11 downto 9),
      m_axi_awuser(0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awuser_UNCONNECTED\(0),
      m_axi_awvalid => DEBUG_MF_MC_AWADDRCONTROL(0),
      m_axi_bid(0) => \gpr1.dout_i_reg[1]\(3),
      m_axi_bready => DEBUG_MF_MC_BRESP(0),
      m_axi_bresp(1 downto 0) => \gpr1.dout_i_reg[1]\(2 downto 1),
      m_axi_buser(0) => '0',
      m_axi_bvalid => \gpr1.dout_i_reg[1]\(0),
      m_axi_rdata(31 downto 0) => DEBUG_MF_MC_RDATA(31 downto 0),
      m_axi_rid(0) => \gpr1.dout_i_reg[29]\(4),
      m_axi_rlast => \gpr1.dout_i_reg[29]\(1),
      m_axi_rready => DEBUG_MF_MC_RDATACONTROL(0),
      m_axi_rresp(1 downto 0) => \gpr1.dout_i_reg[29]\(3 downto 2),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => \gpr1.dout_i_reg[29]\(0),
      m_axi_wdata(31 downto 0) => DEBUG_MF_MC_WDATA(31 downto 0),
      m_axi_wid(0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wid_UNCONNECTED\(0),
      m_axi_wlast => DEBUG_MF_MC_WDATACONTROL(1),
      m_axi_wready => \goreg_dm.dout_i_reg[36]\(0),
      m_axi_wstrb(3 downto 0) => DEBUG_MF_MC_WDATACONTROL(5 downto 2),
      m_axi_wuser(0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wuser_UNCONNECTED\(0),
      m_axi_wvalid => DEBUG_MF_MC_WDATACONTROL(0),
      m_axis_tdata(63 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdata_UNCONNECTED\(63 downto 0),
      m_axis_tdest(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdest_UNCONNECTED\(3 downto 0),
      m_axis_tid(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tid_UNCONNECTED\(3 downto 0),
      m_axis_tkeep(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tkeep_UNCONNECTED\(3 downto 0),
      m_axis_tlast => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tlast_UNCONNECTED\,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tstrb_UNCONNECTED\(3 downto 0),
      m_axis_tuser(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tuser_UNCONNECTED\(3 downto 0),
      m_axis_tvalid => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tvalid_UNCONNECTED\,
      overflow => \NLW_gen_async_readwrite.asyncfifo_rw_overflow_UNCONNECTED\,
      prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_prog_empty_UNCONNECTED\,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_prog_full_UNCONNECTED\,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_rd_data_count_UNCONNECTED\(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => \NLW_gen_async_readwrite.asyncfifo_rw_rd_rst_busy_UNCONNECTED\,
      rst => '0',
      s_aclk => S00_AXI_ACLK,
      s_aclk_en => '1',
      s_aresetn => async_conv_reset_n,
      s_axi_araddr(31 downto 0) => S00_AXI_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => DEBUG_SR_SC_ARADDRCONTROL(13 downto 12),
      s_axi_arcache(3 downto 0) => DEBUG_SR_SC_ARADDRCONTROL(18 downto 15),
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => DEBUG_SR_SC_ARADDRCONTROL(8 downto 1),
      s_axi_arlock(0) => DEBUG_SR_SC_ARADDRCONTROL(14),
      s_axi_arprot(2 downto 0) => DEBUG_SR_SC_ARADDRCONTROL(21 downto 19),
      s_axi_arqos(3 downto 0) => S00_AXI_ARQOS(3 downto 0),
      s_axi_arready => S00_AXI_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => DEBUG_SR_SC_ARADDRCONTROL(11 downto 9),
      s_axi_aruser(0) => '0',
      s_axi_arvalid => DEBUG_SR_SC_ARADDRCONTROL(0),
      s_axi_awaddr(31 downto 0) => S00_AXI_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => DEBUG_SR_SC_AWADDRCONTROL(13 downto 12),
      s_axi_awcache(3 downto 0) => DEBUG_SR_SC_AWADDRCONTROL(18 downto 15),
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => DEBUG_SR_SC_AWADDRCONTROL(8 downto 1),
      s_axi_awlock(0) => DEBUG_SR_SC_AWADDRCONTROL(14),
      s_axi_awprot(2 downto 0) => DEBUG_SR_SC_AWADDRCONTROL(21 downto 19),
      s_axi_awqos(3 downto 0) => S00_AXI_AWQOS(3 downto 0),
      s_axi_awready => S00_AXI_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => DEBUG_SR_SC_AWADDRCONTROL(11 downto 9),
      s_axi_awuser(0) => '0',
      s_axi_awvalid => DEBUG_SR_SC_AWADDRCONTROL(0),
      s_axi_bid(0) => \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_bid_UNCONNECTED\(0),
      s_axi_bready => S00_AXI_BREADY,
      s_axi_bresp(1 downto 0) => DEBUG_SR_SC_BRESP(2 downto 1),
      s_axi_buser(0) => \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_buser_UNCONNECTED\(0),
      s_axi_bvalid => DEBUG_SR_SC_BRESP(0),
      s_axi_rdata(31 downto 0) => S00_AXI_RDATA(31 downto 0),
      s_axi_rid(0) => \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_rid_UNCONNECTED\(0),
      s_axi_rlast => DEBUG_SR_SC_RDATACONTROL(1),
      s_axi_rready => S00_AXI_RREADY,
      s_axi_rresp(1 downto 0) => DEBUG_SR_SC_RDATACONTROL(3 downto 2),
      s_axi_ruser(0) => \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_ruser_UNCONNECTED\(0),
      s_axi_rvalid => DEBUG_SR_SC_RDATACONTROL(0),
      s_axi_wdata(31 downto 0) => S00_AXI_WDATA(31 downto 0),
      s_axi_wid(0) => '0',
      s_axi_wlast => DEBUG_SR_SC_WDATACONTROL(1),
      s_axi_wready => S00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => DEBUG_SR_SC_WDATACONTROL(5 downto 2),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => DEBUG_SR_SC_WDATACONTROL(0),
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(3 downto 0) => B"0000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => \NLW_gen_async_readwrite.asyncfifo_rw_s_axis_tready_UNCONNECTED\,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_sbiterr_UNCONNECTED\,
      sleep => '0',
      srst => '0',
      underflow => \NLW_gen_async_readwrite.asyncfifo_rw_underflow_UNCONNECTED\,
      valid => \NLW_gen_async_readwrite.asyncfifo_rw_valid_UNCONNECTED\,
      wr_ack => \NLW_gen_async_readwrite.asyncfifo_rw_wr_ack_UNCONNECTED\,
      wr_clk => '0',
      wr_data_count(9 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_wr_data_count_UNCONNECTED\(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => \NLW_gen_async_readwrite.asyncfifo_rw_wr_rst_busy_UNCONNECTED\
    );
\gen_async_readwrite.asyncfifo_rw_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_async_conv_reset,
      I1 => s_async_conv_reset,
      O => async_conv_reset_n
    );
\interconnect_aresetn_pipe[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interconnect_aresetn_resync(3),
      I1 => interconnect_aresetn_pipe(0),
      O => \interconnect_aresetn_pipe[1]_i_1_n_0\
    );
\interconnect_aresetn_pipe[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interconnect_aresetn_resync(3),
      I1 => interconnect_aresetn_pipe(1),
      O => \interconnect_aresetn_pipe[2]_i_1_n_0\
    );
\interconnect_aresetn_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => interconnect_aresetn_resync(3),
      Q => interconnect_aresetn_pipe(0),
      R => '0'
    );
\interconnect_aresetn_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \interconnect_aresetn_pipe[1]_i_1_n_0\,
      Q => interconnect_aresetn_pipe(1),
      R => '0'
    );
\interconnect_aresetn_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \interconnect_aresetn_pipe[2]_i_1_n_0\,
      Q => interconnect_aresetn_pipe(2),
      R => '0'
    );
\interconnect_aresetn_resync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => interconnect_aresetn_resync(0)
    );
\interconnect_aresetn_resync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => interconnect_aresetn_resync(0),
      Q => interconnect_aresetn_resync(1)
    );
\interconnect_aresetn_resync_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => interconnect_aresetn_resync(1),
      Q => interconnect_aresetn_resync(2)
    );
\interconnect_aresetn_resync_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => interconnect_aresetn_resync(2),
      Q => interconnect_aresetn_resync(3)
    );
m_async_conv_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => m_axi_reset_out_i,
      Q => m_async_conv_reset,
      R => '0'
    );
m_axi_reset_out_i_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_aresetn_pipe(2),
      O => m_axi_reset_out_i
    );
s_async_conv_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => S00_AXI_ACLK,
      CE => '1',
      D => s_axi_reset_out_i,
      Q => s_async_conv_reset,
      R => '0'
    );
s_axi_reset_out_i_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn_pipe(2),
      O => s_axi_reset_out_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_axi_interconnect_v1_7_15_axi_clock_converter__parameterized0\ is
  port (
    DEBUG_MF_MC_AWADDRCONTROL : out STD_LOGIC_VECTOR ( 0 to 0 );
    DEBUG_MF_MC_WDATACONTROL : out STD_LOGIC_VECTOR ( 0 to 0 );
    DEBUG_MF_MC_BRESP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_MP_MR_AWADDRCONTROL : out STD_LOGIC_VECTOR ( 25 downto 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MP_MR_WDATACONTROL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    M00_AXI_BREADY : out STD_LOGIC;
    DEBUG_MF_MC_ARADDRCONTROL : out STD_LOGIC_VECTOR ( 0 to 0 );
    DEBUG_MF_MC_RDATACONTROL : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DEBUG_MF_MC_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MP_MR_ARADDRCONTROL : out STD_LOGIC_VECTOR ( 25 downto 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_RREADY : out STD_LOGIC;
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    DEBUG_MF_MC_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_MF_MC_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \goreg_dm.dout_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_WREADY : in STD_LOGIC;
    DEBUG_MC_MP_BRESP : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DEBUG_MF_MC_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_ARREADY : in STD_LOGIC;
    DEBUG_MC_MP_RDATACONTROL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    M00_AXI_ACLK : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_axi_interconnect_v1_7_15_axi_clock_converter__parameterized0\ : entity is "axi_interconnect_v1_7_15_axi_clock_converter";
end \axi_interconnect_0_axi_interconnect_v1_7_15_axi_clock_converter__parameterized0\;

architecture STRUCTURE of \axi_interconnect_0_axi_interconnect_v1_7_15_axi_clock_converter__parameterized0\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal async_conv_reset_n : STD_LOGIC;
  signal \gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal interconnect_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of interconnect_aresetn_pipe : signal is "yes";
  attribute shreg_extract : string;
  attribute shreg_extract of interconnect_aresetn_pipe : signal is "no";
  signal \interconnect_aresetn_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \interconnect_aresetn_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal interconnect_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of interconnect_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of interconnect_aresetn_resync : signal is "no";
  attribute shreg_extract of interconnect_aresetn_resync : signal is "no";
  signal m_async_conv_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of m_async_conv_reset : signal is "true";
  attribute async_reg of m_async_conv_reset : signal is "yes";
  attribute equivalent_register_removal of m_async_conv_reset : signal is "no";
  attribute shreg_extract of m_async_conv_reset : signal is "no";
  attribute syn_keep : string;
  attribute syn_keep of m_async_conv_reset : signal is "true";
  signal m_axi_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of m_axi_aresetn_pipe : signal is "yes";
  attribute shreg_extract of m_axi_aresetn_pipe : signal is "no";
  signal m_axi_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of m_axi_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal of m_axi_aresetn_resync : signal is "no";
  attribute shreg_extract of m_axi_aresetn_resync : signal is "no";
  signal m_axi_reset_out_i : STD_LOGIC;
  signal s_async_conv_reset : STD_LOGIC;
  attribute RTL_KEEP of s_async_conv_reset : signal is "true";
  attribute async_reg of s_async_conv_reset : signal is "yes";
  attribute equivalent_register_removal of s_async_conv_reset : signal is "no";
  attribute shreg_extract of s_async_conv_reset : signal is "no";
  attribute syn_keep of s_async_conv_reset : signal is "true";
  signal s_axi_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_axi_aresetn_pipe : signal is "yes";
  attribute shreg_extract of s_axi_aresetn_pipe : signal is "no";
  signal s_axi_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of s_axi_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal of s_axi_aresetn_resync : signal is "no";
  attribute shreg_extract of s_axi_aresetn_resync : signal is "no";
  signal s_axi_reset_out_i : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tlast_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_s_axis_tready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_axis_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arregion_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_aruser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awregion_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdata_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdest_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tkeep_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_bid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_buser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_rid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_ruser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_async_readwrite.asyncfifo_rw_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_pipe_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\ : label is std.standard.true;
  attribute IOB : string;
  attribute IOB of \gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\ : label is std.standard.true;
  attribute IOB of \gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\ : label is "FALSE";
  attribute KEEP of \gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\ : label is "no";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \gen_async_readwrite.asyncfifo_rw\ : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 66;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 39;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 66;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 6;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \gen_async_readwrite.asyncfifo_rw\ : label is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \gen_async_readwrite.asyncfifo_rw\ : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 29;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \gen_async_readwrite.asyncfifo_rw\ : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \gen_async_readwrite.asyncfifo_rw\ : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \gen_async_readwrite.asyncfifo_rw\ : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \gen_async_readwrite.asyncfifo_rw\ : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 32;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \gen_async_readwrite.asyncfifo_rw\ : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \gen_async_readwrite.asyncfifo_rw\ : label is 5;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \gen_async_readwrite.asyncfifo_rw\ : label is 1;
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[0]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[0]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[1]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[1]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[2]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[2]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[3]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[3]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of m_async_conv_reset_reg : label is std.standard.true;
  attribute IOB of m_async_conv_reset_reg : label is "FALSE";
  attribute KEEP of m_async_conv_reset_reg : label is "yes";
  attribute SHREG_EXTRACT of m_async_conv_reset_reg : label is "no";
  attribute equivalent_register_removal of m_async_conv_reset_reg : label is "no";
  attribute syn_keep of m_async_conv_reset_reg : label is "true";
  attribute ASYNC_REG_boolean of s_async_conv_reset_reg : label is std.standard.true;
  attribute IOB of s_async_conv_reset_reg : label is "FALSE";
  attribute KEEP of s_async_conv_reset_reg : label is "yes";
  attribute SHREG_EXTRACT of s_async_conv_reset_reg : label is "no";
  attribute equivalent_register_removal of s_async_conv_reset_reg : label is "no";
  attribute syn_keep of s_async_conv_reset_reg : label is "true";
begin
  AR(0) <= \^ar\(0);
  M00_AXI_ARESET_OUT_N <= m_axi_aresetn_pipe(2);
\gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_aresetn_resync(3),
      I1 => m_axi_aresetn_pipe(0),
      O => \gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0\
    );
\gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_aresetn_resync(3),
      I1 => m_axi_aresetn_pipe(1),
      O => \gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0\
    );
\gen_aresetn_sync.m_axi_aresetn_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M00_AXI_ACLK,
      CE => '1',
      D => m_axi_aresetn_resync(3),
      Q => m_axi_aresetn_pipe(0),
      R => '0'
    );
\gen_aresetn_sync.m_axi_aresetn_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M00_AXI_ACLK,
      CE => '1',
      D => \gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0\,
      Q => m_axi_aresetn_pipe(1),
      R => '0'
    );
\gen_aresetn_sync.m_axi_aresetn_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M00_AXI_ACLK,
      CE => '1',
      D => \gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0\,
      Q => m_axi_aresetn_pipe(2),
      R => '0'
    );
\gen_aresetn_sync.m_axi_aresetn_resync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => M00_AXI_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => '1',
      Q => m_axi_aresetn_resync(0)
    );
\gen_aresetn_sync.m_axi_aresetn_resync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => M00_AXI_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => m_axi_aresetn_resync(0),
      Q => m_axi_aresetn_resync(1)
    );
\gen_aresetn_sync.m_axi_aresetn_resync_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => M00_AXI_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => m_axi_aresetn_resync(1),
      Q => m_axi_aresetn_resync(2)
    );
\gen_aresetn_sync.m_axi_aresetn_resync_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => M00_AXI_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => m_axi_aresetn_resync(2),
      Q => m_axi_aresetn_resync(3)
    );
\gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_aresetn_resync(3),
      I1 => s_axi_aresetn_pipe(0),
      O => \gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0\
    );
\gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_aresetn_resync(3),
      I1 => s_axi_aresetn_pipe(1),
      O => \gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0\
    );
\gen_aresetn_sync.s_axi_aresetn_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => s_axi_aresetn_resync(3),
      Q => s_axi_aresetn_pipe(0),
      R => '0'
    );
\gen_aresetn_sync.s_axi_aresetn_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0\,
      Q => s_axi_aresetn_pipe(1),
      R => '0'
    );
\gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0\,
      Q => s_axi_aresetn_pipe(2),
      R => '0'
    );
\gen_aresetn_sync.s_axi_aresetn_resync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => '1',
      Q => s_axi_aresetn_resync(0)
    );
\gen_aresetn_sync.s_axi_aresetn_resync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => s_axi_aresetn_resync(0),
      Q => s_axi_aresetn_resync(1)
    );
\gen_aresetn_sync.s_axi_aresetn_resync_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => s_axi_aresetn_resync(1),
      Q => s_axi_aresetn_resync(2)
    );
\gen_aresetn_sync.s_axi_aresetn_resync_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => s_axi_aresetn_resync(2),
      Q => s_axi_aresetn_resync(3)
    );
\gen_async_readwrite.asyncfifo_rw\: entity work.\axi_interconnect_0_fifo_generator_v13_2_3__parameterized0\
     port map (
      almost_empty => \NLW_gen_async_readwrite.asyncfifo_rw_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gen_async_readwrite.asyncfifo_rw_almost_full_UNCONNECTED\,
      axi_ar_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_data_count_UNCONNECTED\(5 downto 0),
      axi_ar_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_dbiterr_UNCONNECTED\,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_overflow_UNCONNECTED\,
      axi_ar_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_empty_UNCONNECTED\,
      axi_ar_prog_empty_thresh(4 downto 0) => B"00000",
      axi_ar_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_full_UNCONNECTED\,
      axi_ar_prog_full_thresh(4 downto 0) => B"00000",
      axi_ar_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_ar_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_sbiterr_UNCONNECTED\,
      axi_ar_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_underflow_UNCONNECTED\,
      axi_ar_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_wr_data_count_UNCONNECTED\(5 downto 0),
      axi_aw_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_data_count_UNCONNECTED\(5 downto 0),
      axi_aw_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_dbiterr_UNCONNECTED\,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_overflow_UNCONNECTED\,
      axi_aw_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_empty_UNCONNECTED\,
      axi_aw_prog_empty_thresh(4 downto 0) => B"00000",
      axi_aw_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_full_UNCONNECTED\,
      axi_aw_prog_full_thresh(4 downto 0) => B"00000",
      axi_aw_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_aw_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_sbiterr_UNCONNECTED\,
      axi_aw_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_underflow_UNCONNECTED\,
      axi_aw_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_wr_data_count_UNCONNECTED\(5 downto 0),
      axi_b_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_data_count_UNCONNECTED\(5 downto 0),
      axi_b_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_dbiterr_UNCONNECTED\,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_overflow_UNCONNECTED\,
      axi_b_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_empty_UNCONNECTED\,
      axi_b_prog_empty_thresh(4 downto 0) => B"00000",
      axi_b_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_full_UNCONNECTED\,
      axi_b_prog_full_thresh(4 downto 0) => B"00000",
      axi_b_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_b_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_sbiterr_UNCONNECTED\,
      axi_b_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_underflow_UNCONNECTED\,
      axi_b_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_wr_data_count_UNCONNECTED\(5 downto 0),
      axi_r_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_data_count_UNCONNECTED\(5 downto 0),
      axi_r_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_dbiterr_UNCONNECTED\,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_overflow_UNCONNECTED\,
      axi_r_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_empty_UNCONNECTED\,
      axi_r_prog_empty_thresh(4 downto 0) => B"00000",
      axi_r_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_full_UNCONNECTED\,
      axi_r_prog_full_thresh(4 downto 0) => B"00000",
      axi_r_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_r_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_sbiterr_UNCONNECTED\,
      axi_r_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_underflow_UNCONNECTED\,
      axi_r_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_wr_data_count_UNCONNECTED\(5 downto 0),
      axi_w_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_data_count_UNCONNECTED\(5 downto 0),
      axi_w_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_dbiterr_UNCONNECTED\,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_overflow_UNCONNECTED\,
      axi_w_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_empty_UNCONNECTED\,
      axi_w_prog_empty_thresh(4 downto 0) => B"00000",
      axi_w_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_full_UNCONNECTED\,
      axi_w_prog_full_thresh(4 downto 0) => B"00000",
      axi_w_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_rd_data_count_UNCONNECTED\(5 downto 0),
      axi_w_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_sbiterr_UNCONNECTED\,
      axi_w_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_underflow_UNCONNECTED\,
      axi_w_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_wr_data_count_UNCONNECTED\(5 downto 0),
      axis_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axis_data_count_UNCONNECTED\(5 downto 0),
      axis_dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axis_dbiterr_UNCONNECTED\,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => \NLW_gen_async_readwrite.asyncfifo_rw_axis_overflow_UNCONNECTED\,
      axis_prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_empty_UNCONNECTED\,
      axis_prog_empty_thresh(4 downto 0) => B"00000",
      axis_prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_full_UNCONNECTED\,
      axis_prog_full_thresh(4 downto 0) => B"00000",
      axis_rd_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axis_rd_data_count_UNCONNECTED\(5 downto 0),
      axis_sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_axis_sbiterr_UNCONNECTED\,
      axis_underflow => \NLW_gen_async_readwrite.asyncfifo_rw_axis_underflow_UNCONNECTED\,
      axis_wr_data_count(5 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_axis_wr_data_count_UNCONNECTED\(5 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_data_count_UNCONNECTED\(9 downto 0),
      dbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_dbiterr_UNCONNECTED\,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_dout_UNCONNECTED\(17 downto 0),
      empty => \NLW_gen_async_readwrite.asyncfifo_rw_empty_UNCONNECTED\,
      full => \NLW_gen_async_readwrite.asyncfifo_rw_full_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => M00_AXI_ACLK,
      m_aclk_en => '1',
      m_axi_araddr(31 downto 0) => M00_AXI_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => DEBUG_MP_MR_ARADDRCONTROL(13 downto 12),
      m_axi_arcache(3 downto 0) => DEBUG_MP_MR_ARADDRCONTROL(18 downto 15),
      m_axi_arid(3 downto 0) => DEBUG_MP_MR_ARADDRCONTROL(25 downto 22),
      m_axi_arlen(7 downto 0) => DEBUG_MP_MR_ARADDRCONTROL(8 downto 1),
      m_axi_arlock(0) => DEBUG_MP_MR_ARADDRCONTROL(14),
      m_axi_arprot(2 downto 0) => DEBUG_MP_MR_ARADDRCONTROL(21 downto 19),
      m_axi_arqos(3 downto 0) => M00_AXI_ARQOS(3 downto 0),
      m_axi_arready => M00_AXI_ARREADY,
      m_axi_arregion(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arregion_UNCONNECTED\(3 downto 0),
      m_axi_arsize(2 downto 0) => DEBUG_MP_MR_ARADDRCONTROL(11 downto 9),
      m_axi_aruser(0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_aruser_UNCONNECTED\(0),
      m_axi_arvalid => DEBUG_MP_MR_ARADDRCONTROL(0),
      m_axi_awaddr(31 downto 0) => M00_AXI_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => DEBUG_MP_MR_AWADDRCONTROL(13 downto 12),
      m_axi_awcache(3 downto 0) => DEBUG_MP_MR_AWADDRCONTROL(18 downto 15),
      m_axi_awid(3 downto 0) => DEBUG_MP_MR_AWADDRCONTROL(25 downto 22),
      m_axi_awlen(7 downto 0) => DEBUG_MP_MR_AWADDRCONTROL(8 downto 1),
      m_axi_awlock(0) => DEBUG_MP_MR_AWADDRCONTROL(14),
      m_axi_awprot(2 downto 0) => DEBUG_MP_MR_AWADDRCONTROL(21 downto 19),
      m_axi_awqos(3 downto 0) => M00_AXI_AWQOS(3 downto 0),
      m_axi_awready => M00_AXI_AWREADY,
      m_axi_awregion(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awregion_UNCONNECTED\(3 downto 0),
      m_axi_awsize(2 downto 0) => DEBUG_MP_MR_AWADDRCONTROL(11 downto 9),
      m_axi_awuser(0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awuser_UNCONNECTED\(0),
      m_axi_awvalid => DEBUG_MP_MR_AWADDRCONTROL(0),
      m_axi_bid(3 downto 0) => DEBUG_MC_MP_BRESP(6 downto 3),
      m_axi_bready => M00_AXI_BREADY,
      m_axi_bresp(1 downto 0) => DEBUG_MC_MP_BRESP(2 downto 1),
      m_axi_buser(0) => '0',
      m_axi_bvalid => DEBUG_MC_MP_BRESP(0),
      m_axi_rdata(31 downto 0) => M00_AXI_RDATA(31 downto 0),
      m_axi_rid(3 downto 0) => DEBUG_MC_MP_RDATACONTROL(7 downto 4),
      m_axi_rlast => DEBUG_MC_MP_RDATACONTROL(1),
      m_axi_rready => M00_AXI_RREADY,
      m_axi_rresp(1 downto 0) => DEBUG_MC_MP_RDATACONTROL(3 downto 2),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => DEBUG_MC_MP_RDATACONTROL(0),
      m_axi_wdata(31 downto 0) => M00_AXI_WDATA(31 downto 0),
      m_axi_wid(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wid_UNCONNECTED\(3 downto 0),
      m_axi_wlast => DEBUG_MP_MR_WDATACONTROL(1),
      m_axi_wready => M00_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => DEBUG_MP_MR_WDATACONTROL(5 downto 2),
      m_axi_wuser(0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wuser_UNCONNECTED\(0),
      m_axi_wvalid => DEBUG_MP_MR_WDATACONTROL(0),
      m_axis_tdata(63 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdata_UNCONNECTED\(63 downto 0),
      m_axis_tdest(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdest_UNCONNECTED\(3 downto 0),
      m_axis_tid(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tid_UNCONNECTED\(3 downto 0),
      m_axis_tkeep(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tkeep_UNCONNECTED\(3 downto 0),
      m_axis_tlast => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tlast_UNCONNECTED\,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tstrb_UNCONNECTED\(3 downto 0),
      m_axis_tuser(3 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tuser_UNCONNECTED\(3 downto 0),
      m_axis_tvalid => \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tvalid_UNCONNECTED\,
      overflow => \NLW_gen_async_readwrite.asyncfifo_rw_overflow_UNCONNECTED\,
      prog_empty => \NLW_gen_async_readwrite.asyncfifo_rw_prog_empty_UNCONNECTED\,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => \NLW_gen_async_readwrite.asyncfifo_rw_prog_full_UNCONNECTED\,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_rd_data_count_UNCONNECTED\(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => \NLW_gen_async_readwrite.asyncfifo_rw_rd_rst_busy_UNCONNECTED\,
      rst => '0',
      s_aclk => INTERCONNECT_ACLK,
      s_aclk_en => '1',
      s_aresetn => async_conv_reset_n,
      s_axi_araddr(31 downto 0) => DEBUG_MF_MC_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => \gpr1.dout_i_reg[5]_0\(13 downto 12),
      s_axi_arcache(3 downto 0) => \gpr1.dout_i_reg[5]_0\(18 downto 15),
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => \gpr1.dout_i_reg[5]_0\(8 downto 1),
      s_axi_arlock(0) => \gpr1.dout_i_reg[5]_0\(14),
      s_axi_arprot(2 downto 0) => \gpr1.dout_i_reg[5]_0\(21 downto 19),
      s_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      s_axi_arready => DEBUG_MF_MC_ARADDRCONTROL(0),
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => \gpr1.dout_i_reg[5]_0\(11 downto 9),
      s_axi_aruser(0) => '0',
      s_axi_arvalid => \gpr1.dout_i_reg[5]_0\(0),
      s_axi_awaddr(31 downto 0) => DEBUG_MF_MC_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => \gpr1.dout_i_reg[5]\(13 downto 12),
      s_axi_awcache(3 downto 0) => \gpr1.dout_i_reg[5]\(18 downto 15),
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => \gpr1.dout_i_reg[5]\(8 downto 1),
      s_axi_awlock(0) => \gpr1.dout_i_reg[5]\(14),
      s_axi_awprot(2 downto 0) => \gpr1.dout_i_reg[5]\(21 downto 19),
      s_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      s_axi_awready => DEBUG_MF_MC_AWADDRCONTROL(0),
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => \gpr1.dout_i_reg[5]\(11 downto 9),
      s_axi_awuser(0) => '0',
      s_axi_awvalid => \gpr1.dout_i_reg[5]\(0),
      s_axi_bid(3 downto 1) => \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_bid_UNCONNECTED\(3 downto 1),
      s_axi_bid(0) => DEBUG_MF_MC_BRESP(3),
      s_axi_bready => \goreg_dm.dout_i_reg[2]\(0),
      s_axi_bresp(1 downto 0) => DEBUG_MF_MC_BRESP(2 downto 1),
      s_axi_buser(0) => \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_buser_UNCONNECTED\(0),
      s_axi_bvalid => DEBUG_MF_MC_BRESP(0),
      s_axi_rdata(31 downto 0) => DEBUG_MF_MC_RDATA(31 downto 0),
      s_axi_rid(3 downto 1) => \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_rid_UNCONNECTED\(3 downto 1),
      s_axi_rid(0) => DEBUG_MF_MC_RDATACONTROL(4),
      s_axi_rlast => DEBUG_MF_MC_RDATACONTROL(1),
      s_axi_rready => \goreg_dm.dout_i_reg[35]\(0),
      s_axi_rresp(1 downto 0) => DEBUG_MF_MC_RDATACONTROL(3 downto 2),
      s_axi_ruser(0) => \NLW_gen_async_readwrite.asyncfifo_rw_s_axi_ruser_UNCONNECTED\(0),
      s_axi_rvalid => DEBUG_MF_MC_RDATACONTROL(0),
      s_axi_wdata(31 downto 0) => DEBUG_MF_MC_WDATA(31 downto 0),
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => \gpr1.dout_i_reg[1]\(1),
      s_axi_wready => DEBUG_MF_MC_WDATACONTROL(0),
      s_axi_wstrb(3 downto 0) => \gpr1.dout_i_reg[1]\(5 downto 2),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => \gpr1.dout_i_reg[1]\(0),
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(3 downto 0) => B"0000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => \NLW_gen_async_readwrite.asyncfifo_rw_s_axis_tready_UNCONNECTED\,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => \NLW_gen_async_readwrite.asyncfifo_rw_sbiterr_UNCONNECTED\,
      sleep => '0',
      srst => '0',
      underflow => \NLW_gen_async_readwrite.asyncfifo_rw_underflow_UNCONNECTED\,
      valid => \NLW_gen_async_readwrite.asyncfifo_rw_valid_UNCONNECTED\,
      wr_ack => \NLW_gen_async_readwrite.asyncfifo_rw_wr_ack_UNCONNECTED\,
      wr_clk => '0',
      wr_data_count(9 downto 0) => \NLW_gen_async_readwrite.asyncfifo_rw_wr_data_count_UNCONNECTED\(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => \NLW_gen_async_readwrite.asyncfifo_rw_wr_rst_busy_UNCONNECTED\
    );
\gen_async_readwrite.asyncfifo_rw_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_async_conv_reset,
      I1 => s_async_conv_reset,
      O => async_conv_reset_n
    );
\interconnect_aresetn_pipe[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interconnect_aresetn_resync(3),
      I1 => interconnect_aresetn_pipe(0),
      O => \interconnect_aresetn_pipe[1]_i_1_n_0\
    );
\interconnect_aresetn_pipe[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interconnect_aresetn_resync(3),
      I1 => interconnect_aresetn_pipe(1),
      O => \interconnect_aresetn_pipe[2]_i_1_n_0\
    );
\interconnect_aresetn_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => interconnect_aresetn_resync(3),
      Q => interconnect_aresetn_pipe(0),
      R => '0'
    );
\interconnect_aresetn_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \interconnect_aresetn_pipe[1]_i_1_n_0\,
      Q => interconnect_aresetn_pipe(1),
      R => '0'
    );
\interconnect_aresetn_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \interconnect_aresetn_pipe[2]_i_1_n_0\,
      Q => interconnect_aresetn_pipe(2),
      R => '0'
    );
\interconnect_aresetn_resync[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => \^ar\(0)
    );
\interconnect_aresetn_resync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => '1',
      Q => interconnect_aresetn_resync(0)
    );
\interconnect_aresetn_resync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => interconnect_aresetn_resync(0),
      Q => interconnect_aresetn_resync(1)
    );
\interconnect_aresetn_resync_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => interconnect_aresetn_resync(1),
      Q => interconnect_aresetn_resync(2)
    );
\interconnect_aresetn_resync_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => interconnect_aresetn_resync(2),
      Q => interconnect_aresetn_resync(3)
    );
m_async_conv_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => M00_AXI_ACLK,
      CE => '1',
      D => m_axi_reset_out_i,
      Q => m_async_conv_reset,
      R => '0'
    );
\m_axi_reset_out_i_inferred_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_aresetn_pipe(2),
      O => m_axi_reset_out_i
    );
s_async_conv_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => s_axi_reset_out_i,
      Q => s_async_conv_reset,
      R => '0'
    );
\s_axi_reset_out_i_inferred_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn_pipe(2),
      O => s_axi_reset_out_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_axi_interconnect_v1_7_15_converter_bank is
  port (
    S00_AXI_AWREADY : out STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    DEBUG_SR_SC_BRESP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEBUG_MF_MC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MF_MC_AWADDRCONTROL : out STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_MF_MC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MF_MC_WDATACONTROL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DEBUG_MF_MC_BRESP : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARREADY : out STD_LOGIC;
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_RDATACONTROL : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_MF_MC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MF_MC_ARADDRCONTROL : out STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_MF_MC_RDATACONTROL : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARESET_OUT_N : out STD_LOGIC;
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_AWADDRCONTROL : in STD_LOGIC_VECTOR ( 21 downto 0 );
    S00_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_WDATACONTROL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S00_AXI_BREADY : in STD_LOGIC;
    \goreg_dm.dout_i_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_ARADDRCONTROL : in STD_LOGIC_VECTOR ( 21 downto 0 );
    S00_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_RREADY : in STD_LOGIC;
    \goreg_dm.dout_i_reg[61]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[29]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DEBUG_MF_MC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_ACLK : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_axi_interconnect_v1_7_15_converter_bank : entity is "axi_interconnect_v1_7_15_converter_bank";
end axi_interconnect_0_axi_interconnect_v1_7_15_converter_bank;

architecture STRUCTURE of axi_interconnect_0_axi_interconnect_v1_7_15_converter_bank is
begin
\gen_conv_slot[0].clock_conv_inst\: entity work.axi_interconnect_0_axi_interconnect_v1_7_15_axi_clock_converter
     port map (
      AR(0) => AR(0),
      DEBUG_MF_MC_ARADDR(31 downto 0) => DEBUG_MF_MC_ARADDR(31 downto 0),
      DEBUG_MF_MC_ARADDRCONTROL(21 downto 0) => DEBUG_MF_MC_ARADDRCONTROL(21 downto 0),
      DEBUG_MF_MC_AWADDR(31 downto 0) => DEBUG_MF_MC_AWADDR(31 downto 0),
      DEBUG_MF_MC_AWADDRCONTROL(21 downto 0) => DEBUG_MF_MC_AWADDRCONTROL(21 downto 0),
      DEBUG_MF_MC_BRESP(0) => DEBUG_MF_MC_BRESP(0),
      DEBUG_MF_MC_RDATA(31 downto 0) => DEBUG_MF_MC_RDATA(31 downto 0),
      DEBUG_MF_MC_RDATACONTROL(0) => DEBUG_MF_MC_RDATACONTROL(0),
      DEBUG_MF_MC_WDATA(31 downto 0) => DEBUG_MF_MC_WDATA(31 downto 0),
      DEBUG_MF_MC_WDATACONTROL(5 downto 0) => DEBUG_MF_MC_WDATACONTROL(5 downto 0),
      DEBUG_SR_SC_ARADDRCONTROL(21 downto 0) => DEBUG_SR_SC_ARADDRCONTROL(21 downto 0),
      DEBUG_SR_SC_AWADDRCONTROL(21 downto 0) => DEBUG_SR_SC_AWADDRCONTROL(21 downto 0),
      DEBUG_SR_SC_BRESP(2 downto 0) => DEBUG_SR_SC_BRESP(2 downto 0),
      DEBUG_SR_SC_RDATACONTROL(3 downto 0) => DEBUG_SR_SC_RDATACONTROL(3 downto 0),
      DEBUG_SR_SC_WDATACONTROL(5 downto 0) => DEBUG_SR_SC_WDATACONTROL(5 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      S00_AXI_ACLK => S00_AXI_ACLK,
      S00_AXI_ARADDR(31 downto 0) => S00_AXI_ARADDR(31 downto 0),
      S00_AXI_ARESET_OUT_N => S00_AXI_ARESET_OUT_N,
      S00_AXI_ARQOS(3 downto 0) => S00_AXI_ARQOS(3 downto 0),
      S00_AXI_ARREADY => S00_AXI_ARREADY,
      S00_AXI_AWADDR(31 downto 0) => S00_AXI_AWADDR(31 downto 0),
      S00_AXI_AWQOS(3 downto 0) => S00_AXI_AWQOS(3 downto 0),
      S00_AXI_AWREADY => S00_AXI_AWREADY,
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_RDATA(31 downto 0) => S00_AXI_RDATA(31 downto 0),
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_WDATA(31 downto 0) => S00_AXI_WDATA(31 downto 0),
      S00_AXI_WREADY => S00_AXI_WREADY,
      \goreg_dm.dout_i_reg[36]\(0) => \goreg_dm.dout_i_reg[36]\(0),
      \goreg_dm.dout_i_reg[61]\(0) => \goreg_dm.dout_i_reg[61]\(0),
      \goreg_dm.dout_i_reg[61]_0\(0) => \goreg_dm.dout_i_reg[61]_0\(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[29]\(4 downto 0) => \gpr1.dout_i_reg[29]\(4 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_interconnect_0_axi_interconnect_v1_7_15_converter_bank__parameterized0\ is
  port (
    DEBUG_MF_MC_AWADDRCONTROL : out STD_LOGIC_VECTOR ( 0 to 0 );
    DEBUG_MF_MC_WDATACONTROL : out STD_LOGIC_VECTOR ( 0 to 0 );
    DEBUG_MF_MC_BRESP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_MP_MR_AWADDRCONTROL : out STD_LOGIC_VECTOR ( 25 downto 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MP_MR_WDATACONTROL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    M00_AXI_BREADY : out STD_LOGIC;
    DEBUG_MF_MC_ARADDRCONTROL : out STD_LOGIC_VECTOR ( 0 to 0 );
    DEBUG_MF_MC_RDATACONTROL : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DEBUG_MF_MC_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MP_MR_ARADDRCONTROL : out STD_LOGIC_VECTOR ( 25 downto 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_RREADY : out STD_LOGIC;
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    DEBUG_MF_MC_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DEBUG_MF_MC_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \goreg_dm.dout_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_WREADY : in STD_LOGIC;
    DEBUG_MC_MP_BRESP : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DEBUG_MF_MC_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_ARREADY : in STD_LOGIC;
    DEBUG_MC_MP_RDATACONTROL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    M00_AXI_ACLK : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_interconnect_0_axi_interconnect_v1_7_15_converter_bank__parameterized0\ : entity is "axi_interconnect_v1_7_15_converter_bank";
end \axi_interconnect_0_axi_interconnect_v1_7_15_converter_bank__parameterized0\;

architecture STRUCTURE of \axi_interconnect_0_axi_interconnect_v1_7_15_converter_bank__parameterized0\ is
begin
\gen_conv_slot[0].clock_conv_inst\: entity work.\axi_interconnect_0_axi_interconnect_v1_7_15_axi_clock_converter__parameterized0\
     port map (
      AR(0) => AR(0),
      DEBUG_MC_MP_BRESP(6 downto 0) => DEBUG_MC_MP_BRESP(6 downto 0),
      DEBUG_MC_MP_RDATACONTROL(7 downto 0) => DEBUG_MC_MP_RDATACONTROL(7 downto 0),
      DEBUG_MF_MC_ARADDR(31 downto 0) => DEBUG_MF_MC_ARADDR(31 downto 0),
      DEBUG_MF_MC_ARADDRCONTROL(0) => DEBUG_MF_MC_ARADDRCONTROL(0),
      DEBUG_MF_MC_AWADDR(31 downto 0) => DEBUG_MF_MC_AWADDR(31 downto 0),
      DEBUG_MF_MC_AWADDRCONTROL(0) => DEBUG_MF_MC_AWADDRCONTROL(0),
      DEBUG_MF_MC_BRESP(3 downto 0) => DEBUG_MF_MC_BRESP(3 downto 0),
      DEBUG_MF_MC_RDATA(31 downto 0) => DEBUG_MF_MC_RDATA(31 downto 0),
      DEBUG_MF_MC_RDATACONTROL(4 downto 0) => DEBUG_MF_MC_RDATACONTROL(4 downto 0),
      DEBUG_MF_MC_WDATA(31 downto 0) => DEBUG_MF_MC_WDATA(31 downto 0),
      DEBUG_MF_MC_WDATACONTROL(0) => DEBUG_MF_MC_WDATACONTROL(0),
      DEBUG_MP_MR_ARADDRCONTROL(25 downto 0) => DEBUG_MP_MR_ARADDRCONTROL(25 downto 0),
      DEBUG_MP_MR_AWADDRCONTROL(25 downto 0) => DEBUG_MP_MR_AWADDRCONTROL(25 downto 0),
      DEBUG_MP_MR_WDATACONTROL(5 downto 0) => DEBUG_MP_MR_WDATACONTROL(5 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_ACLK => M00_AXI_ACLK,
      M00_AXI_ARADDR(31 downto 0) => M00_AXI_ARADDR(31 downto 0),
      M00_AXI_ARESET_OUT_N => M00_AXI_ARESET_OUT_N,
      M00_AXI_ARQOS(3 downto 0) => M00_AXI_ARQOS(3 downto 0),
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      M00_AXI_AWADDR(31 downto 0) => M00_AXI_AWADDR(31 downto 0),
      M00_AXI_AWQOS(3 downto 0) => M00_AXI_AWQOS(3 downto 0),
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_BREADY => M00_AXI_BREADY,
      M00_AXI_RDATA(31 downto 0) => M00_AXI_RDATA(31 downto 0),
      M00_AXI_RREADY => M00_AXI_RREADY,
      M00_AXI_WDATA(31 downto 0) => M00_AXI_WDATA(31 downto 0),
      M00_AXI_WREADY => M00_AXI_WREADY,
      \goreg_dm.dout_i_reg[2]\(0) => \goreg_dm.dout_i_reg[2]\(0),
      \goreg_dm.dout_i_reg[35]\(0) => \goreg_dm.dout_i_reg[35]\(0),
      \gpr1.dout_i_reg[1]\(5 downto 0) => \gpr1.dout_i_reg[1]\(5 downto 0),
      \gpr1.dout_i_reg[5]\(21 downto 0) => \gpr1.dout_i_reg[5]\(21 downto 0),
      \gpr1.dout_i_reg[5]_0\(21 downto 0) => \gpr1.dout_i_reg[5]_0\(21 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_axi_interconnect_v1_7_15_axi_interconnect is
  port (
    S00_AXI_AWREADY : out STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    DEBUG_SR_SC_BRESP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARREADY : out STD_LOGIC;
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_RDATACONTROL : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARESET_OUT_N : out STD_LOGIC;
    DEBUG_MP_MR_AWADDRCONTROL : out STD_LOGIC_VECTOR ( 25 downto 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_MP_MR_WDATACONTROL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    M00_AXI_BREADY : out STD_LOGIC;
    DEBUG_MP_MR_ARADDRCONTROL : out STD_LOGIC_VECTOR ( 25 downto 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_RREADY : out STD_LOGIC;
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_AWADDRCONTROL : in STD_LOGIC_VECTOR ( 21 downto 0 );
    S00_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_WDATACONTROL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S00_AXI_BREADY : in STD_LOGIC;
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DEBUG_SR_SC_ARADDRCONTROL : in STD_LOGIC_VECTOR ( 21 downto 0 );
    S00_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_RREADY : in STD_LOGIC;
    S00_AXI_ACLK : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_WREADY : in STD_LOGIC;
    DEBUG_MC_MP_BRESP : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXI_ARREADY : in STD_LOGIC;
    DEBUG_MC_MP_RDATACONTROL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ACLK : in STD_LOGIC;
    INTERCONNECT_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_axi_interconnect_v1_7_15_axi_interconnect : entity is "axi_interconnect_v1_7_15_axi_interconnect";
end axi_interconnect_0_axi_interconnect_v1_7_15_axi_interconnect;

architecture STRUCTURE of axi_interconnect_0_axi_interconnect_v1_7_15_axi_interconnect is
  signal interconnect_areset_i : STD_LOGIC;
  signal mi_converter_bank_n_0 : STD_LOGIC;
  signal mi_converter_bank_n_1 : STD_LOGIC;
  signal mi_converter_bank_n_107 : STD_LOGIC;
  signal mi_converter_bank_n_108 : STD_LOGIC;
  signal mi_converter_bank_n_109 : STD_LOGIC;
  signal mi_converter_bank_n_110 : STD_LOGIC;
  signal mi_converter_bank_n_111 : STD_LOGIC;
  signal mi_converter_bank_n_112 : STD_LOGIC;
  signal mi_converter_bank_n_113 : STD_LOGIC;
  signal mi_converter_bank_n_114 : STD_LOGIC;
  signal mi_converter_bank_n_115 : STD_LOGIC;
  signal mi_converter_bank_n_116 : STD_LOGIC;
  signal mi_converter_bank_n_117 : STD_LOGIC;
  signal mi_converter_bank_n_118 : STD_LOGIC;
  signal mi_converter_bank_n_119 : STD_LOGIC;
  signal mi_converter_bank_n_120 : STD_LOGIC;
  signal mi_converter_bank_n_121 : STD_LOGIC;
  signal mi_converter_bank_n_122 : STD_LOGIC;
  signal mi_converter_bank_n_123 : STD_LOGIC;
  signal mi_converter_bank_n_124 : STD_LOGIC;
  signal mi_converter_bank_n_125 : STD_LOGIC;
  signal mi_converter_bank_n_126 : STD_LOGIC;
  signal mi_converter_bank_n_127 : STD_LOGIC;
  signal mi_converter_bank_n_128 : STD_LOGIC;
  signal mi_converter_bank_n_129 : STD_LOGIC;
  signal mi_converter_bank_n_130 : STD_LOGIC;
  signal mi_converter_bank_n_131 : STD_LOGIC;
  signal mi_converter_bank_n_132 : STD_LOGIC;
  signal mi_converter_bank_n_133 : STD_LOGIC;
  signal mi_converter_bank_n_134 : STD_LOGIC;
  signal mi_converter_bank_n_135 : STD_LOGIC;
  signal mi_converter_bank_n_136 : STD_LOGIC;
  signal mi_converter_bank_n_137 : STD_LOGIC;
  signal mi_converter_bank_n_138 : STD_LOGIC;
  signal mi_converter_bank_n_139 : STD_LOGIC;
  signal mi_converter_bank_n_140 : STD_LOGIC;
  signal mi_converter_bank_n_141 : STD_LOGIC;
  signal mi_converter_bank_n_142 : STD_LOGIC;
  signal mi_converter_bank_n_143 : STD_LOGIC;
  signal mi_converter_bank_n_144 : STD_LOGIC;
  signal mi_converter_bank_n_2 : STD_LOGIC;
  signal mi_converter_bank_n_3 : STD_LOGIC;
  signal mi_converter_bank_n_4 : STD_LOGIC;
  signal mi_converter_bank_n_5 : STD_LOGIC;
  signal sc_sf_arqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sc_sf_awqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal si_converter_bank_n_10 : STD_LOGIC;
  signal si_converter_bank_n_100 : STD_LOGIC;
  signal si_converter_bank_n_101 : STD_LOGIC;
  signal si_converter_bank_n_11 : STD_LOGIC;
  signal si_converter_bank_n_12 : STD_LOGIC;
  signal si_converter_bank_n_13 : STD_LOGIC;
  signal si_converter_bank_n_139 : STD_LOGIC;
  signal si_converter_bank_n_14 : STD_LOGIC;
  signal si_converter_bank_n_140 : STD_LOGIC;
  signal si_converter_bank_n_141 : STD_LOGIC;
  signal si_converter_bank_n_142 : STD_LOGIC;
  signal si_converter_bank_n_143 : STD_LOGIC;
  signal si_converter_bank_n_144 : STD_LOGIC;
  signal si_converter_bank_n_145 : STD_LOGIC;
  signal si_converter_bank_n_146 : STD_LOGIC;
  signal si_converter_bank_n_147 : STD_LOGIC;
  signal si_converter_bank_n_148 : STD_LOGIC;
  signal si_converter_bank_n_149 : STD_LOGIC;
  signal si_converter_bank_n_15 : STD_LOGIC;
  signal si_converter_bank_n_150 : STD_LOGIC;
  signal si_converter_bank_n_151 : STD_LOGIC;
  signal si_converter_bank_n_152 : STD_LOGIC;
  signal si_converter_bank_n_153 : STD_LOGIC;
  signal si_converter_bank_n_154 : STD_LOGIC;
  signal si_converter_bank_n_155 : STD_LOGIC;
  signal si_converter_bank_n_156 : STD_LOGIC;
  signal si_converter_bank_n_157 : STD_LOGIC;
  signal si_converter_bank_n_158 : STD_LOGIC;
  signal si_converter_bank_n_159 : STD_LOGIC;
  signal si_converter_bank_n_16 : STD_LOGIC;
  signal si_converter_bank_n_160 : STD_LOGIC;
  signal si_converter_bank_n_161 : STD_LOGIC;
  signal si_converter_bank_n_162 : STD_LOGIC;
  signal si_converter_bank_n_163 : STD_LOGIC;
  signal si_converter_bank_n_164 : STD_LOGIC;
  signal si_converter_bank_n_165 : STD_LOGIC;
  signal si_converter_bank_n_166 : STD_LOGIC;
  signal si_converter_bank_n_167 : STD_LOGIC;
  signal si_converter_bank_n_168 : STD_LOGIC;
  signal si_converter_bank_n_169 : STD_LOGIC;
  signal si_converter_bank_n_17 : STD_LOGIC;
  signal si_converter_bank_n_170 : STD_LOGIC;
  signal si_converter_bank_n_171 : STD_LOGIC;
  signal si_converter_bank_n_172 : STD_LOGIC;
  signal si_converter_bank_n_173 : STD_LOGIC;
  signal si_converter_bank_n_174 : STD_LOGIC;
  signal si_converter_bank_n_175 : STD_LOGIC;
  signal si_converter_bank_n_176 : STD_LOGIC;
  signal si_converter_bank_n_177 : STD_LOGIC;
  signal si_converter_bank_n_178 : STD_LOGIC;
  signal si_converter_bank_n_179 : STD_LOGIC;
  signal si_converter_bank_n_18 : STD_LOGIC;
  signal si_converter_bank_n_180 : STD_LOGIC;
  signal si_converter_bank_n_181 : STD_LOGIC;
  signal si_converter_bank_n_182 : STD_LOGIC;
  signal si_converter_bank_n_183 : STD_LOGIC;
  signal si_converter_bank_n_184 : STD_LOGIC;
  signal si_converter_bank_n_185 : STD_LOGIC;
  signal si_converter_bank_n_186 : STD_LOGIC;
  signal si_converter_bank_n_187 : STD_LOGIC;
  signal si_converter_bank_n_188 : STD_LOGIC;
  signal si_converter_bank_n_189 : STD_LOGIC;
  signal si_converter_bank_n_19 : STD_LOGIC;
  signal si_converter_bank_n_190 : STD_LOGIC;
  signal si_converter_bank_n_191 : STD_LOGIC;
  signal si_converter_bank_n_192 : STD_LOGIC;
  signal si_converter_bank_n_197 : STD_LOGIC;
  signal si_converter_bank_n_20 : STD_LOGIC;
  signal si_converter_bank_n_21 : STD_LOGIC;
  signal si_converter_bank_n_22 : STD_LOGIC;
  signal si_converter_bank_n_23 : STD_LOGIC;
  signal si_converter_bank_n_24 : STD_LOGIC;
  signal si_converter_bank_n_25 : STD_LOGIC;
  signal si_converter_bank_n_26 : STD_LOGIC;
  signal si_converter_bank_n_27 : STD_LOGIC;
  signal si_converter_bank_n_28 : STD_LOGIC;
  signal si_converter_bank_n_29 : STD_LOGIC;
  signal si_converter_bank_n_30 : STD_LOGIC;
  signal si_converter_bank_n_31 : STD_LOGIC;
  signal si_converter_bank_n_32 : STD_LOGIC;
  signal si_converter_bank_n_33 : STD_LOGIC;
  signal si_converter_bank_n_34 : STD_LOGIC;
  signal si_converter_bank_n_35 : STD_LOGIC;
  signal si_converter_bank_n_36 : STD_LOGIC;
  signal si_converter_bank_n_37 : STD_LOGIC;
  signal si_converter_bank_n_38 : STD_LOGIC;
  signal si_converter_bank_n_39 : STD_LOGIC;
  signal si_converter_bank_n_40 : STD_LOGIC;
  signal si_converter_bank_n_41 : STD_LOGIC;
  signal si_converter_bank_n_42 : STD_LOGIC;
  signal si_converter_bank_n_43 : STD_LOGIC;
  signal si_converter_bank_n_44 : STD_LOGIC;
  signal si_converter_bank_n_45 : STD_LOGIC;
  signal si_converter_bank_n_46 : STD_LOGIC;
  signal si_converter_bank_n_47 : STD_LOGIC;
  signal si_converter_bank_n_48 : STD_LOGIC;
  signal si_converter_bank_n_49 : STD_LOGIC;
  signal si_converter_bank_n_5 : STD_LOGIC;
  signal si_converter_bank_n_50 : STD_LOGIC;
  signal si_converter_bank_n_51 : STD_LOGIC;
  signal si_converter_bank_n_52 : STD_LOGIC;
  signal si_converter_bank_n_53 : STD_LOGIC;
  signal si_converter_bank_n_54 : STD_LOGIC;
  signal si_converter_bank_n_55 : STD_LOGIC;
  signal si_converter_bank_n_56 : STD_LOGIC;
  signal si_converter_bank_n_57 : STD_LOGIC;
  signal si_converter_bank_n_58 : STD_LOGIC;
  signal si_converter_bank_n_6 : STD_LOGIC;
  signal si_converter_bank_n_63 : STD_LOGIC;
  signal si_converter_bank_n_64 : STD_LOGIC;
  signal si_converter_bank_n_65 : STD_LOGIC;
  signal si_converter_bank_n_66 : STD_LOGIC;
  signal si_converter_bank_n_67 : STD_LOGIC;
  signal si_converter_bank_n_68 : STD_LOGIC;
  signal si_converter_bank_n_69 : STD_LOGIC;
  signal si_converter_bank_n_7 : STD_LOGIC;
  signal si_converter_bank_n_70 : STD_LOGIC;
  signal si_converter_bank_n_71 : STD_LOGIC;
  signal si_converter_bank_n_72 : STD_LOGIC;
  signal si_converter_bank_n_73 : STD_LOGIC;
  signal si_converter_bank_n_74 : STD_LOGIC;
  signal si_converter_bank_n_75 : STD_LOGIC;
  signal si_converter_bank_n_76 : STD_LOGIC;
  signal si_converter_bank_n_77 : STD_LOGIC;
  signal si_converter_bank_n_78 : STD_LOGIC;
  signal si_converter_bank_n_79 : STD_LOGIC;
  signal si_converter_bank_n_8 : STD_LOGIC;
  signal si_converter_bank_n_80 : STD_LOGIC;
  signal si_converter_bank_n_81 : STD_LOGIC;
  signal si_converter_bank_n_82 : STD_LOGIC;
  signal si_converter_bank_n_83 : STD_LOGIC;
  signal si_converter_bank_n_84 : STD_LOGIC;
  signal si_converter_bank_n_85 : STD_LOGIC;
  signal si_converter_bank_n_86 : STD_LOGIC;
  signal si_converter_bank_n_87 : STD_LOGIC;
  signal si_converter_bank_n_88 : STD_LOGIC;
  signal si_converter_bank_n_89 : STD_LOGIC;
  signal si_converter_bank_n_9 : STD_LOGIC;
  signal si_converter_bank_n_90 : STD_LOGIC;
  signal si_converter_bank_n_91 : STD_LOGIC;
  signal si_converter_bank_n_92 : STD_LOGIC;
  signal si_converter_bank_n_93 : STD_LOGIC;
  signal si_converter_bank_n_94 : STD_LOGIC;
  signal si_converter_bank_n_95 : STD_LOGIC;
  signal si_converter_bank_n_96 : STD_LOGIC;
  signal si_converter_bank_n_97 : STD_LOGIC;
  signal si_converter_bank_n_98 : STD_LOGIC;
  signal si_converter_bank_n_99 : STD_LOGIC;
begin
mi_converter_bank: entity work.\axi_interconnect_0_axi_interconnect_v1_7_15_converter_bank__parameterized0\
     port map (
      AR(0) => interconnect_areset_i,
      DEBUG_MC_MP_BRESP(6 downto 0) => DEBUG_MC_MP_BRESP(6 downto 0),
      DEBUG_MC_MP_RDATACONTROL(7 downto 0) => DEBUG_MC_MP_RDATACONTROL(7 downto 0),
      DEBUG_MF_MC_ARADDR(31) => si_converter_bank_n_139,
      DEBUG_MF_MC_ARADDR(30) => si_converter_bank_n_140,
      DEBUG_MF_MC_ARADDR(29) => si_converter_bank_n_141,
      DEBUG_MF_MC_ARADDR(28) => si_converter_bank_n_142,
      DEBUG_MF_MC_ARADDR(27) => si_converter_bank_n_143,
      DEBUG_MF_MC_ARADDR(26) => si_converter_bank_n_144,
      DEBUG_MF_MC_ARADDR(25) => si_converter_bank_n_145,
      DEBUG_MF_MC_ARADDR(24) => si_converter_bank_n_146,
      DEBUG_MF_MC_ARADDR(23) => si_converter_bank_n_147,
      DEBUG_MF_MC_ARADDR(22) => si_converter_bank_n_148,
      DEBUG_MF_MC_ARADDR(21) => si_converter_bank_n_149,
      DEBUG_MF_MC_ARADDR(20) => si_converter_bank_n_150,
      DEBUG_MF_MC_ARADDR(19) => si_converter_bank_n_151,
      DEBUG_MF_MC_ARADDR(18) => si_converter_bank_n_152,
      DEBUG_MF_MC_ARADDR(17) => si_converter_bank_n_153,
      DEBUG_MF_MC_ARADDR(16) => si_converter_bank_n_154,
      DEBUG_MF_MC_ARADDR(15) => si_converter_bank_n_155,
      DEBUG_MF_MC_ARADDR(14) => si_converter_bank_n_156,
      DEBUG_MF_MC_ARADDR(13) => si_converter_bank_n_157,
      DEBUG_MF_MC_ARADDR(12) => si_converter_bank_n_158,
      DEBUG_MF_MC_ARADDR(11) => si_converter_bank_n_159,
      DEBUG_MF_MC_ARADDR(10) => si_converter_bank_n_160,
      DEBUG_MF_MC_ARADDR(9) => si_converter_bank_n_161,
      DEBUG_MF_MC_ARADDR(8) => si_converter_bank_n_162,
      DEBUG_MF_MC_ARADDR(7) => si_converter_bank_n_163,
      DEBUG_MF_MC_ARADDR(6) => si_converter_bank_n_164,
      DEBUG_MF_MC_ARADDR(5) => si_converter_bank_n_165,
      DEBUG_MF_MC_ARADDR(4) => si_converter_bank_n_166,
      DEBUG_MF_MC_ARADDR(3) => si_converter_bank_n_167,
      DEBUG_MF_MC_ARADDR(2) => si_converter_bank_n_168,
      DEBUG_MF_MC_ARADDR(1) => si_converter_bank_n_169,
      DEBUG_MF_MC_ARADDR(0) => si_converter_bank_n_170,
      DEBUG_MF_MC_ARADDRCONTROL(0) => mi_converter_bank_n_107,
      DEBUG_MF_MC_AWADDR(31) => si_converter_bank_n_5,
      DEBUG_MF_MC_AWADDR(30) => si_converter_bank_n_6,
      DEBUG_MF_MC_AWADDR(29) => si_converter_bank_n_7,
      DEBUG_MF_MC_AWADDR(28) => si_converter_bank_n_8,
      DEBUG_MF_MC_AWADDR(27) => si_converter_bank_n_9,
      DEBUG_MF_MC_AWADDR(26) => si_converter_bank_n_10,
      DEBUG_MF_MC_AWADDR(25) => si_converter_bank_n_11,
      DEBUG_MF_MC_AWADDR(24) => si_converter_bank_n_12,
      DEBUG_MF_MC_AWADDR(23) => si_converter_bank_n_13,
      DEBUG_MF_MC_AWADDR(22) => si_converter_bank_n_14,
      DEBUG_MF_MC_AWADDR(21) => si_converter_bank_n_15,
      DEBUG_MF_MC_AWADDR(20) => si_converter_bank_n_16,
      DEBUG_MF_MC_AWADDR(19) => si_converter_bank_n_17,
      DEBUG_MF_MC_AWADDR(18) => si_converter_bank_n_18,
      DEBUG_MF_MC_AWADDR(17) => si_converter_bank_n_19,
      DEBUG_MF_MC_AWADDR(16) => si_converter_bank_n_20,
      DEBUG_MF_MC_AWADDR(15) => si_converter_bank_n_21,
      DEBUG_MF_MC_AWADDR(14) => si_converter_bank_n_22,
      DEBUG_MF_MC_AWADDR(13) => si_converter_bank_n_23,
      DEBUG_MF_MC_AWADDR(12) => si_converter_bank_n_24,
      DEBUG_MF_MC_AWADDR(11) => si_converter_bank_n_25,
      DEBUG_MF_MC_AWADDR(10) => si_converter_bank_n_26,
      DEBUG_MF_MC_AWADDR(9) => si_converter_bank_n_27,
      DEBUG_MF_MC_AWADDR(8) => si_converter_bank_n_28,
      DEBUG_MF_MC_AWADDR(7) => si_converter_bank_n_29,
      DEBUG_MF_MC_AWADDR(6) => si_converter_bank_n_30,
      DEBUG_MF_MC_AWADDR(5) => si_converter_bank_n_31,
      DEBUG_MF_MC_AWADDR(4) => si_converter_bank_n_32,
      DEBUG_MF_MC_AWADDR(3) => si_converter_bank_n_33,
      DEBUG_MF_MC_AWADDR(2) => si_converter_bank_n_34,
      DEBUG_MF_MC_AWADDR(1) => si_converter_bank_n_35,
      DEBUG_MF_MC_AWADDR(0) => si_converter_bank_n_36,
      DEBUG_MF_MC_AWADDRCONTROL(0) => mi_converter_bank_n_0,
      DEBUG_MF_MC_BRESP(3) => mi_converter_bank_n_2,
      DEBUG_MF_MC_BRESP(2) => mi_converter_bank_n_3,
      DEBUG_MF_MC_BRESP(1) => mi_converter_bank_n_4,
      DEBUG_MF_MC_BRESP(0) => mi_converter_bank_n_5,
      DEBUG_MF_MC_RDATA(31) => mi_converter_bank_n_113,
      DEBUG_MF_MC_RDATA(30) => mi_converter_bank_n_114,
      DEBUG_MF_MC_RDATA(29) => mi_converter_bank_n_115,
      DEBUG_MF_MC_RDATA(28) => mi_converter_bank_n_116,
      DEBUG_MF_MC_RDATA(27) => mi_converter_bank_n_117,
      DEBUG_MF_MC_RDATA(26) => mi_converter_bank_n_118,
      DEBUG_MF_MC_RDATA(25) => mi_converter_bank_n_119,
      DEBUG_MF_MC_RDATA(24) => mi_converter_bank_n_120,
      DEBUG_MF_MC_RDATA(23) => mi_converter_bank_n_121,
      DEBUG_MF_MC_RDATA(22) => mi_converter_bank_n_122,
      DEBUG_MF_MC_RDATA(21) => mi_converter_bank_n_123,
      DEBUG_MF_MC_RDATA(20) => mi_converter_bank_n_124,
      DEBUG_MF_MC_RDATA(19) => mi_converter_bank_n_125,
      DEBUG_MF_MC_RDATA(18) => mi_converter_bank_n_126,
      DEBUG_MF_MC_RDATA(17) => mi_converter_bank_n_127,
      DEBUG_MF_MC_RDATA(16) => mi_converter_bank_n_128,
      DEBUG_MF_MC_RDATA(15) => mi_converter_bank_n_129,
      DEBUG_MF_MC_RDATA(14) => mi_converter_bank_n_130,
      DEBUG_MF_MC_RDATA(13) => mi_converter_bank_n_131,
      DEBUG_MF_MC_RDATA(12) => mi_converter_bank_n_132,
      DEBUG_MF_MC_RDATA(11) => mi_converter_bank_n_133,
      DEBUG_MF_MC_RDATA(10) => mi_converter_bank_n_134,
      DEBUG_MF_MC_RDATA(9) => mi_converter_bank_n_135,
      DEBUG_MF_MC_RDATA(8) => mi_converter_bank_n_136,
      DEBUG_MF_MC_RDATA(7) => mi_converter_bank_n_137,
      DEBUG_MF_MC_RDATA(6) => mi_converter_bank_n_138,
      DEBUG_MF_MC_RDATA(5) => mi_converter_bank_n_139,
      DEBUG_MF_MC_RDATA(4) => mi_converter_bank_n_140,
      DEBUG_MF_MC_RDATA(3) => mi_converter_bank_n_141,
      DEBUG_MF_MC_RDATA(2) => mi_converter_bank_n_142,
      DEBUG_MF_MC_RDATA(1) => mi_converter_bank_n_143,
      DEBUG_MF_MC_RDATA(0) => mi_converter_bank_n_144,
      DEBUG_MF_MC_RDATACONTROL(4) => mi_converter_bank_n_108,
      DEBUG_MF_MC_RDATACONTROL(3) => mi_converter_bank_n_109,
      DEBUG_MF_MC_RDATACONTROL(2) => mi_converter_bank_n_110,
      DEBUG_MF_MC_RDATACONTROL(1) => mi_converter_bank_n_111,
      DEBUG_MF_MC_RDATACONTROL(0) => mi_converter_bank_n_112,
      DEBUG_MF_MC_WDATA(31) => si_converter_bank_n_63,
      DEBUG_MF_MC_WDATA(30) => si_converter_bank_n_64,
      DEBUG_MF_MC_WDATA(29) => si_converter_bank_n_65,
      DEBUG_MF_MC_WDATA(28) => si_converter_bank_n_66,
      DEBUG_MF_MC_WDATA(27) => si_converter_bank_n_67,
      DEBUG_MF_MC_WDATA(26) => si_converter_bank_n_68,
      DEBUG_MF_MC_WDATA(25) => si_converter_bank_n_69,
      DEBUG_MF_MC_WDATA(24) => si_converter_bank_n_70,
      DEBUG_MF_MC_WDATA(23) => si_converter_bank_n_71,
      DEBUG_MF_MC_WDATA(22) => si_converter_bank_n_72,
      DEBUG_MF_MC_WDATA(21) => si_converter_bank_n_73,
      DEBUG_MF_MC_WDATA(20) => si_converter_bank_n_74,
      DEBUG_MF_MC_WDATA(19) => si_converter_bank_n_75,
      DEBUG_MF_MC_WDATA(18) => si_converter_bank_n_76,
      DEBUG_MF_MC_WDATA(17) => si_converter_bank_n_77,
      DEBUG_MF_MC_WDATA(16) => si_converter_bank_n_78,
      DEBUG_MF_MC_WDATA(15) => si_converter_bank_n_79,
      DEBUG_MF_MC_WDATA(14) => si_converter_bank_n_80,
      DEBUG_MF_MC_WDATA(13) => si_converter_bank_n_81,
      DEBUG_MF_MC_WDATA(12) => si_converter_bank_n_82,
      DEBUG_MF_MC_WDATA(11) => si_converter_bank_n_83,
      DEBUG_MF_MC_WDATA(10) => si_converter_bank_n_84,
      DEBUG_MF_MC_WDATA(9) => si_converter_bank_n_85,
      DEBUG_MF_MC_WDATA(8) => si_converter_bank_n_86,
      DEBUG_MF_MC_WDATA(7) => si_converter_bank_n_87,
      DEBUG_MF_MC_WDATA(6) => si_converter_bank_n_88,
      DEBUG_MF_MC_WDATA(5) => si_converter_bank_n_89,
      DEBUG_MF_MC_WDATA(4) => si_converter_bank_n_90,
      DEBUG_MF_MC_WDATA(3) => si_converter_bank_n_91,
      DEBUG_MF_MC_WDATA(2) => si_converter_bank_n_92,
      DEBUG_MF_MC_WDATA(1) => si_converter_bank_n_93,
      DEBUG_MF_MC_WDATA(0) => si_converter_bank_n_94,
      DEBUG_MF_MC_WDATACONTROL(0) => mi_converter_bank_n_1,
      DEBUG_MP_MR_ARADDRCONTROL(25 downto 0) => DEBUG_MP_MR_ARADDRCONTROL(25 downto 0),
      DEBUG_MP_MR_AWADDRCONTROL(25 downto 0) => DEBUG_MP_MR_AWADDRCONTROL(25 downto 0),
      DEBUG_MP_MR_WDATACONTROL(5 downto 0) => DEBUG_MP_MR_WDATACONTROL(5 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_ACLK => M00_AXI_ACLK,
      M00_AXI_ARADDR(31 downto 0) => M00_AXI_ARADDR(31 downto 0),
      M00_AXI_ARESET_OUT_N => M00_AXI_ARESET_OUT_N,
      M00_AXI_ARQOS(3 downto 0) => M00_AXI_ARQOS(3 downto 0),
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      M00_AXI_AWADDR(31 downto 0) => M00_AXI_AWADDR(31 downto 0),
      M00_AXI_AWQOS(3 downto 0) => M00_AXI_AWQOS(3 downto 0),
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_BREADY => M00_AXI_BREADY,
      M00_AXI_RDATA(31 downto 0) => M00_AXI_RDATA(31 downto 0),
      M00_AXI_RREADY => M00_AXI_RREADY,
      M00_AXI_WDATA(31 downto 0) => M00_AXI_WDATA(31 downto 0),
      M00_AXI_WREADY => M00_AXI_WREADY,
      \goreg_dm.dout_i_reg[2]\(0) => si_converter_bank_n_101,
      \goreg_dm.dout_i_reg[35]\(0) => si_converter_bank_n_197,
      \gpr1.dout_i_reg[1]\(5) => si_converter_bank_n_95,
      \gpr1.dout_i_reg[1]\(4) => si_converter_bank_n_96,
      \gpr1.dout_i_reg[1]\(3) => si_converter_bank_n_97,
      \gpr1.dout_i_reg[1]\(2) => si_converter_bank_n_98,
      \gpr1.dout_i_reg[1]\(1) => si_converter_bank_n_99,
      \gpr1.dout_i_reg[1]\(0) => si_converter_bank_n_100,
      \gpr1.dout_i_reg[5]\(21) => si_converter_bank_n_37,
      \gpr1.dout_i_reg[5]\(20) => si_converter_bank_n_38,
      \gpr1.dout_i_reg[5]\(19) => si_converter_bank_n_39,
      \gpr1.dout_i_reg[5]\(18) => si_converter_bank_n_40,
      \gpr1.dout_i_reg[5]\(17) => si_converter_bank_n_41,
      \gpr1.dout_i_reg[5]\(16) => si_converter_bank_n_42,
      \gpr1.dout_i_reg[5]\(15) => si_converter_bank_n_43,
      \gpr1.dout_i_reg[5]\(14) => si_converter_bank_n_44,
      \gpr1.dout_i_reg[5]\(13) => si_converter_bank_n_45,
      \gpr1.dout_i_reg[5]\(12) => si_converter_bank_n_46,
      \gpr1.dout_i_reg[5]\(11) => si_converter_bank_n_47,
      \gpr1.dout_i_reg[5]\(10) => si_converter_bank_n_48,
      \gpr1.dout_i_reg[5]\(9) => si_converter_bank_n_49,
      \gpr1.dout_i_reg[5]\(8) => si_converter_bank_n_50,
      \gpr1.dout_i_reg[5]\(7) => si_converter_bank_n_51,
      \gpr1.dout_i_reg[5]\(6) => si_converter_bank_n_52,
      \gpr1.dout_i_reg[5]\(5) => si_converter_bank_n_53,
      \gpr1.dout_i_reg[5]\(4) => si_converter_bank_n_54,
      \gpr1.dout_i_reg[5]\(3) => si_converter_bank_n_55,
      \gpr1.dout_i_reg[5]\(2) => si_converter_bank_n_56,
      \gpr1.dout_i_reg[5]\(1) => si_converter_bank_n_57,
      \gpr1.dout_i_reg[5]\(0) => si_converter_bank_n_58,
      \gpr1.dout_i_reg[5]_0\(21) => si_converter_bank_n_171,
      \gpr1.dout_i_reg[5]_0\(20) => si_converter_bank_n_172,
      \gpr1.dout_i_reg[5]_0\(19) => si_converter_bank_n_173,
      \gpr1.dout_i_reg[5]_0\(18) => si_converter_bank_n_174,
      \gpr1.dout_i_reg[5]_0\(17) => si_converter_bank_n_175,
      \gpr1.dout_i_reg[5]_0\(16) => si_converter_bank_n_176,
      \gpr1.dout_i_reg[5]_0\(15) => si_converter_bank_n_177,
      \gpr1.dout_i_reg[5]_0\(14) => si_converter_bank_n_178,
      \gpr1.dout_i_reg[5]_0\(13) => si_converter_bank_n_179,
      \gpr1.dout_i_reg[5]_0\(12) => si_converter_bank_n_180,
      \gpr1.dout_i_reg[5]_0\(11) => si_converter_bank_n_181,
      \gpr1.dout_i_reg[5]_0\(10) => si_converter_bank_n_182,
      \gpr1.dout_i_reg[5]_0\(9) => si_converter_bank_n_183,
      \gpr1.dout_i_reg[5]_0\(8) => si_converter_bank_n_184,
      \gpr1.dout_i_reg[5]_0\(7) => si_converter_bank_n_185,
      \gpr1.dout_i_reg[5]_0\(6) => si_converter_bank_n_186,
      \gpr1.dout_i_reg[5]_0\(5) => si_converter_bank_n_187,
      \gpr1.dout_i_reg[5]_0\(4) => si_converter_bank_n_188,
      \gpr1.dout_i_reg[5]_0\(3) => si_converter_bank_n_189,
      \gpr1.dout_i_reg[5]_0\(2) => si_converter_bank_n_190,
      \gpr1.dout_i_reg[5]_0\(1) => si_converter_bank_n_191,
      \gpr1.dout_i_reg[5]_0\(0) => si_converter_bank_n_192,
      m_axi_arqos(3 downto 0) => sc_sf_arqos(3 downto 0),
      m_axi_awqos(3 downto 0) => sc_sf_awqos(3 downto 0),
      \out\ => INTERCONNECT_ARESETN
    );
si_converter_bank: entity work.axi_interconnect_0_axi_interconnect_v1_7_15_converter_bank
     port map (
      AR(0) => interconnect_areset_i,
      DEBUG_MF_MC_ARADDR(31) => si_converter_bank_n_139,
      DEBUG_MF_MC_ARADDR(30) => si_converter_bank_n_140,
      DEBUG_MF_MC_ARADDR(29) => si_converter_bank_n_141,
      DEBUG_MF_MC_ARADDR(28) => si_converter_bank_n_142,
      DEBUG_MF_MC_ARADDR(27) => si_converter_bank_n_143,
      DEBUG_MF_MC_ARADDR(26) => si_converter_bank_n_144,
      DEBUG_MF_MC_ARADDR(25) => si_converter_bank_n_145,
      DEBUG_MF_MC_ARADDR(24) => si_converter_bank_n_146,
      DEBUG_MF_MC_ARADDR(23) => si_converter_bank_n_147,
      DEBUG_MF_MC_ARADDR(22) => si_converter_bank_n_148,
      DEBUG_MF_MC_ARADDR(21) => si_converter_bank_n_149,
      DEBUG_MF_MC_ARADDR(20) => si_converter_bank_n_150,
      DEBUG_MF_MC_ARADDR(19) => si_converter_bank_n_151,
      DEBUG_MF_MC_ARADDR(18) => si_converter_bank_n_152,
      DEBUG_MF_MC_ARADDR(17) => si_converter_bank_n_153,
      DEBUG_MF_MC_ARADDR(16) => si_converter_bank_n_154,
      DEBUG_MF_MC_ARADDR(15) => si_converter_bank_n_155,
      DEBUG_MF_MC_ARADDR(14) => si_converter_bank_n_156,
      DEBUG_MF_MC_ARADDR(13) => si_converter_bank_n_157,
      DEBUG_MF_MC_ARADDR(12) => si_converter_bank_n_158,
      DEBUG_MF_MC_ARADDR(11) => si_converter_bank_n_159,
      DEBUG_MF_MC_ARADDR(10) => si_converter_bank_n_160,
      DEBUG_MF_MC_ARADDR(9) => si_converter_bank_n_161,
      DEBUG_MF_MC_ARADDR(8) => si_converter_bank_n_162,
      DEBUG_MF_MC_ARADDR(7) => si_converter_bank_n_163,
      DEBUG_MF_MC_ARADDR(6) => si_converter_bank_n_164,
      DEBUG_MF_MC_ARADDR(5) => si_converter_bank_n_165,
      DEBUG_MF_MC_ARADDR(4) => si_converter_bank_n_166,
      DEBUG_MF_MC_ARADDR(3) => si_converter_bank_n_167,
      DEBUG_MF_MC_ARADDR(2) => si_converter_bank_n_168,
      DEBUG_MF_MC_ARADDR(1) => si_converter_bank_n_169,
      DEBUG_MF_MC_ARADDR(0) => si_converter_bank_n_170,
      DEBUG_MF_MC_ARADDRCONTROL(21) => si_converter_bank_n_171,
      DEBUG_MF_MC_ARADDRCONTROL(20) => si_converter_bank_n_172,
      DEBUG_MF_MC_ARADDRCONTROL(19) => si_converter_bank_n_173,
      DEBUG_MF_MC_ARADDRCONTROL(18) => si_converter_bank_n_174,
      DEBUG_MF_MC_ARADDRCONTROL(17) => si_converter_bank_n_175,
      DEBUG_MF_MC_ARADDRCONTROL(16) => si_converter_bank_n_176,
      DEBUG_MF_MC_ARADDRCONTROL(15) => si_converter_bank_n_177,
      DEBUG_MF_MC_ARADDRCONTROL(14) => si_converter_bank_n_178,
      DEBUG_MF_MC_ARADDRCONTROL(13) => si_converter_bank_n_179,
      DEBUG_MF_MC_ARADDRCONTROL(12) => si_converter_bank_n_180,
      DEBUG_MF_MC_ARADDRCONTROL(11) => si_converter_bank_n_181,
      DEBUG_MF_MC_ARADDRCONTROL(10) => si_converter_bank_n_182,
      DEBUG_MF_MC_ARADDRCONTROL(9) => si_converter_bank_n_183,
      DEBUG_MF_MC_ARADDRCONTROL(8) => si_converter_bank_n_184,
      DEBUG_MF_MC_ARADDRCONTROL(7) => si_converter_bank_n_185,
      DEBUG_MF_MC_ARADDRCONTROL(6) => si_converter_bank_n_186,
      DEBUG_MF_MC_ARADDRCONTROL(5) => si_converter_bank_n_187,
      DEBUG_MF_MC_ARADDRCONTROL(4) => si_converter_bank_n_188,
      DEBUG_MF_MC_ARADDRCONTROL(3) => si_converter_bank_n_189,
      DEBUG_MF_MC_ARADDRCONTROL(2) => si_converter_bank_n_190,
      DEBUG_MF_MC_ARADDRCONTROL(1) => si_converter_bank_n_191,
      DEBUG_MF_MC_ARADDRCONTROL(0) => si_converter_bank_n_192,
      DEBUG_MF_MC_AWADDR(31) => si_converter_bank_n_5,
      DEBUG_MF_MC_AWADDR(30) => si_converter_bank_n_6,
      DEBUG_MF_MC_AWADDR(29) => si_converter_bank_n_7,
      DEBUG_MF_MC_AWADDR(28) => si_converter_bank_n_8,
      DEBUG_MF_MC_AWADDR(27) => si_converter_bank_n_9,
      DEBUG_MF_MC_AWADDR(26) => si_converter_bank_n_10,
      DEBUG_MF_MC_AWADDR(25) => si_converter_bank_n_11,
      DEBUG_MF_MC_AWADDR(24) => si_converter_bank_n_12,
      DEBUG_MF_MC_AWADDR(23) => si_converter_bank_n_13,
      DEBUG_MF_MC_AWADDR(22) => si_converter_bank_n_14,
      DEBUG_MF_MC_AWADDR(21) => si_converter_bank_n_15,
      DEBUG_MF_MC_AWADDR(20) => si_converter_bank_n_16,
      DEBUG_MF_MC_AWADDR(19) => si_converter_bank_n_17,
      DEBUG_MF_MC_AWADDR(18) => si_converter_bank_n_18,
      DEBUG_MF_MC_AWADDR(17) => si_converter_bank_n_19,
      DEBUG_MF_MC_AWADDR(16) => si_converter_bank_n_20,
      DEBUG_MF_MC_AWADDR(15) => si_converter_bank_n_21,
      DEBUG_MF_MC_AWADDR(14) => si_converter_bank_n_22,
      DEBUG_MF_MC_AWADDR(13) => si_converter_bank_n_23,
      DEBUG_MF_MC_AWADDR(12) => si_converter_bank_n_24,
      DEBUG_MF_MC_AWADDR(11) => si_converter_bank_n_25,
      DEBUG_MF_MC_AWADDR(10) => si_converter_bank_n_26,
      DEBUG_MF_MC_AWADDR(9) => si_converter_bank_n_27,
      DEBUG_MF_MC_AWADDR(8) => si_converter_bank_n_28,
      DEBUG_MF_MC_AWADDR(7) => si_converter_bank_n_29,
      DEBUG_MF_MC_AWADDR(6) => si_converter_bank_n_30,
      DEBUG_MF_MC_AWADDR(5) => si_converter_bank_n_31,
      DEBUG_MF_MC_AWADDR(4) => si_converter_bank_n_32,
      DEBUG_MF_MC_AWADDR(3) => si_converter_bank_n_33,
      DEBUG_MF_MC_AWADDR(2) => si_converter_bank_n_34,
      DEBUG_MF_MC_AWADDR(1) => si_converter_bank_n_35,
      DEBUG_MF_MC_AWADDR(0) => si_converter_bank_n_36,
      DEBUG_MF_MC_AWADDRCONTROL(21) => si_converter_bank_n_37,
      DEBUG_MF_MC_AWADDRCONTROL(20) => si_converter_bank_n_38,
      DEBUG_MF_MC_AWADDRCONTROL(19) => si_converter_bank_n_39,
      DEBUG_MF_MC_AWADDRCONTROL(18) => si_converter_bank_n_40,
      DEBUG_MF_MC_AWADDRCONTROL(17) => si_converter_bank_n_41,
      DEBUG_MF_MC_AWADDRCONTROL(16) => si_converter_bank_n_42,
      DEBUG_MF_MC_AWADDRCONTROL(15) => si_converter_bank_n_43,
      DEBUG_MF_MC_AWADDRCONTROL(14) => si_converter_bank_n_44,
      DEBUG_MF_MC_AWADDRCONTROL(13) => si_converter_bank_n_45,
      DEBUG_MF_MC_AWADDRCONTROL(12) => si_converter_bank_n_46,
      DEBUG_MF_MC_AWADDRCONTROL(11) => si_converter_bank_n_47,
      DEBUG_MF_MC_AWADDRCONTROL(10) => si_converter_bank_n_48,
      DEBUG_MF_MC_AWADDRCONTROL(9) => si_converter_bank_n_49,
      DEBUG_MF_MC_AWADDRCONTROL(8) => si_converter_bank_n_50,
      DEBUG_MF_MC_AWADDRCONTROL(7) => si_converter_bank_n_51,
      DEBUG_MF_MC_AWADDRCONTROL(6) => si_converter_bank_n_52,
      DEBUG_MF_MC_AWADDRCONTROL(5) => si_converter_bank_n_53,
      DEBUG_MF_MC_AWADDRCONTROL(4) => si_converter_bank_n_54,
      DEBUG_MF_MC_AWADDRCONTROL(3) => si_converter_bank_n_55,
      DEBUG_MF_MC_AWADDRCONTROL(2) => si_converter_bank_n_56,
      DEBUG_MF_MC_AWADDRCONTROL(1) => si_converter_bank_n_57,
      DEBUG_MF_MC_AWADDRCONTROL(0) => si_converter_bank_n_58,
      DEBUG_MF_MC_BRESP(0) => si_converter_bank_n_101,
      DEBUG_MF_MC_RDATA(31) => mi_converter_bank_n_113,
      DEBUG_MF_MC_RDATA(30) => mi_converter_bank_n_114,
      DEBUG_MF_MC_RDATA(29) => mi_converter_bank_n_115,
      DEBUG_MF_MC_RDATA(28) => mi_converter_bank_n_116,
      DEBUG_MF_MC_RDATA(27) => mi_converter_bank_n_117,
      DEBUG_MF_MC_RDATA(26) => mi_converter_bank_n_118,
      DEBUG_MF_MC_RDATA(25) => mi_converter_bank_n_119,
      DEBUG_MF_MC_RDATA(24) => mi_converter_bank_n_120,
      DEBUG_MF_MC_RDATA(23) => mi_converter_bank_n_121,
      DEBUG_MF_MC_RDATA(22) => mi_converter_bank_n_122,
      DEBUG_MF_MC_RDATA(21) => mi_converter_bank_n_123,
      DEBUG_MF_MC_RDATA(20) => mi_converter_bank_n_124,
      DEBUG_MF_MC_RDATA(19) => mi_converter_bank_n_125,
      DEBUG_MF_MC_RDATA(18) => mi_converter_bank_n_126,
      DEBUG_MF_MC_RDATA(17) => mi_converter_bank_n_127,
      DEBUG_MF_MC_RDATA(16) => mi_converter_bank_n_128,
      DEBUG_MF_MC_RDATA(15) => mi_converter_bank_n_129,
      DEBUG_MF_MC_RDATA(14) => mi_converter_bank_n_130,
      DEBUG_MF_MC_RDATA(13) => mi_converter_bank_n_131,
      DEBUG_MF_MC_RDATA(12) => mi_converter_bank_n_132,
      DEBUG_MF_MC_RDATA(11) => mi_converter_bank_n_133,
      DEBUG_MF_MC_RDATA(10) => mi_converter_bank_n_134,
      DEBUG_MF_MC_RDATA(9) => mi_converter_bank_n_135,
      DEBUG_MF_MC_RDATA(8) => mi_converter_bank_n_136,
      DEBUG_MF_MC_RDATA(7) => mi_converter_bank_n_137,
      DEBUG_MF_MC_RDATA(6) => mi_converter_bank_n_138,
      DEBUG_MF_MC_RDATA(5) => mi_converter_bank_n_139,
      DEBUG_MF_MC_RDATA(4) => mi_converter_bank_n_140,
      DEBUG_MF_MC_RDATA(3) => mi_converter_bank_n_141,
      DEBUG_MF_MC_RDATA(2) => mi_converter_bank_n_142,
      DEBUG_MF_MC_RDATA(1) => mi_converter_bank_n_143,
      DEBUG_MF_MC_RDATA(0) => mi_converter_bank_n_144,
      DEBUG_MF_MC_RDATACONTROL(0) => si_converter_bank_n_197,
      DEBUG_MF_MC_WDATA(31) => si_converter_bank_n_63,
      DEBUG_MF_MC_WDATA(30) => si_converter_bank_n_64,
      DEBUG_MF_MC_WDATA(29) => si_converter_bank_n_65,
      DEBUG_MF_MC_WDATA(28) => si_converter_bank_n_66,
      DEBUG_MF_MC_WDATA(27) => si_converter_bank_n_67,
      DEBUG_MF_MC_WDATA(26) => si_converter_bank_n_68,
      DEBUG_MF_MC_WDATA(25) => si_converter_bank_n_69,
      DEBUG_MF_MC_WDATA(24) => si_converter_bank_n_70,
      DEBUG_MF_MC_WDATA(23) => si_converter_bank_n_71,
      DEBUG_MF_MC_WDATA(22) => si_converter_bank_n_72,
      DEBUG_MF_MC_WDATA(21) => si_converter_bank_n_73,
      DEBUG_MF_MC_WDATA(20) => si_converter_bank_n_74,
      DEBUG_MF_MC_WDATA(19) => si_converter_bank_n_75,
      DEBUG_MF_MC_WDATA(18) => si_converter_bank_n_76,
      DEBUG_MF_MC_WDATA(17) => si_converter_bank_n_77,
      DEBUG_MF_MC_WDATA(16) => si_converter_bank_n_78,
      DEBUG_MF_MC_WDATA(15) => si_converter_bank_n_79,
      DEBUG_MF_MC_WDATA(14) => si_converter_bank_n_80,
      DEBUG_MF_MC_WDATA(13) => si_converter_bank_n_81,
      DEBUG_MF_MC_WDATA(12) => si_converter_bank_n_82,
      DEBUG_MF_MC_WDATA(11) => si_converter_bank_n_83,
      DEBUG_MF_MC_WDATA(10) => si_converter_bank_n_84,
      DEBUG_MF_MC_WDATA(9) => si_converter_bank_n_85,
      DEBUG_MF_MC_WDATA(8) => si_converter_bank_n_86,
      DEBUG_MF_MC_WDATA(7) => si_converter_bank_n_87,
      DEBUG_MF_MC_WDATA(6) => si_converter_bank_n_88,
      DEBUG_MF_MC_WDATA(5) => si_converter_bank_n_89,
      DEBUG_MF_MC_WDATA(4) => si_converter_bank_n_90,
      DEBUG_MF_MC_WDATA(3) => si_converter_bank_n_91,
      DEBUG_MF_MC_WDATA(2) => si_converter_bank_n_92,
      DEBUG_MF_MC_WDATA(1) => si_converter_bank_n_93,
      DEBUG_MF_MC_WDATA(0) => si_converter_bank_n_94,
      DEBUG_MF_MC_WDATACONTROL(5) => si_converter_bank_n_95,
      DEBUG_MF_MC_WDATACONTROL(4) => si_converter_bank_n_96,
      DEBUG_MF_MC_WDATACONTROL(3) => si_converter_bank_n_97,
      DEBUG_MF_MC_WDATACONTROL(2) => si_converter_bank_n_98,
      DEBUG_MF_MC_WDATACONTROL(1) => si_converter_bank_n_99,
      DEBUG_MF_MC_WDATACONTROL(0) => si_converter_bank_n_100,
      DEBUG_SR_SC_ARADDRCONTROL(21 downto 0) => DEBUG_SR_SC_ARADDRCONTROL(21 downto 0),
      DEBUG_SR_SC_AWADDRCONTROL(21 downto 0) => DEBUG_SR_SC_AWADDRCONTROL(21 downto 0),
      DEBUG_SR_SC_BRESP(2 downto 0) => DEBUG_SR_SC_BRESP(2 downto 0),
      DEBUG_SR_SC_RDATACONTROL(3 downto 0) => DEBUG_SR_SC_RDATACONTROL(3 downto 0),
      DEBUG_SR_SC_WDATACONTROL(5 downto 0) => DEBUG_SR_SC_WDATACONTROL(5 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      S00_AXI_ACLK => S00_AXI_ACLK,
      S00_AXI_ARADDR(31 downto 0) => S00_AXI_ARADDR(31 downto 0),
      S00_AXI_ARESET_OUT_N => S00_AXI_ARESET_OUT_N,
      S00_AXI_ARQOS(3 downto 0) => S00_AXI_ARQOS(3 downto 0),
      S00_AXI_ARREADY => S00_AXI_ARREADY,
      S00_AXI_AWADDR(31 downto 0) => S00_AXI_AWADDR(31 downto 0),
      S00_AXI_AWQOS(3 downto 0) => S00_AXI_AWQOS(3 downto 0),
      S00_AXI_AWREADY => S00_AXI_AWREADY,
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_RDATA(31 downto 0) => S00_AXI_RDATA(31 downto 0),
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_WDATA(31 downto 0) => S00_AXI_WDATA(31 downto 0),
      S00_AXI_WREADY => S00_AXI_WREADY,
      \goreg_dm.dout_i_reg[36]\(0) => mi_converter_bank_n_1,
      \goreg_dm.dout_i_reg[61]\(0) => mi_converter_bank_n_0,
      \goreg_dm.dout_i_reg[61]_0\(0) => mi_converter_bank_n_107,
      \gpr1.dout_i_reg[1]\(3) => mi_converter_bank_n_2,
      \gpr1.dout_i_reg[1]\(2) => mi_converter_bank_n_3,
      \gpr1.dout_i_reg[1]\(1) => mi_converter_bank_n_4,
      \gpr1.dout_i_reg[1]\(0) => mi_converter_bank_n_5,
      \gpr1.dout_i_reg[29]\(4) => mi_converter_bank_n_108,
      \gpr1.dout_i_reg[29]\(3) => mi_converter_bank_n_109,
      \gpr1.dout_i_reg[29]\(2) => mi_converter_bank_n_110,
      \gpr1.dout_i_reg[29]\(1) => mi_converter_bank_n_111,
      \gpr1.dout_i_reg[29]\(0) => mi_converter_bank_n_112,
      m_axi_arqos(3 downto 0) => sc_sf_arqos(3 downto 0),
      m_axi_awqos(3 downto 0) => sc_sf_awqos(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0_axi_interconnect_v1_7_15_top is
  port (
    INTERCONNECT_ACLK : in STD_LOGIC;
    INTERCONNECT_ARESETN : in STD_LOGIC;
    S00_AXI_ARESET_OUT_N : out STD_LOGIC;
    S00_AXI_ACLK : in STD_LOGIC;
    S00_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_AWLOCK : in STD_LOGIC;
    S00_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_AWVALID : in STD_LOGIC;
    S00_AXI_AWREADY : out STD_LOGIC;
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_WLAST : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    S00_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_BVALID : out STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    S00_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_ARLOCK : in STD_LOGIC;
    S00_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    S00_AXI_ARREADY : out STD_LOGIC;
    S00_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RLAST : out STD_LOGIC;
    S00_AXI_RVALID : out STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    S01_AXI_ARESET_OUT_N : out STD_LOGIC;
    S01_AXI_ACLK : in STD_LOGIC;
    S01_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_AWLOCK : in STD_LOGIC;
    S01_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_AWVALID : in STD_LOGIC;
    S01_AXI_AWREADY : out STD_LOGIC;
    S01_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_WLAST : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    S01_AXI_WREADY : out STD_LOGIC;
    S01_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_BVALID : out STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    S01_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_ARLOCK : in STD_LOGIC;
    S01_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_ARVALID : in STD_LOGIC;
    S01_AXI_ARREADY : out STD_LOGIC;
    S01_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_RLAST : out STD_LOGIC;
    S01_AXI_RVALID : out STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    S02_AXI_ARESET_OUT_N : out STD_LOGIC;
    S02_AXI_ACLK : in STD_LOGIC;
    S02_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S02_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_AWLOCK : in STD_LOGIC;
    S02_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_AWVALID : in STD_LOGIC;
    S02_AXI_AWREADY : out STD_LOGIC;
    S02_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_WLAST : in STD_LOGIC;
    S02_AXI_WVALID : in STD_LOGIC;
    S02_AXI_WREADY : out STD_LOGIC;
    S02_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_BVALID : out STD_LOGIC;
    S02_AXI_BREADY : in STD_LOGIC;
    S02_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S02_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_ARLOCK : in STD_LOGIC;
    S02_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_ARVALID : in STD_LOGIC;
    S02_AXI_ARREADY : out STD_LOGIC;
    S02_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_RLAST : out STD_LOGIC;
    S02_AXI_RVALID : out STD_LOGIC;
    S02_AXI_RREADY : in STD_LOGIC;
    S03_AXI_ARESET_OUT_N : out STD_LOGIC;
    S03_AXI_ACLK : in STD_LOGIC;
    S03_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S03_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S03_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S03_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S03_AXI_AWLOCK : in STD_LOGIC;
    S03_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S03_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXI_AWVALID : in STD_LOGIC;
    S03_AXI_AWREADY : out STD_LOGIC;
    S03_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXI_WLAST : in STD_LOGIC;
    S03_AXI_WVALID : in STD_LOGIC;
    S03_AXI_WREADY : out STD_LOGIC;
    S03_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S03_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S03_AXI_BVALID : out STD_LOGIC;
    S03_AXI_BREADY : in STD_LOGIC;
    S03_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S03_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S03_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S03_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S03_AXI_ARLOCK : in STD_LOGIC;
    S03_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S03_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXI_ARVALID : in STD_LOGIC;
    S03_AXI_ARREADY : out STD_LOGIC;
    S03_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S03_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S03_AXI_RLAST : out STD_LOGIC;
    S03_AXI_RVALID : out STD_LOGIC;
    S03_AXI_RREADY : in STD_LOGIC;
    S04_AXI_ARESET_OUT_N : out STD_LOGIC;
    S04_AXI_ACLK : in STD_LOGIC;
    S04_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S04_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S04_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S04_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S04_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S04_AXI_AWLOCK : in STD_LOGIC;
    S04_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S04_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXI_AWVALID : in STD_LOGIC;
    S04_AXI_AWREADY : out STD_LOGIC;
    S04_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S04_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXI_WLAST : in STD_LOGIC;
    S04_AXI_WVALID : in STD_LOGIC;
    S04_AXI_WREADY : out STD_LOGIC;
    S04_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S04_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S04_AXI_BVALID : out STD_LOGIC;
    S04_AXI_BREADY : in STD_LOGIC;
    S04_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S04_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S04_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S04_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S04_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S04_AXI_ARLOCK : in STD_LOGIC;
    S04_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S04_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXI_ARVALID : in STD_LOGIC;
    S04_AXI_ARREADY : out STD_LOGIC;
    S04_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S04_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S04_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S04_AXI_RLAST : out STD_LOGIC;
    S04_AXI_RVALID : out STD_LOGIC;
    S04_AXI_RREADY : in STD_LOGIC;
    S05_AXI_ARESET_OUT_N : out STD_LOGIC;
    S05_AXI_ACLK : in STD_LOGIC;
    S05_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S05_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S05_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S05_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S05_AXI_AWLOCK : in STD_LOGIC;
    S05_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S05_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S05_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S05_AXI_AWVALID : in STD_LOGIC;
    S05_AXI_AWREADY : out STD_LOGIC;
    S05_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S05_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S05_AXI_WLAST : in STD_LOGIC;
    S05_AXI_WVALID : in STD_LOGIC;
    S05_AXI_WREADY : out STD_LOGIC;
    S05_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S05_AXI_BVALID : out STD_LOGIC;
    S05_AXI_BREADY : in STD_LOGIC;
    S05_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S05_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S05_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S05_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S05_AXI_ARLOCK : in STD_LOGIC;
    S05_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S05_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S05_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S05_AXI_ARVALID : in STD_LOGIC;
    S05_AXI_ARREADY : out STD_LOGIC;
    S05_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S05_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S05_AXI_RLAST : out STD_LOGIC;
    S05_AXI_RVALID : out STD_LOGIC;
    S05_AXI_RREADY : in STD_LOGIC;
    S06_AXI_ARESET_OUT_N : out STD_LOGIC;
    S06_AXI_ACLK : in STD_LOGIC;
    S06_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S06_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S06_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S06_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S06_AXI_AWLOCK : in STD_LOGIC;
    S06_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S06_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S06_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S06_AXI_AWVALID : in STD_LOGIC;
    S06_AXI_AWREADY : out STD_LOGIC;
    S06_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S06_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S06_AXI_WLAST : in STD_LOGIC;
    S06_AXI_WVALID : in STD_LOGIC;
    S06_AXI_WREADY : out STD_LOGIC;
    S06_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S06_AXI_BVALID : out STD_LOGIC;
    S06_AXI_BREADY : in STD_LOGIC;
    S06_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S06_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S06_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S06_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S06_AXI_ARLOCK : in STD_LOGIC;
    S06_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S06_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S06_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S06_AXI_ARVALID : in STD_LOGIC;
    S06_AXI_ARREADY : out STD_LOGIC;
    S06_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S06_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S06_AXI_RLAST : out STD_LOGIC;
    S06_AXI_RVALID : out STD_LOGIC;
    S06_AXI_RREADY : in STD_LOGIC;
    S07_AXI_ARESET_OUT_N : out STD_LOGIC;
    S07_AXI_ACLK : in STD_LOGIC;
    S07_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S07_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S07_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S07_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S07_AXI_AWLOCK : in STD_LOGIC;
    S07_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S07_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S07_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S07_AXI_AWVALID : in STD_LOGIC;
    S07_AXI_AWREADY : out STD_LOGIC;
    S07_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S07_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S07_AXI_WLAST : in STD_LOGIC;
    S07_AXI_WVALID : in STD_LOGIC;
    S07_AXI_WREADY : out STD_LOGIC;
    S07_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S07_AXI_BVALID : out STD_LOGIC;
    S07_AXI_BREADY : in STD_LOGIC;
    S07_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S07_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S07_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S07_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S07_AXI_ARLOCK : in STD_LOGIC;
    S07_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S07_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S07_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S07_AXI_ARVALID : in STD_LOGIC;
    S07_AXI_ARREADY : out STD_LOGIC;
    S07_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S07_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S07_AXI_RLAST : out STD_LOGIC;
    S07_AXI_RVALID : out STD_LOGIC;
    S07_AXI_RREADY : in STD_LOGIC;
    S08_AXI_ARESET_OUT_N : out STD_LOGIC;
    S08_AXI_ACLK : in STD_LOGIC;
    S08_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S08_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S08_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S08_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S08_AXI_AWLOCK : in STD_LOGIC;
    S08_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S08_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S08_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S08_AXI_AWVALID : in STD_LOGIC;
    S08_AXI_AWREADY : out STD_LOGIC;
    S08_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S08_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S08_AXI_WLAST : in STD_LOGIC;
    S08_AXI_WVALID : in STD_LOGIC;
    S08_AXI_WREADY : out STD_LOGIC;
    S08_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S08_AXI_BVALID : out STD_LOGIC;
    S08_AXI_BREADY : in STD_LOGIC;
    S08_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S08_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S08_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S08_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S08_AXI_ARLOCK : in STD_LOGIC;
    S08_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S08_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S08_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S08_AXI_ARVALID : in STD_LOGIC;
    S08_AXI_ARREADY : out STD_LOGIC;
    S08_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S08_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S08_AXI_RLAST : out STD_LOGIC;
    S08_AXI_RVALID : out STD_LOGIC;
    S08_AXI_RREADY : in STD_LOGIC;
    S09_AXI_ARESET_OUT_N : out STD_LOGIC;
    S09_AXI_ACLK : in STD_LOGIC;
    S09_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S09_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S09_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S09_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S09_AXI_AWLOCK : in STD_LOGIC;
    S09_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S09_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S09_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S09_AXI_AWVALID : in STD_LOGIC;
    S09_AXI_AWREADY : out STD_LOGIC;
    S09_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S09_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S09_AXI_WLAST : in STD_LOGIC;
    S09_AXI_WVALID : in STD_LOGIC;
    S09_AXI_WREADY : out STD_LOGIC;
    S09_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S09_AXI_BVALID : out STD_LOGIC;
    S09_AXI_BREADY : in STD_LOGIC;
    S09_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S09_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S09_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S09_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S09_AXI_ARLOCK : in STD_LOGIC;
    S09_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S09_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S09_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S09_AXI_ARVALID : in STD_LOGIC;
    S09_AXI_ARREADY : out STD_LOGIC;
    S09_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S09_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S09_AXI_RLAST : out STD_LOGIC;
    S09_AXI_RVALID : out STD_LOGIC;
    S09_AXI_RREADY : in STD_LOGIC;
    S10_AXI_ARESET_OUT_N : out STD_LOGIC;
    S10_AXI_ACLK : in STD_LOGIC;
    S10_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S10_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_AWLOCK : in STD_LOGIC;
    S10_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_AWVALID : in STD_LOGIC;
    S10_AXI_AWREADY : out STD_LOGIC;
    S10_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_WLAST : in STD_LOGIC;
    S10_AXI_WVALID : in STD_LOGIC;
    S10_AXI_WREADY : out STD_LOGIC;
    S10_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_BVALID : out STD_LOGIC;
    S10_AXI_BREADY : in STD_LOGIC;
    S10_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S10_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_ARLOCK : in STD_LOGIC;
    S10_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_ARVALID : in STD_LOGIC;
    S10_AXI_ARREADY : out STD_LOGIC;
    S10_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_RLAST : out STD_LOGIC;
    S10_AXI_RVALID : out STD_LOGIC;
    S10_AXI_RREADY : in STD_LOGIC;
    S11_AXI_ARESET_OUT_N : out STD_LOGIC;
    S11_AXI_ACLK : in STD_LOGIC;
    S11_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S11_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_AWLOCK : in STD_LOGIC;
    S11_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_AWVALID : in STD_LOGIC;
    S11_AXI_AWREADY : out STD_LOGIC;
    S11_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_WLAST : in STD_LOGIC;
    S11_AXI_WVALID : in STD_LOGIC;
    S11_AXI_WREADY : out STD_LOGIC;
    S11_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_BVALID : out STD_LOGIC;
    S11_AXI_BREADY : in STD_LOGIC;
    S11_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S11_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_ARLOCK : in STD_LOGIC;
    S11_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_ARVALID : in STD_LOGIC;
    S11_AXI_ARREADY : out STD_LOGIC;
    S11_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_RLAST : out STD_LOGIC;
    S11_AXI_RVALID : out STD_LOGIC;
    S11_AXI_RREADY : in STD_LOGIC;
    S12_AXI_ARESET_OUT_N : out STD_LOGIC;
    S12_AXI_ACLK : in STD_LOGIC;
    S12_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S12_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_AWLOCK : in STD_LOGIC;
    S12_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_AWVALID : in STD_LOGIC;
    S12_AXI_AWREADY : out STD_LOGIC;
    S12_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_WLAST : in STD_LOGIC;
    S12_AXI_WVALID : in STD_LOGIC;
    S12_AXI_WREADY : out STD_LOGIC;
    S12_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_BVALID : out STD_LOGIC;
    S12_AXI_BREADY : in STD_LOGIC;
    S12_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S12_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_ARLOCK : in STD_LOGIC;
    S12_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_ARVALID : in STD_LOGIC;
    S12_AXI_ARREADY : out STD_LOGIC;
    S12_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_RLAST : out STD_LOGIC;
    S12_AXI_RVALID : out STD_LOGIC;
    S12_AXI_RREADY : in STD_LOGIC;
    S13_AXI_ARESET_OUT_N : out STD_LOGIC;
    S13_AXI_ACLK : in STD_LOGIC;
    S13_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S13_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_AWLOCK : in STD_LOGIC;
    S13_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_AWVALID : in STD_LOGIC;
    S13_AXI_AWREADY : out STD_LOGIC;
    S13_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_WLAST : in STD_LOGIC;
    S13_AXI_WVALID : in STD_LOGIC;
    S13_AXI_WREADY : out STD_LOGIC;
    S13_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_BVALID : out STD_LOGIC;
    S13_AXI_BREADY : in STD_LOGIC;
    S13_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S13_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_ARLOCK : in STD_LOGIC;
    S13_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_ARVALID : in STD_LOGIC;
    S13_AXI_ARREADY : out STD_LOGIC;
    S13_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_RLAST : out STD_LOGIC;
    S13_AXI_RVALID : out STD_LOGIC;
    S13_AXI_RREADY : in STD_LOGIC;
    S14_AXI_ARESET_OUT_N : out STD_LOGIC;
    S14_AXI_ACLK : in STD_LOGIC;
    S14_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S14_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_AWLOCK : in STD_LOGIC;
    S14_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_AWVALID : in STD_LOGIC;
    S14_AXI_AWREADY : out STD_LOGIC;
    S14_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_WLAST : in STD_LOGIC;
    S14_AXI_WVALID : in STD_LOGIC;
    S14_AXI_WREADY : out STD_LOGIC;
    S14_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_BVALID : out STD_LOGIC;
    S14_AXI_BREADY : in STD_LOGIC;
    S14_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S14_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_ARLOCK : in STD_LOGIC;
    S14_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_ARVALID : in STD_LOGIC;
    S14_AXI_ARREADY : out STD_LOGIC;
    S14_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_RLAST : out STD_LOGIC;
    S14_AXI_RVALID : out STD_LOGIC;
    S14_AXI_RREADY : in STD_LOGIC;
    S15_AXI_ARESET_OUT_N : out STD_LOGIC;
    S15_AXI_ACLK : in STD_LOGIC;
    S15_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S15_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_AWLOCK : in STD_LOGIC;
    S15_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_AWVALID : in STD_LOGIC;
    S15_AXI_AWREADY : out STD_LOGIC;
    S15_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_WLAST : in STD_LOGIC;
    S15_AXI_WVALID : in STD_LOGIC;
    S15_AXI_WREADY : out STD_LOGIC;
    S15_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_BVALID : out STD_LOGIC;
    S15_AXI_BREADY : in STD_LOGIC;
    S15_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S15_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_ARLOCK : in STD_LOGIC;
    S15_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_ARVALID : in STD_LOGIC;
    S15_AXI_ARREADY : out STD_LOGIC;
    S15_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_RLAST : out STD_LOGIC;
    S15_AXI_RVALID : out STD_LOGIC;
    S15_AXI_RREADY : in STD_LOGIC;
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    M00_AXI_ACLK : in STD_LOGIC;
    M00_AXI_AWID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_AWLOCK : out STD_LOGIC;
    M00_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWVALID : out STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_WLAST : out STD_LOGIC;
    M00_AXI_WVALID : out STD_LOGIC;
    M00_AXI_WREADY : in STD_LOGIC;
    M00_AXI_BID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_BVALID : in STD_LOGIC;
    M00_AXI_BREADY : out STD_LOGIC;
    M00_AXI_ARID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_ARLOCK : out STD_LOGIC;
    M00_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARVALID : out STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    M00_AXI_RID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_RLAST : in STD_LOGIC;
    M00_AXI_RVALID : in STD_LOGIC;
    M00_AXI_RREADY : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "kintexu";
  attribute C_INTERCONNECT_DATA_WIDTH : integer;
  attribute C_INTERCONNECT_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_M00_AXI_ACLK_RATIO : string;
  attribute C_M00_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:2";
  attribute C_M00_AXI_DATA_WIDTH : integer;
  attribute C_M00_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_M00_AXI_IS_ACLK_ASYNC : string;
  attribute C_M00_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b1";
  attribute C_M00_AXI_READ_FIFO_DELAY : integer;
  attribute C_M00_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_M00_AXI_READ_FIFO_DEPTH : integer;
  attribute C_M00_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_M00_AXI_READ_ISSUING : integer;
  attribute C_M00_AXI_READ_ISSUING of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_M00_AXI_REGISTER : string;
  attribute C_M00_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_M00_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_M00_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_M00_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_M00_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_M00_AXI_WRITE_ISSUING : integer;
  attribute C_M00_AXI_WRITE_ISSUING of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_NUM_SLAVE_PORTS : integer;
  attribute C_NUM_SLAVE_PORTS of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S00_AXI_ACLK_RATIO : string;
  attribute C_S00_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S00_AXI_ARB_PRIORITY : integer;
  attribute C_S00_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S00_AXI_IS_ACLK_ASYNC : string;
  attribute C_S00_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b1";
  attribute C_S00_AXI_READ_ACCEPTANCE : integer;
  attribute C_S00_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S00_AXI_READ_FIFO_DELAY : integer;
  attribute C_S00_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S00_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S00_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S00_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S00_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S00_AXI_REGISTER : string;
  attribute C_S00_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S00_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S00_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S00_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S00_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S00_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S00_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S01_AXI_ACLK_RATIO : string;
  attribute C_S01_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S01_AXI_ARB_PRIORITY : integer;
  attribute C_S01_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S01_AXI_DATA_WIDTH : integer;
  attribute C_S01_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S01_AXI_IS_ACLK_ASYNC : string;
  attribute C_S01_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S01_AXI_READ_ACCEPTANCE : integer;
  attribute C_S01_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S01_AXI_READ_FIFO_DELAY : integer;
  attribute C_S01_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S01_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S01_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S01_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S01_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S01_AXI_REGISTER : string;
  attribute C_S01_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S01_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S01_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S01_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S01_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S01_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S01_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S02_AXI_ACLK_RATIO : string;
  attribute C_S02_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S02_AXI_ARB_PRIORITY : integer;
  attribute C_S02_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S02_AXI_DATA_WIDTH : integer;
  attribute C_S02_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S02_AXI_IS_ACLK_ASYNC : string;
  attribute C_S02_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S02_AXI_READ_ACCEPTANCE : integer;
  attribute C_S02_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S02_AXI_READ_FIFO_DELAY : integer;
  attribute C_S02_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S02_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S02_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S02_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S02_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S02_AXI_REGISTER : string;
  attribute C_S02_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S02_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S02_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S02_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S02_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S02_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S02_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S03_AXI_ACLK_RATIO : string;
  attribute C_S03_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S03_AXI_ARB_PRIORITY : integer;
  attribute C_S03_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S03_AXI_DATA_WIDTH : integer;
  attribute C_S03_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S03_AXI_IS_ACLK_ASYNC : string;
  attribute C_S03_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S03_AXI_READ_ACCEPTANCE : integer;
  attribute C_S03_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S03_AXI_READ_FIFO_DELAY : integer;
  attribute C_S03_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S03_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S03_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S03_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S03_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S03_AXI_REGISTER : string;
  attribute C_S03_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S03_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S03_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S03_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S03_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S03_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S03_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S04_AXI_ACLK_RATIO : string;
  attribute C_S04_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S04_AXI_ARB_PRIORITY : integer;
  attribute C_S04_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S04_AXI_DATA_WIDTH : integer;
  attribute C_S04_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S04_AXI_IS_ACLK_ASYNC : string;
  attribute C_S04_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S04_AXI_READ_ACCEPTANCE : integer;
  attribute C_S04_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S04_AXI_READ_FIFO_DELAY : integer;
  attribute C_S04_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S04_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S04_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S04_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S04_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S04_AXI_REGISTER : string;
  attribute C_S04_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S04_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S04_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S04_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S04_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S04_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S04_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S05_AXI_ACLK_RATIO : string;
  attribute C_S05_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S05_AXI_ARB_PRIORITY : integer;
  attribute C_S05_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S05_AXI_DATA_WIDTH : integer;
  attribute C_S05_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S05_AXI_IS_ACLK_ASYNC : string;
  attribute C_S05_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S05_AXI_READ_ACCEPTANCE : integer;
  attribute C_S05_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S05_AXI_READ_FIFO_DELAY : integer;
  attribute C_S05_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S05_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S05_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S05_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S05_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S05_AXI_REGISTER : string;
  attribute C_S05_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S05_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S05_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S05_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S05_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S05_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S05_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S06_AXI_ACLK_RATIO : string;
  attribute C_S06_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S06_AXI_ARB_PRIORITY : integer;
  attribute C_S06_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S06_AXI_DATA_WIDTH : integer;
  attribute C_S06_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S06_AXI_IS_ACLK_ASYNC : string;
  attribute C_S06_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S06_AXI_READ_ACCEPTANCE : integer;
  attribute C_S06_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S06_AXI_READ_FIFO_DELAY : integer;
  attribute C_S06_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S06_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S06_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S06_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S06_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S06_AXI_REGISTER : string;
  attribute C_S06_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S06_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S06_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S06_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S06_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S06_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S06_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S07_AXI_ACLK_RATIO : string;
  attribute C_S07_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S07_AXI_ARB_PRIORITY : integer;
  attribute C_S07_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S07_AXI_DATA_WIDTH : integer;
  attribute C_S07_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S07_AXI_IS_ACLK_ASYNC : string;
  attribute C_S07_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S07_AXI_READ_ACCEPTANCE : integer;
  attribute C_S07_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S07_AXI_READ_FIFO_DELAY : integer;
  attribute C_S07_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S07_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S07_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S07_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S07_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S07_AXI_REGISTER : string;
  attribute C_S07_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S07_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S07_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S07_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S07_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S07_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S07_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S08_AXI_ACLK_RATIO : string;
  attribute C_S08_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S08_AXI_ARB_PRIORITY : integer;
  attribute C_S08_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S08_AXI_DATA_WIDTH : integer;
  attribute C_S08_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S08_AXI_IS_ACLK_ASYNC : string;
  attribute C_S08_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S08_AXI_READ_ACCEPTANCE : integer;
  attribute C_S08_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S08_AXI_READ_FIFO_DELAY : integer;
  attribute C_S08_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S08_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S08_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S08_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S08_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S08_AXI_REGISTER : string;
  attribute C_S08_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S08_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S08_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S08_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S08_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S08_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S08_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S09_AXI_ACLK_RATIO : string;
  attribute C_S09_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S09_AXI_ARB_PRIORITY : integer;
  attribute C_S09_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S09_AXI_DATA_WIDTH : integer;
  attribute C_S09_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S09_AXI_IS_ACLK_ASYNC : string;
  attribute C_S09_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S09_AXI_READ_ACCEPTANCE : integer;
  attribute C_S09_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S09_AXI_READ_FIFO_DELAY : integer;
  attribute C_S09_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S09_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S09_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S09_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S09_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S09_AXI_REGISTER : string;
  attribute C_S09_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S09_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S09_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S09_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S09_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S09_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S09_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S10_AXI_ACLK_RATIO : string;
  attribute C_S10_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S10_AXI_ARB_PRIORITY : integer;
  attribute C_S10_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S10_AXI_DATA_WIDTH : integer;
  attribute C_S10_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S10_AXI_IS_ACLK_ASYNC : string;
  attribute C_S10_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S10_AXI_READ_ACCEPTANCE : integer;
  attribute C_S10_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S10_AXI_READ_FIFO_DELAY : integer;
  attribute C_S10_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S10_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S10_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S10_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S10_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S10_AXI_REGISTER : string;
  attribute C_S10_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S10_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S10_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S10_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S10_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S10_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S10_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S11_AXI_ACLK_RATIO : string;
  attribute C_S11_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S11_AXI_ARB_PRIORITY : integer;
  attribute C_S11_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S11_AXI_DATA_WIDTH : integer;
  attribute C_S11_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S11_AXI_IS_ACLK_ASYNC : string;
  attribute C_S11_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S11_AXI_READ_ACCEPTANCE : integer;
  attribute C_S11_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S11_AXI_READ_FIFO_DELAY : integer;
  attribute C_S11_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S11_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S11_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S11_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S11_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S11_AXI_REGISTER : string;
  attribute C_S11_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S11_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S11_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S11_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S11_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S11_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S11_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S12_AXI_ACLK_RATIO : string;
  attribute C_S12_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S12_AXI_ARB_PRIORITY : integer;
  attribute C_S12_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S12_AXI_DATA_WIDTH : integer;
  attribute C_S12_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S12_AXI_IS_ACLK_ASYNC : string;
  attribute C_S12_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S12_AXI_READ_ACCEPTANCE : integer;
  attribute C_S12_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S12_AXI_READ_FIFO_DELAY : integer;
  attribute C_S12_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S12_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S12_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S12_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S12_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S12_AXI_REGISTER : string;
  attribute C_S12_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S12_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S12_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S12_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S12_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S12_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S12_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S13_AXI_ACLK_RATIO : string;
  attribute C_S13_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S13_AXI_ARB_PRIORITY : integer;
  attribute C_S13_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S13_AXI_DATA_WIDTH : integer;
  attribute C_S13_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S13_AXI_IS_ACLK_ASYNC : string;
  attribute C_S13_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S13_AXI_READ_ACCEPTANCE : integer;
  attribute C_S13_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S13_AXI_READ_FIFO_DELAY : integer;
  attribute C_S13_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S13_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S13_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S13_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S13_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S13_AXI_REGISTER : string;
  attribute C_S13_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S13_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S13_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S13_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S13_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S13_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S13_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S14_AXI_ACLK_RATIO : string;
  attribute C_S14_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S14_AXI_ARB_PRIORITY : integer;
  attribute C_S14_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S14_AXI_DATA_WIDTH : integer;
  attribute C_S14_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S14_AXI_IS_ACLK_ASYNC : string;
  attribute C_S14_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S14_AXI_READ_ACCEPTANCE : integer;
  attribute C_S14_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S14_AXI_READ_FIFO_DELAY : integer;
  attribute C_S14_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S14_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S14_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S14_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S14_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S14_AXI_REGISTER : string;
  attribute C_S14_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S14_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S14_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S14_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S14_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S14_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S14_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S15_AXI_ACLK_RATIO : string;
  attribute C_S15_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S15_AXI_ARB_PRIORITY : integer;
  attribute C_S15_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S15_AXI_DATA_WIDTH : integer;
  attribute C_S15_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S15_AXI_IS_ACLK_ASYNC : string;
  attribute C_S15_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S15_AXI_READ_ACCEPTANCE : integer;
  attribute C_S15_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S15_AXI_READ_FIFO_DELAY : integer;
  attribute C_S15_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S15_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S15_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S15_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S15_AXI_READ_WRITE_SUPPORT of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S15_AXI_REGISTER : string;
  attribute C_S15_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S15_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S15_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S15_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S15_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S15_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S15_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 3;
  attribute C_THREAD_ID_PORT_WIDTH : integer;
  attribute C_THREAD_ID_PORT_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_THREAD_ID_WIDTH : integer;
  attribute C_THREAD_ID_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "yes";
  attribute K : integer;
  attribute K of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 720720;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "axi_interconnect_v1_7_15_top";
  attribute P_AXI_DATA_MAX_WIDTH : integer;
  attribute P_AXI_DATA_MAX_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute P_AXI_ID_WIDTH : integer;
  attribute P_AXI_ID_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 4;
  attribute P_M_AXI_ACLK_RATIO : string;
  attribute P_M_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000001010111111110101000";
  attribute P_M_AXI_BASE_ADDR : string;
  attribute P_M_AXI_BASE_ADDR of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000";
  attribute P_M_AXI_DATA_WIDTH : string;
  attribute P_M_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000";
  attribute P_M_AXI_HIGH_ADDR : string;
  attribute P_M_AXI_HIGH_ADDR of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "64'b1111111111111111111111111111111111111111111111111111111111111111";
  attribute P_M_AXI_READ_ISSUING : string;
  attribute P_M_AXI_READ_ISSUING of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_M_AXI_REGISTER : integer;
  attribute P_M_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute P_M_AXI_WRITE_ISSUING : string;
  attribute P_M_AXI_WRITE_ISSUING of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_OR_DATA_WIDTHS : integer;
  attribute P_OR_DATA_WIDTHS of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 32;
  attribute P_S_AXI_ACLK_RATIO : string;
  attribute P_S_AXI_ACLK_RATIO of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000";
  attribute P_S_AXI_ARB_PRIORITY : string;
  attribute P_S_AXI_ARB_PRIORITY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_BASE_ID : string;
  attribute P_S_AXI_BASE_ID of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000";
  attribute P_S_AXI_DATA_WIDTH : string;
  attribute P_S_AXI_DATA_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000";
  attribute P_S_AXI_IS_ACLK_ASYNC : string;
  attribute P_S_AXI_IS_ACLK_ASYNC of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "16'b0000000000000001";
  attribute P_S_AXI_READ_ACCEPTANCE : string;
  attribute P_S_AXI_READ_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_S_AXI_READ_FIFO_DELAY : string;
  attribute P_S_AXI_READ_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "16'b0000000000000000";
  attribute P_S_AXI_READ_FIFO_DEPTH : string;
  attribute P_S_AXI_READ_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_REGISTER : string;
  attribute P_S_AXI_REGISTER of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_SUPPORTS_READ : string;
  attribute P_S_AXI_SUPPORTS_READ of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "16'b1111111111111111";
  attribute P_S_AXI_SUPPORTS_WRITE : string;
  attribute P_S_AXI_SUPPORTS_WRITE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "16'b1111111111111111";
  attribute P_S_AXI_THREAD_ID_WIDTH : integer;
  attribute P_S_AXI_THREAD_ID_WIDTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is 0;
  attribute P_S_AXI_WRITE_ACCEPTANCE : string;
  attribute P_S_AXI_WRITE_ACCEPTANCE of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_S_AXI_WRITE_FIFO_DELAY : string;
  attribute P_S_AXI_WRITE_FIFO_DELAY of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "16'b0000000000000000";
  attribute P_S_AXI_WRITE_FIFO_DEPTH : string;
  attribute P_S_AXI_WRITE_FIFO_DEPTH of axi_interconnect_0_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
end axi_interconnect_0_axi_interconnect_v1_7_15_top;

architecture STRUCTURE of axi_interconnect_0_axi_interconnect_v1_7_15_top is
  signal \<const0>\ : STD_LOGIC;
  attribute keep : string;
  attribute keep of INTERCONNECT_ACLK : signal is "true";
  attribute keep of INTERCONNECT_ARESETN : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of INTERCONNECT_ARESETN : signal is "true";
  attribute keep of M00_AXI_ACLK : signal is "true";
  attribute keep of S00_AXI_ACLK : signal is "true";
begin
  S00_AXI_BID(0) <= \<const0>\;
  S00_AXI_RID(0) <= \<const0>\;
  S01_AXI_ARESET_OUT_N <= \<const0>\;
  S01_AXI_ARREADY <= \<const0>\;
  S01_AXI_AWREADY <= \<const0>\;
  S01_AXI_BID(0) <= \<const0>\;
  S01_AXI_BRESP(1) <= \<const0>\;
  S01_AXI_BRESP(0) <= \<const0>\;
  S01_AXI_BVALID <= \<const0>\;
  S01_AXI_RDATA(31) <= \<const0>\;
  S01_AXI_RDATA(30) <= \<const0>\;
  S01_AXI_RDATA(29) <= \<const0>\;
  S01_AXI_RDATA(28) <= \<const0>\;
  S01_AXI_RDATA(27) <= \<const0>\;
  S01_AXI_RDATA(26) <= \<const0>\;
  S01_AXI_RDATA(25) <= \<const0>\;
  S01_AXI_RDATA(24) <= \<const0>\;
  S01_AXI_RDATA(23) <= \<const0>\;
  S01_AXI_RDATA(22) <= \<const0>\;
  S01_AXI_RDATA(21) <= \<const0>\;
  S01_AXI_RDATA(20) <= \<const0>\;
  S01_AXI_RDATA(19) <= \<const0>\;
  S01_AXI_RDATA(18) <= \<const0>\;
  S01_AXI_RDATA(17) <= \<const0>\;
  S01_AXI_RDATA(16) <= \<const0>\;
  S01_AXI_RDATA(15) <= \<const0>\;
  S01_AXI_RDATA(14) <= \<const0>\;
  S01_AXI_RDATA(13) <= \<const0>\;
  S01_AXI_RDATA(12) <= \<const0>\;
  S01_AXI_RDATA(11) <= \<const0>\;
  S01_AXI_RDATA(10) <= \<const0>\;
  S01_AXI_RDATA(9) <= \<const0>\;
  S01_AXI_RDATA(8) <= \<const0>\;
  S01_AXI_RDATA(7) <= \<const0>\;
  S01_AXI_RDATA(6) <= \<const0>\;
  S01_AXI_RDATA(5) <= \<const0>\;
  S01_AXI_RDATA(4) <= \<const0>\;
  S01_AXI_RDATA(3) <= \<const0>\;
  S01_AXI_RDATA(2) <= \<const0>\;
  S01_AXI_RDATA(1) <= \<const0>\;
  S01_AXI_RDATA(0) <= \<const0>\;
  S01_AXI_RID(0) <= \<const0>\;
  S01_AXI_RLAST <= \<const0>\;
  S01_AXI_RRESP(1) <= \<const0>\;
  S01_AXI_RRESP(0) <= \<const0>\;
  S01_AXI_RVALID <= \<const0>\;
  S01_AXI_WREADY <= \<const0>\;
  S02_AXI_ARESET_OUT_N <= \<const0>\;
  S02_AXI_ARREADY <= \<const0>\;
  S02_AXI_AWREADY <= \<const0>\;
  S02_AXI_BID(0) <= \<const0>\;
  S02_AXI_BRESP(1) <= \<const0>\;
  S02_AXI_BRESP(0) <= \<const0>\;
  S02_AXI_BVALID <= \<const0>\;
  S02_AXI_RDATA(31) <= \<const0>\;
  S02_AXI_RDATA(30) <= \<const0>\;
  S02_AXI_RDATA(29) <= \<const0>\;
  S02_AXI_RDATA(28) <= \<const0>\;
  S02_AXI_RDATA(27) <= \<const0>\;
  S02_AXI_RDATA(26) <= \<const0>\;
  S02_AXI_RDATA(25) <= \<const0>\;
  S02_AXI_RDATA(24) <= \<const0>\;
  S02_AXI_RDATA(23) <= \<const0>\;
  S02_AXI_RDATA(22) <= \<const0>\;
  S02_AXI_RDATA(21) <= \<const0>\;
  S02_AXI_RDATA(20) <= \<const0>\;
  S02_AXI_RDATA(19) <= \<const0>\;
  S02_AXI_RDATA(18) <= \<const0>\;
  S02_AXI_RDATA(17) <= \<const0>\;
  S02_AXI_RDATA(16) <= \<const0>\;
  S02_AXI_RDATA(15) <= \<const0>\;
  S02_AXI_RDATA(14) <= \<const0>\;
  S02_AXI_RDATA(13) <= \<const0>\;
  S02_AXI_RDATA(12) <= \<const0>\;
  S02_AXI_RDATA(11) <= \<const0>\;
  S02_AXI_RDATA(10) <= \<const0>\;
  S02_AXI_RDATA(9) <= \<const0>\;
  S02_AXI_RDATA(8) <= \<const0>\;
  S02_AXI_RDATA(7) <= \<const0>\;
  S02_AXI_RDATA(6) <= \<const0>\;
  S02_AXI_RDATA(5) <= \<const0>\;
  S02_AXI_RDATA(4) <= \<const0>\;
  S02_AXI_RDATA(3) <= \<const0>\;
  S02_AXI_RDATA(2) <= \<const0>\;
  S02_AXI_RDATA(1) <= \<const0>\;
  S02_AXI_RDATA(0) <= \<const0>\;
  S02_AXI_RID(0) <= \<const0>\;
  S02_AXI_RLAST <= \<const0>\;
  S02_AXI_RRESP(1) <= \<const0>\;
  S02_AXI_RRESP(0) <= \<const0>\;
  S02_AXI_RVALID <= \<const0>\;
  S02_AXI_WREADY <= \<const0>\;
  S03_AXI_ARESET_OUT_N <= \<const0>\;
  S03_AXI_ARREADY <= \<const0>\;
  S03_AXI_AWREADY <= \<const0>\;
  S03_AXI_BID(0) <= \<const0>\;
  S03_AXI_BRESP(1) <= \<const0>\;
  S03_AXI_BRESP(0) <= \<const0>\;
  S03_AXI_BVALID <= \<const0>\;
  S03_AXI_RDATA(31) <= \<const0>\;
  S03_AXI_RDATA(30) <= \<const0>\;
  S03_AXI_RDATA(29) <= \<const0>\;
  S03_AXI_RDATA(28) <= \<const0>\;
  S03_AXI_RDATA(27) <= \<const0>\;
  S03_AXI_RDATA(26) <= \<const0>\;
  S03_AXI_RDATA(25) <= \<const0>\;
  S03_AXI_RDATA(24) <= \<const0>\;
  S03_AXI_RDATA(23) <= \<const0>\;
  S03_AXI_RDATA(22) <= \<const0>\;
  S03_AXI_RDATA(21) <= \<const0>\;
  S03_AXI_RDATA(20) <= \<const0>\;
  S03_AXI_RDATA(19) <= \<const0>\;
  S03_AXI_RDATA(18) <= \<const0>\;
  S03_AXI_RDATA(17) <= \<const0>\;
  S03_AXI_RDATA(16) <= \<const0>\;
  S03_AXI_RDATA(15) <= \<const0>\;
  S03_AXI_RDATA(14) <= \<const0>\;
  S03_AXI_RDATA(13) <= \<const0>\;
  S03_AXI_RDATA(12) <= \<const0>\;
  S03_AXI_RDATA(11) <= \<const0>\;
  S03_AXI_RDATA(10) <= \<const0>\;
  S03_AXI_RDATA(9) <= \<const0>\;
  S03_AXI_RDATA(8) <= \<const0>\;
  S03_AXI_RDATA(7) <= \<const0>\;
  S03_AXI_RDATA(6) <= \<const0>\;
  S03_AXI_RDATA(5) <= \<const0>\;
  S03_AXI_RDATA(4) <= \<const0>\;
  S03_AXI_RDATA(3) <= \<const0>\;
  S03_AXI_RDATA(2) <= \<const0>\;
  S03_AXI_RDATA(1) <= \<const0>\;
  S03_AXI_RDATA(0) <= \<const0>\;
  S03_AXI_RID(0) <= \<const0>\;
  S03_AXI_RLAST <= \<const0>\;
  S03_AXI_RRESP(1) <= \<const0>\;
  S03_AXI_RRESP(0) <= \<const0>\;
  S03_AXI_RVALID <= \<const0>\;
  S03_AXI_WREADY <= \<const0>\;
  S04_AXI_ARESET_OUT_N <= \<const0>\;
  S04_AXI_ARREADY <= \<const0>\;
  S04_AXI_AWREADY <= \<const0>\;
  S04_AXI_BID(0) <= \<const0>\;
  S04_AXI_BRESP(1) <= \<const0>\;
  S04_AXI_BRESP(0) <= \<const0>\;
  S04_AXI_BVALID <= \<const0>\;
  S04_AXI_RDATA(31) <= \<const0>\;
  S04_AXI_RDATA(30) <= \<const0>\;
  S04_AXI_RDATA(29) <= \<const0>\;
  S04_AXI_RDATA(28) <= \<const0>\;
  S04_AXI_RDATA(27) <= \<const0>\;
  S04_AXI_RDATA(26) <= \<const0>\;
  S04_AXI_RDATA(25) <= \<const0>\;
  S04_AXI_RDATA(24) <= \<const0>\;
  S04_AXI_RDATA(23) <= \<const0>\;
  S04_AXI_RDATA(22) <= \<const0>\;
  S04_AXI_RDATA(21) <= \<const0>\;
  S04_AXI_RDATA(20) <= \<const0>\;
  S04_AXI_RDATA(19) <= \<const0>\;
  S04_AXI_RDATA(18) <= \<const0>\;
  S04_AXI_RDATA(17) <= \<const0>\;
  S04_AXI_RDATA(16) <= \<const0>\;
  S04_AXI_RDATA(15) <= \<const0>\;
  S04_AXI_RDATA(14) <= \<const0>\;
  S04_AXI_RDATA(13) <= \<const0>\;
  S04_AXI_RDATA(12) <= \<const0>\;
  S04_AXI_RDATA(11) <= \<const0>\;
  S04_AXI_RDATA(10) <= \<const0>\;
  S04_AXI_RDATA(9) <= \<const0>\;
  S04_AXI_RDATA(8) <= \<const0>\;
  S04_AXI_RDATA(7) <= \<const0>\;
  S04_AXI_RDATA(6) <= \<const0>\;
  S04_AXI_RDATA(5) <= \<const0>\;
  S04_AXI_RDATA(4) <= \<const0>\;
  S04_AXI_RDATA(3) <= \<const0>\;
  S04_AXI_RDATA(2) <= \<const0>\;
  S04_AXI_RDATA(1) <= \<const0>\;
  S04_AXI_RDATA(0) <= \<const0>\;
  S04_AXI_RID(0) <= \<const0>\;
  S04_AXI_RLAST <= \<const0>\;
  S04_AXI_RRESP(1) <= \<const0>\;
  S04_AXI_RRESP(0) <= \<const0>\;
  S04_AXI_RVALID <= \<const0>\;
  S04_AXI_WREADY <= \<const0>\;
  S05_AXI_ARESET_OUT_N <= \<const0>\;
  S05_AXI_ARREADY <= \<const0>\;
  S05_AXI_AWREADY <= \<const0>\;
  S05_AXI_BID(0) <= \<const0>\;
  S05_AXI_BRESP(1) <= \<const0>\;
  S05_AXI_BRESP(0) <= \<const0>\;
  S05_AXI_BVALID <= \<const0>\;
  S05_AXI_RDATA(31) <= \<const0>\;
  S05_AXI_RDATA(30) <= \<const0>\;
  S05_AXI_RDATA(29) <= \<const0>\;
  S05_AXI_RDATA(28) <= \<const0>\;
  S05_AXI_RDATA(27) <= \<const0>\;
  S05_AXI_RDATA(26) <= \<const0>\;
  S05_AXI_RDATA(25) <= \<const0>\;
  S05_AXI_RDATA(24) <= \<const0>\;
  S05_AXI_RDATA(23) <= \<const0>\;
  S05_AXI_RDATA(22) <= \<const0>\;
  S05_AXI_RDATA(21) <= \<const0>\;
  S05_AXI_RDATA(20) <= \<const0>\;
  S05_AXI_RDATA(19) <= \<const0>\;
  S05_AXI_RDATA(18) <= \<const0>\;
  S05_AXI_RDATA(17) <= \<const0>\;
  S05_AXI_RDATA(16) <= \<const0>\;
  S05_AXI_RDATA(15) <= \<const0>\;
  S05_AXI_RDATA(14) <= \<const0>\;
  S05_AXI_RDATA(13) <= \<const0>\;
  S05_AXI_RDATA(12) <= \<const0>\;
  S05_AXI_RDATA(11) <= \<const0>\;
  S05_AXI_RDATA(10) <= \<const0>\;
  S05_AXI_RDATA(9) <= \<const0>\;
  S05_AXI_RDATA(8) <= \<const0>\;
  S05_AXI_RDATA(7) <= \<const0>\;
  S05_AXI_RDATA(6) <= \<const0>\;
  S05_AXI_RDATA(5) <= \<const0>\;
  S05_AXI_RDATA(4) <= \<const0>\;
  S05_AXI_RDATA(3) <= \<const0>\;
  S05_AXI_RDATA(2) <= \<const0>\;
  S05_AXI_RDATA(1) <= \<const0>\;
  S05_AXI_RDATA(0) <= \<const0>\;
  S05_AXI_RID(0) <= \<const0>\;
  S05_AXI_RLAST <= \<const0>\;
  S05_AXI_RRESP(1) <= \<const0>\;
  S05_AXI_RRESP(0) <= \<const0>\;
  S05_AXI_RVALID <= \<const0>\;
  S05_AXI_WREADY <= \<const0>\;
  S06_AXI_ARESET_OUT_N <= \<const0>\;
  S06_AXI_ARREADY <= \<const0>\;
  S06_AXI_AWREADY <= \<const0>\;
  S06_AXI_BID(0) <= \<const0>\;
  S06_AXI_BRESP(1) <= \<const0>\;
  S06_AXI_BRESP(0) <= \<const0>\;
  S06_AXI_BVALID <= \<const0>\;
  S06_AXI_RDATA(31) <= \<const0>\;
  S06_AXI_RDATA(30) <= \<const0>\;
  S06_AXI_RDATA(29) <= \<const0>\;
  S06_AXI_RDATA(28) <= \<const0>\;
  S06_AXI_RDATA(27) <= \<const0>\;
  S06_AXI_RDATA(26) <= \<const0>\;
  S06_AXI_RDATA(25) <= \<const0>\;
  S06_AXI_RDATA(24) <= \<const0>\;
  S06_AXI_RDATA(23) <= \<const0>\;
  S06_AXI_RDATA(22) <= \<const0>\;
  S06_AXI_RDATA(21) <= \<const0>\;
  S06_AXI_RDATA(20) <= \<const0>\;
  S06_AXI_RDATA(19) <= \<const0>\;
  S06_AXI_RDATA(18) <= \<const0>\;
  S06_AXI_RDATA(17) <= \<const0>\;
  S06_AXI_RDATA(16) <= \<const0>\;
  S06_AXI_RDATA(15) <= \<const0>\;
  S06_AXI_RDATA(14) <= \<const0>\;
  S06_AXI_RDATA(13) <= \<const0>\;
  S06_AXI_RDATA(12) <= \<const0>\;
  S06_AXI_RDATA(11) <= \<const0>\;
  S06_AXI_RDATA(10) <= \<const0>\;
  S06_AXI_RDATA(9) <= \<const0>\;
  S06_AXI_RDATA(8) <= \<const0>\;
  S06_AXI_RDATA(7) <= \<const0>\;
  S06_AXI_RDATA(6) <= \<const0>\;
  S06_AXI_RDATA(5) <= \<const0>\;
  S06_AXI_RDATA(4) <= \<const0>\;
  S06_AXI_RDATA(3) <= \<const0>\;
  S06_AXI_RDATA(2) <= \<const0>\;
  S06_AXI_RDATA(1) <= \<const0>\;
  S06_AXI_RDATA(0) <= \<const0>\;
  S06_AXI_RID(0) <= \<const0>\;
  S06_AXI_RLAST <= \<const0>\;
  S06_AXI_RRESP(1) <= \<const0>\;
  S06_AXI_RRESP(0) <= \<const0>\;
  S06_AXI_RVALID <= \<const0>\;
  S06_AXI_WREADY <= \<const0>\;
  S07_AXI_ARESET_OUT_N <= \<const0>\;
  S07_AXI_ARREADY <= \<const0>\;
  S07_AXI_AWREADY <= \<const0>\;
  S07_AXI_BID(0) <= \<const0>\;
  S07_AXI_BRESP(1) <= \<const0>\;
  S07_AXI_BRESP(0) <= \<const0>\;
  S07_AXI_BVALID <= \<const0>\;
  S07_AXI_RDATA(31) <= \<const0>\;
  S07_AXI_RDATA(30) <= \<const0>\;
  S07_AXI_RDATA(29) <= \<const0>\;
  S07_AXI_RDATA(28) <= \<const0>\;
  S07_AXI_RDATA(27) <= \<const0>\;
  S07_AXI_RDATA(26) <= \<const0>\;
  S07_AXI_RDATA(25) <= \<const0>\;
  S07_AXI_RDATA(24) <= \<const0>\;
  S07_AXI_RDATA(23) <= \<const0>\;
  S07_AXI_RDATA(22) <= \<const0>\;
  S07_AXI_RDATA(21) <= \<const0>\;
  S07_AXI_RDATA(20) <= \<const0>\;
  S07_AXI_RDATA(19) <= \<const0>\;
  S07_AXI_RDATA(18) <= \<const0>\;
  S07_AXI_RDATA(17) <= \<const0>\;
  S07_AXI_RDATA(16) <= \<const0>\;
  S07_AXI_RDATA(15) <= \<const0>\;
  S07_AXI_RDATA(14) <= \<const0>\;
  S07_AXI_RDATA(13) <= \<const0>\;
  S07_AXI_RDATA(12) <= \<const0>\;
  S07_AXI_RDATA(11) <= \<const0>\;
  S07_AXI_RDATA(10) <= \<const0>\;
  S07_AXI_RDATA(9) <= \<const0>\;
  S07_AXI_RDATA(8) <= \<const0>\;
  S07_AXI_RDATA(7) <= \<const0>\;
  S07_AXI_RDATA(6) <= \<const0>\;
  S07_AXI_RDATA(5) <= \<const0>\;
  S07_AXI_RDATA(4) <= \<const0>\;
  S07_AXI_RDATA(3) <= \<const0>\;
  S07_AXI_RDATA(2) <= \<const0>\;
  S07_AXI_RDATA(1) <= \<const0>\;
  S07_AXI_RDATA(0) <= \<const0>\;
  S07_AXI_RID(0) <= \<const0>\;
  S07_AXI_RLAST <= \<const0>\;
  S07_AXI_RRESP(1) <= \<const0>\;
  S07_AXI_RRESP(0) <= \<const0>\;
  S07_AXI_RVALID <= \<const0>\;
  S07_AXI_WREADY <= \<const0>\;
  S08_AXI_ARESET_OUT_N <= \<const0>\;
  S08_AXI_ARREADY <= \<const0>\;
  S08_AXI_AWREADY <= \<const0>\;
  S08_AXI_BID(0) <= \<const0>\;
  S08_AXI_BRESP(1) <= \<const0>\;
  S08_AXI_BRESP(0) <= \<const0>\;
  S08_AXI_BVALID <= \<const0>\;
  S08_AXI_RDATA(31) <= \<const0>\;
  S08_AXI_RDATA(30) <= \<const0>\;
  S08_AXI_RDATA(29) <= \<const0>\;
  S08_AXI_RDATA(28) <= \<const0>\;
  S08_AXI_RDATA(27) <= \<const0>\;
  S08_AXI_RDATA(26) <= \<const0>\;
  S08_AXI_RDATA(25) <= \<const0>\;
  S08_AXI_RDATA(24) <= \<const0>\;
  S08_AXI_RDATA(23) <= \<const0>\;
  S08_AXI_RDATA(22) <= \<const0>\;
  S08_AXI_RDATA(21) <= \<const0>\;
  S08_AXI_RDATA(20) <= \<const0>\;
  S08_AXI_RDATA(19) <= \<const0>\;
  S08_AXI_RDATA(18) <= \<const0>\;
  S08_AXI_RDATA(17) <= \<const0>\;
  S08_AXI_RDATA(16) <= \<const0>\;
  S08_AXI_RDATA(15) <= \<const0>\;
  S08_AXI_RDATA(14) <= \<const0>\;
  S08_AXI_RDATA(13) <= \<const0>\;
  S08_AXI_RDATA(12) <= \<const0>\;
  S08_AXI_RDATA(11) <= \<const0>\;
  S08_AXI_RDATA(10) <= \<const0>\;
  S08_AXI_RDATA(9) <= \<const0>\;
  S08_AXI_RDATA(8) <= \<const0>\;
  S08_AXI_RDATA(7) <= \<const0>\;
  S08_AXI_RDATA(6) <= \<const0>\;
  S08_AXI_RDATA(5) <= \<const0>\;
  S08_AXI_RDATA(4) <= \<const0>\;
  S08_AXI_RDATA(3) <= \<const0>\;
  S08_AXI_RDATA(2) <= \<const0>\;
  S08_AXI_RDATA(1) <= \<const0>\;
  S08_AXI_RDATA(0) <= \<const0>\;
  S08_AXI_RID(0) <= \<const0>\;
  S08_AXI_RLAST <= \<const0>\;
  S08_AXI_RRESP(1) <= \<const0>\;
  S08_AXI_RRESP(0) <= \<const0>\;
  S08_AXI_RVALID <= \<const0>\;
  S08_AXI_WREADY <= \<const0>\;
  S09_AXI_ARESET_OUT_N <= \<const0>\;
  S09_AXI_ARREADY <= \<const0>\;
  S09_AXI_AWREADY <= \<const0>\;
  S09_AXI_BID(0) <= \<const0>\;
  S09_AXI_BRESP(1) <= \<const0>\;
  S09_AXI_BRESP(0) <= \<const0>\;
  S09_AXI_BVALID <= \<const0>\;
  S09_AXI_RDATA(31) <= \<const0>\;
  S09_AXI_RDATA(30) <= \<const0>\;
  S09_AXI_RDATA(29) <= \<const0>\;
  S09_AXI_RDATA(28) <= \<const0>\;
  S09_AXI_RDATA(27) <= \<const0>\;
  S09_AXI_RDATA(26) <= \<const0>\;
  S09_AXI_RDATA(25) <= \<const0>\;
  S09_AXI_RDATA(24) <= \<const0>\;
  S09_AXI_RDATA(23) <= \<const0>\;
  S09_AXI_RDATA(22) <= \<const0>\;
  S09_AXI_RDATA(21) <= \<const0>\;
  S09_AXI_RDATA(20) <= \<const0>\;
  S09_AXI_RDATA(19) <= \<const0>\;
  S09_AXI_RDATA(18) <= \<const0>\;
  S09_AXI_RDATA(17) <= \<const0>\;
  S09_AXI_RDATA(16) <= \<const0>\;
  S09_AXI_RDATA(15) <= \<const0>\;
  S09_AXI_RDATA(14) <= \<const0>\;
  S09_AXI_RDATA(13) <= \<const0>\;
  S09_AXI_RDATA(12) <= \<const0>\;
  S09_AXI_RDATA(11) <= \<const0>\;
  S09_AXI_RDATA(10) <= \<const0>\;
  S09_AXI_RDATA(9) <= \<const0>\;
  S09_AXI_RDATA(8) <= \<const0>\;
  S09_AXI_RDATA(7) <= \<const0>\;
  S09_AXI_RDATA(6) <= \<const0>\;
  S09_AXI_RDATA(5) <= \<const0>\;
  S09_AXI_RDATA(4) <= \<const0>\;
  S09_AXI_RDATA(3) <= \<const0>\;
  S09_AXI_RDATA(2) <= \<const0>\;
  S09_AXI_RDATA(1) <= \<const0>\;
  S09_AXI_RDATA(0) <= \<const0>\;
  S09_AXI_RID(0) <= \<const0>\;
  S09_AXI_RLAST <= \<const0>\;
  S09_AXI_RRESP(1) <= \<const0>\;
  S09_AXI_RRESP(0) <= \<const0>\;
  S09_AXI_RVALID <= \<const0>\;
  S09_AXI_WREADY <= \<const0>\;
  S10_AXI_ARESET_OUT_N <= \<const0>\;
  S10_AXI_ARREADY <= \<const0>\;
  S10_AXI_AWREADY <= \<const0>\;
  S10_AXI_BID(0) <= \<const0>\;
  S10_AXI_BRESP(1) <= \<const0>\;
  S10_AXI_BRESP(0) <= \<const0>\;
  S10_AXI_BVALID <= \<const0>\;
  S10_AXI_RDATA(31) <= \<const0>\;
  S10_AXI_RDATA(30) <= \<const0>\;
  S10_AXI_RDATA(29) <= \<const0>\;
  S10_AXI_RDATA(28) <= \<const0>\;
  S10_AXI_RDATA(27) <= \<const0>\;
  S10_AXI_RDATA(26) <= \<const0>\;
  S10_AXI_RDATA(25) <= \<const0>\;
  S10_AXI_RDATA(24) <= \<const0>\;
  S10_AXI_RDATA(23) <= \<const0>\;
  S10_AXI_RDATA(22) <= \<const0>\;
  S10_AXI_RDATA(21) <= \<const0>\;
  S10_AXI_RDATA(20) <= \<const0>\;
  S10_AXI_RDATA(19) <= \<const0>\;
  S10_AXI_RDATA(18) <= \<const0>\;
  S10_AXI_RDATA(17) <= \<const0>\;
  S10_AXI_RDATA(16) <= \<const0>\;
  S10_AXI_RDATA(15) <= \<const0>\;
  S10_AXI_RDATA(14) <= \<const0>\;
  S10_AXI_RDATA(13) <= \<const0>\;
  S10_AXI_RDATA(12) <= \<const0>\;
  S10_AXI_RDATA(11) <= \<const0>\;
  S10_AXI_RDATA(10) <= \<const0>\;
  S10_AXI_RDATA(9) <= \<const0>\;
  S10_AXI_RDATA(8) <= \<const0>\;
  S10_AXI_RDATA(7) <= \<const0>\;
  S10_AXI_RDATA(6) <= \<const0>\;
  S10_AXI_RDATA(5) <= \<const0>\;
  S10_AXI_RDATA(4) <= \<const0>\;
  S10_AXI_RDATA(3) <= \<const0>\;
  S10_AXI_RDATA(2) <= \<const0>\;
  S10_AXI_RDATA(1) <= \<const0>\;
  S10_AXI_RDATA(0) <= \<const0>\;
  S10_AXI_RID(0) <= \<const0>\;
  S10_AXI_RLAST <= \<const0>\;
  S10_AXI_RRESP(1) <= \<const0>\;
  S10_AXI_RRESP(0) <= \<const0>\;
  S10_AXI_RVALID <= \<const0>\;
  S10_AXI_WREADY <= \<const0>\;
  S11_AXI_ARESET_OUT_N <= \<const0>\;
  S11_AXI_ARREADY <= \<const0>\;
  S11_AXI_AWREADY <= \<const0>\;
  S11_AXI_BID(0) <= \<const0>\;
  S11_AXI_BRESP(1) <= \<const0>\;
  S11_AXI_BRESP(0) <= \<const0>\;
  S11_AXI_BVALID <= \<const0>\;
  S11_AXI_RDATA(31) <= \<const0>\;
  S11_AXI_RDATA(30) <= \<const0>\;
  S11_AXI_RDATA(29) <= \<const0>\;
  S11_AXI_RDATA(28) <= \<const0>\;
  S11_AXI_RDATA(27) <= \<const0>\;
  S11_AXI_RDATA(26) <= \<const0>\;
  S11_AXI_RDATA(25) <= \<const0>\;
  S11_AXI_RDATA(24) <= \<const0>\;
  S11_AXI_RDATA(23) <= \<const0>\;
  S11_AXI_RDATA(22) <= \<const0>\;
  S11_AXI_RDATA(21) <= \<const0>\;
  S11_AXI_RDATA(20) <= \<const0>\;
  S11_AXI_RDATA(19) <= \<const0>\;
  S11_AXI_RDATA(18) <= \<const0>\;
  S11_AXI_RDATA(17) <= \<const0>\;
  S11_AXI_RDATA(16) <= \<const0>\;
  S11_AXI_RDATA(15) <= \<const0>\;
  S11_AXI_RDATA(14) <= \<const0>\;
  S11_AXI_RDATA(13) <= \<const0>\;
  S11_AXI_RDATA(12) <= \<const0>\;
  S11_AXI_RDATA(11) <= \<const0>\;
  S11_AXI_RDATA(10) <= \<const0>\;
  S11_AXI_RDATA(9) <= \<const0>\;
  S11_AXI_RDATA(8) <= \<const0>\;
  S11_AXI_RDATA(7) <= \<const0>\;
  S11_AXI_RDATA(6) <= \<const0>\;
  S11_AXI_RDATA(5) <= \<const0>\;
  S11_AXI_RDATA(4) <= \<const0>\;
  S11_AXI_RDATA(3) <= \<const0>\;
  S11_AXI_RDATA(2) <= \<const0>\;
  S11_AXI_RDATA(1) <= \<const0>\;
  S11_AXI_RDATA(0) <= \<const0>\;
  S11_AXI_RID(0) <= \<const0>\;
  S11_AXI_RLAST <= \<const0>\;
  S11_AXI_RRESP(1) <= \<const0>\;
  S11_AXI_RRESP(0) <= \<const0>\;
  S11_AXI_RVALID <= \<const0>\;
  S11_AXI_WREADY <= \<const0>\;
  S12_AXI_ARESET_OUT_N <= \<const0>\;
  S12_AXI_ARREADY <= \<const0>\;
  S12_AXI_AWREADY <= \<const0>\;
  S12_AXI_BID(0) <= \<const0>\;
  S12_AXI_BRESP(1) <= \<const0>\;
  S12_AXI_BRESP(0) <= \<const0>\;
  S12_AXI_BVALID <= \<const0>\;
  S12_AXI_RDATA(31) <= \<const0>\;
  S12_AXI_RDATA(30) <= \<const0>\;
  S12_AXI_RDATA(29) <= \<const0>\;
  S12_AXI_RDATA(28) <= \<const0>\;
  S12_AXI_RDATA(27) <= \<const0>\;
  S12_AXI_RDATA(26) <= \<const0>\;
  S12_AXI_RDATA(25) <= \<const0>\;
  S12_AXI_RDATA(24) <= \<const0>\;
  S12_AXI_RDATA(23) <= \<const0>\;
  S12_AXI_RDATA(22) <= \<const0>\;
  S12_AXI_RDATA(21) <= \<const0>\;
  S12_AXI_RDATA(20) <= \<const0>\;
  S12_AXI_RDATA(19) <= \<const0>\;
  S12_AXI_RDATA(18) <= \<const0>\;
  S12_AXI_RDATA(17) <= \<const0>\;
  S12_AXI_RDATA(16) <= \<const0>\;
  S12_AXI_RDATA(15) <= \<const0>\;
  S12_AXI_RDATA(14) <= \<const0>\;
  S12_AXI_RDATA(13) <= \<const0>\;
  S12_AXI_RDATA(12) <= \<const0>\;
  S12_AXI_RDATA(11) <= \<const0>\;
  S12_AXI_RDATA(10) <= \<const0>\;
  S12_AXI_RDATA(9) <= \<const0>\;
  S12_AXI_RDATA(8) <= \<const0>\;
  S12_AXI_RDATA(7) <= \<const0>\;
  S12_AXI_RDATA(6) <= \<const0>\;
  S12_AXI_RDATA(5) <= \<const0>\;
  S12_AXI_RDATA(4) <= \<const0>\;
  S12_AXI_RDATA(3) <= \<const0>\;
  S12_AXI_RDATA(2) <= \<const0>\;
  S12_AXI_RDATA(1) <= \<const0>\;
  S12_AXI_RDATA(0) <= \<const0>\;
  S12_AXI_RID(0) <= \<const0>\;
  S12_AXI_RLAST <= \<const0>\;
  S12_AXI_RRESP(1) <= \<const0>\;
  S12_AXI_RRESP(0) <= \<const0>\;
  S12_AXI_RVALID <= \<const0>\;
  S12_AXI_WREADY <= \<const0>\;
  S13_AXI_ARESET_OUT_N <= \<const0>\;
  S13_AXI_ARREADY <= \<const0>\;
  S13_AXI_AWREADY <= \<const0>\;
  S13_AXI_BID(0) <= \<const0>\;
  S13_AXI_BRESP(1) <= \<const0>\;
  S13_AXI_BRESP(0) <= \<const0>\;
  S13_AXI_BVALID <= \<const0>\;
  S13_AXI_RDATA(31) <= \<const0>\;
  S13_AXI_RDATA(30) <= \<const0>\;
  S13_AXI_RDATA(29) <= \<const0>\;
  S13_AXI_RDATA(28) <= \<const0>\;
  S13_AXI_RDATA(27) <= \<const0>\;
  S13_AXI_RDATA(26) <= \<const0>\;
  S13_AXI_RDATA(25) <= \<const0>\;
  S13_AXI_RDATA(24) <= \<const0>\;
  S13_AXI_RDATA(23) <= \<const0>\;
  S13_AXI_RDATA(22) <= \<const0>\;
  S13_AXI_RDATA(21) <= \<const0>\;
  S13_AXI_RDATA(20) <= \<const0>\;
  S13_AXI_RDATA(19) <= \<const0>\;
  S13_AXI_RDATA(18) <= \<const0>\;
  S13_AXI_RDATA(17) <= \<const0>\;
  S13_AXI_RDATA(16) <= \<const0>\;
  S13_AXI_RDATA(15) <= \<const0>\;
  S13_AXI_RDATA(14) <= \<const0>\;
  S13_AXI_RDATA(13) <= \<const0>\;
  S13_AXI_RDATA(12) <= \<const0>\;
  S13_AXI_RDATA(11) <= \<const0>\;
  S13_AXI_RDATA(10) <= \<const0>\;
  S13_AXI_RDATA(9) <= \<const0>\;
  S13_AXI_RDATA(8) <= \<const0>\;
  S13_AXI_RDATA(7) <= \<const0>\;
  S13_AXI_RDATA(6) <= \<const0>\;
  S13_AXI_RDATA(5) <= \<const0>\;
  S13_AXI_RDATA(4) <= \<const0>\;
  S13_AXI_RDATA(3) <= \<const0>\;
  S13_AXI_RDATA(2) <= \<const0>\;
  S13_AXI_RDATA(1) <= \<const0>\;
  S13_AXI_RDATA(0) <= \<const0>\;
  S13_AXI_RID(0) <= \<const0>\;
  S13_AXI_RLAST <= \<const0>\;
  S13_AXI_RRESP(1) <= \<const0>\;
  S13_AXI_RRESP(0) <= \<const0>\;
  S13_AXI_RVALID <= \<const0>\;
  S13_AXI_WREADY <= \<const0>\;
  S14_AXI_ARESET_OUT_N <= \<const0>\;
  S14_AXI_ARREADY <= \<const0>\;
  S14_AXI_AWREADY <= \<const0>\;
  S14_AXI_BID(0) <= \<const0>\;
  S14_AXI_BRESP(1) <= \<const0>\;
  S14_AXI_BRESP(0) <= \<const0>\;
  S14_AXI_BVALID <= \<const0>\;
  S14_AXI_RDATA(31) <= \<const0>\;
  S14_AXI_RDATA(30) <= \<const0>\;
  S14_AXI_RDATA(29) <= \<const0>\;
  S14_AXI_RDATA(28) <= \<const0>\;
  S14_AXI_RDATA(27) <= \<const0>\;
  S14_AXI_RDATA(26) <= \<const0>\;
  S14_AXI_RDATA(25) <= \<const0>\;
  S14_AXI_RDATA(24) <= \<const0>\;
  S14_AXI_RDATA(23) <= \<const0>\;
  S14_AXI_RDATA(22) <= \<const0>\;
  S14_AXI_RDATA(21) <= \<const0>\;
  S14_AXI_RDATA(20) <= \<const0>\;
  S14_AXI_RDATA(19) <= \<const0>\;
  S14_AXI_RDATA(18) <= \<const0>\;
  S14_AXI_RDATA(17) <= \<const0>\;
  S14_AXI_RDATA(16) <= \<const0>\;
  S14_AXI_RDATA(15) <= \<const0>\;
  S14_AXI_RDATA(14) <= \<const0>\;
  S14_AXI_RDATA(13) <= \<const0>\;
  S14_AXI_RDATA(12) <= \<const0>\;
  S14_AXI_RDATA(11) <= \<const0>\;
  S14_AXI_RDATA(10) <= \<const0>\;
  S14_AXI_RDATA(9) <= \<const0>\;
  S14_AXI_RDATA(8) <= \<const0>\;
  S14_AXI_RDATA(7) <= \<const0>\;
  S14_AXI_RDATA(6) <= \<const0>\;
  S14_AXI_RDATA(5) <= \<const0>\;
  S14_AXI_RDATA(4) <= \<const0>\;
  S14_AXI_RDATA(3) <= \<const0>\;
  S14_AXI_RDATA(2) <= \<const0>\;
  S14_AXI_RDATA(1) <= \<const0>\;
  S14_AXI_RDATA(0) <= \<const0>\;
  S14_AXI_RID(0) <= \<const0>\;
  S14_AXI_RLAST <= \<const0>\;
  S14_AXI_RRESP(1) <= \<const0>\;
  S14_AXI_RRESP(0) <= \<const0>\;
  S14_AXI_RVALID <= \<const0>\;
  S14_AXI_WREADY <= \<const0>\;
  S15_AXI_ARESET_OUT_N <= \<const0>\;
  S15_AXI_ARREADY <= \<const0>\;
  S15_AXI_AWREADY <= \<const0>\;
  S15_AXI_BID(0) <= \<const0>\;
  S15_AXI_BRESP(1) <= \<const0>\;
  S15_AXI_BRESP(0) <= \<const0>\;
  S15_AXI_BVALID <= \<const0>\;
  S15_AXI_RDATA(31) <= \<const0>\;
  S15_AXI_RDATA(30) <= \<const0>\;
  S15_AXI_RDATA(29) <= \<const0>\;
  S15_AXI_RDATA(28) <= \<const0>\;
  S15_AXI_RDATA(27) <= \<const0>\;
  S15_AXI_RDATA(26) <= \<const0>\;
  S15_AXI_RDATA(25) <= \<const0>\;
  S15_AXI_RDATA(24) <= \<const0>\;
  S15_AXI_RDATA(23) <= \<const0>\;
  S15_AXI_RDATA(22) <= \<const0>\;
  S15_AXI_RDATA(21) <= \<const0>\;
  S15_AXI_RDATA(20) <= \<const0>\;
  S15_AXI_RDATA(19) <= \<const0>\;
  S15_AXI_RDATA(18) <= \<const0>\;
  S15_AXI_RDATA(17) <= \<const0>\;
  S15_AXI_RDATA(16) <= \<const0>\;
  S15_AXI_RDATA(15) <= \<const0>\;
  S15_AXI_RDATA(14) <= \<const0>\;
  S15_AXI_RDATA(13) <= \<const0>\;
  S15_AXI_RDATA(12) <= \<const0>\;
  S15_AXI_RDATA(11) <= \<const0>\;
  S15_AXI_RDATA(10) <= \<const0>\;
  S15_AXI_RDATA(9) <= \<const0>\;
  S15_AXI_RDATA(8) <= \<const0>\;
  S15_AXI_RDATA(7) <= \<const0>\;
  S15_AXI_RDATA(6) <= \<const0>\;
  S15_AXI_RDATA(5) <= \<const0>\;
  S15_AXI_RDATA(4) <= \<const0>\;
  S15_AXI_RDATA(3) <= \<const0>\;
  S15_AXI_RDATA(2) <= \<const0>\;
  S15_AXI_RDATA(1) <= \<const0>\;
  S15_AXI_RDATA(0) <= \<const0>\;
  S15_AXI_RID(0) <= \<const0>\;
  S15_AXI_RLAST <= \<const0>\;
  S15_AXI_RRESP(1) <= \<const0>\;
  S15_AXI_RRESP(0) <= \<const0>\;
  S15_AXI_RVALID <= \<const0>\;
  S15_AXI_WREADY <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
axi_interconnect_inst: entity work.axi_interconnect_0_axi_interconnect_v1_7_15_axi_interconnect
     port map (
      DEBUG_MC_MP_BRESP(6 downto 3) => M00_AXI_BID(3 downto 0),
      DEBUG_MC_MP_BRESP(2 downto 1) => M00_AXI_BRESP(1 downto 0),
      DEBUG_MC_MP_BRESP(0) => M00_AXI_BVALID,
      DEBUG_MC_MP_RDATACONTROL(7 downto 4) => M00_AXI_RID(3 downto 0),
      DEBUG_MC_MP_RDATACONTROL(3 downto 2) => M00_AXI_RRESP(1 downto 0),
      DEBUG_MC_MP_RDATACONTROL(1) => M00_AXI_RLAST,
      DEBUG_MC_MP_RDATACONTROL(0) => M00_AXI_RVALID,
      DEBUG_MP_MR_ARADDRCONTROL(25 downto 22) => M00_AXI_ARID(3 downto 0),
      DEBUG_MP_MR_ARADDRCONTROL(21 downto 19) => M00_AXI_ARPROT(2 downto 0),
      DEBUG_MP_MR_ARADDRCONTROL(18 downto 15) => M00_AXI_ARCACHE(3 downto 0),
      DEBUG_MP_MR_ARADDRCONTROL(14) => M00_AXI_ARLOCK,
      DEBUG_MP_MR_ARADDRCONTROL(13 downto 12) => M00_AXI_ARBURST(1 downto 0),
      DEBUG_MP_MR_ARADDRCONTROL(11 downto 9) => M00_AXI_ARSIZE(2 downto 0),
      DEBUG_MP_MR_ARADDRCONTROL(8 downto 1) => M00_AXI_ARLEN(7 downto 0),
      DEBUG_MP_MR_ARADDRCONTROL(0) => M00_AXI_ARVALID,
      DEBUG_MP_MR_AWADDRCONTROL(25 downto 22) => M00_AXI_AWID(3 downto 0),
      DEBUG_MP_MR_AWADDRCONTROL(21 downto 19) => M00_AXI_AWPROT(2 downto 0),
      DEBUG_MP_MR_AWADDRCONTROL(18 downto 15) => M00_AXI_AWCACHE(3 downto 0),
      DEBUG_MP_MR_AWADDRCONTROL(14) => M00_AXI_AWLOCK,
      DEBUG_MP_MR_AWADDRCONTROL(13 downto 12) => M00_AXI_AWBURST(1 downto 0),
      DEBUG_MP_MR_AWADDRCONTROL(11 downto 9) => M00_AXI_AWSIZE(2 downto 0),
      DEBUG_MP_MR_AWADDRCONTROL(8 downto 1) => M00_AXI_AWLEN(7 downto 0),
      DEBUG_MP_MR_AWADDRCONTROL(0) => M00_AXI_AWVALID,
      DEBUG_MP_MR_WDATACONTROL(5 downto 2) => M00_AXI_WSTRB(3 downto 0),
      DEBUG_MP_MR_WDATACONTROL(1) => M00_AXI_WLAST,
      DEBUG_MP_MR_WDATACONTROL(0) => M00_AXI_WVALID,
      DEBUG_SR_SC_ARADDRCONTROL(21 downto 19) => S00_AXI_ARPROT(2 downto 0),
      DEBUG_SR_SC_ARADDRCONTROL(18 downto 15) => S00_AXI_ARCACHE(3 downto 0),
      DEBUG_SR_SC_ARADDRCONTROL(14) => S00_AXI_ARLOCK,
      DEBUG_SR_SC_ARADDRCONTROL(13 downto 12) => S00_AXI_ARBURST(1 downto 0),
      DEBUG_SR_SC_ARADDRCONTROL(11 downto 9) => S00_AXI_ARSIZE(2 downto 0),
      DEBUG_SR_SC_ARADDRCONTROL(8 downto 1) => S00_AXI_ARLEN(7 downto 0),
      DEBUG_SR_SC_ARADDRCONTROL(0) => S00_AXI_ARVALID,
      DEBUG_SR_SC_AWADDRCONTROL(21 downto 19) => S00_AXI_AWPROT(2 downto 0),
      DEBUG_SR_SC_AWADDRCONTROL(18 downto 15) => S00_AXI_AWCACHE(3 downto 0),
      DEBUG_SR_SC_AWADDRCONTROL(14) => S00_AXI_AWLOCK,
      DEBUG_SR_SC_AWADDRCONTROL(13 downto 12) => S00_AXI_AWBURST(1 downto 0),
      DEBUG_SR_SC_AWADDRCONTROL(11 downto 9) => S00_AXI_AWSIZE(2 downto 0),
      DEBUG_SR_SC_AWADDRCONTROL(8 downto 1) => S00_AXI_AWLEN(7 downto 0),
      DEBUG_SR_SC_AWADDRCONTROL(0) => S00_AXI_AWVALID,
      DEBUG_SR_SC_BRESP(2 downto 1) => S00_AXI_BRESP(1 downto 0),
      DEBUG_SR_SC_BRESP(0) => S00_AXI_BVALID,
      DEBUG_SR_SC_RDATACONTROL(3 downto 2) => S00_AXI_RRESP(1 downto 0),
      DEBUG_SR_SC_RDATACONTROL(1) => S00_AXI_RLAST,
      DEBUG_SR_SC_RDATACONTROL(0) => S00_AXI_RVALID,
      DEBUG_SR_SC_WDATACONTROL(5 downto 2) => S00_AXI_WSTRB(3 downto 0),
      DEBUG_SR_SC_WDATACONTROL(1) => S00_AXI_WLAST,
      DEBUG_SR_SC_WDATACONTROL(0) => S00_AXI_WVALID,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      INTERCONNECT_ARESETN => INTERCONNECT_ARESETN,
      M00_AXI_ACLK => M00_AXI_ACLK,
      M00_AXI_ARADDR(31 downto 0) => M00_AXI_ARADDR(31 downto 0),
      M00_AXI_ARESET_OUT_N => M00_AXI_ARESET_OUT_N,
      M00_AXI_ARQOS(3 downto 0) => M00_AXI_ARQOS(3 downto 0),
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      M00_AXI_AWADDR(31 downto 0) => M00_AXI_AWADDR(31 downto 0),
      M00_AXI_AWQOS(3 downto 0) => M00_AXI_AWQOS(3 downto 0),
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_BREADY => M00_AXI_BREADY,
      M00_AXI_RDATA(31 downto 0) => M00_AXI_RDATA(31 downto 0),
      M00_AXI_RREADY => M00_AXI_RREADY,
      M00_AXI_WDATA(31 downto 0) => M00_AXI_WDATA(31 downto 0),
      M00_AXI_WREADY => M00_AXI_WREADY,
      S00_AXI_ACLK => S00_AXI_ACLK,
      S00_AXI_ARADDR(31 downto 0) => S00_AXI_ARADDR(31 downto 0),
      S00_AXI_ARESET_OUT_N => S00_AXI_ARESET_OUT_N,
      S00_AXI_ARQOS(3 downto 0) => S00_AXI_ARQOS(3 downto 0),
      S00_AXI_ARREADY => S00_AXI_ARREADY,
      S00_AXI_AWADDR(31 downto 0) => S00_AXI_AWADDR(31 downto 0),
      S00_AXI_AWQOS(3 downto 0) => S00_AXI_AWQOS(3 downto 0),
      S00_AXI_AWREADY => S00_AXI_AWREADY,
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_RDATA(31 downto 0) => S00_AXI_RDATA(31 downto 0),
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_WDATA(31 downto 0) => S00_AXI_WDATA(31 downto 0),
      S00_AXI_WREADY => S00_AXI_WREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_interconnect_0 is
  port (
    INTERCONNECT_ACLK : in STD_LOGIC;
    INTERCONNECT_ARESETN : in STD_LOGIC;
    S00_AXI_ARESET_OUT_N : out STD_LOGIC;
    S00_AXI_ACLK : in STD_LOGIC;
    S00_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_AWLOCK : in STD_LOGIC;
    S00_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_AWVALID : in STD_LOGIC;
    S00_AXI_AWREADY : out STD_LOGIC;
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_WLAST : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    S00_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_BVALID : out STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    S00_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_ARLOCK : in STD_LOGIC;
    S00_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    S00_AXI_ARREADY : out STD_LOGIC;
    S00_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RLAST : out STD_LOGIC;
    S00_AXI_RVALID : out STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    M00_AXI_ACLK : in STD_LOGIC;
    M00_AXI_AWID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_AWLOCK : out STD_LOGIC;
    M00_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWVALID : out STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_WLAST : out STD_LOGIC;
    M00_AXI_WVALID : out STD_LOGIC;
    M00_AXI_WREADY : in STD_LOGIC;
    M00_AXI_BID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_BVALID : in STD_LOGIC;
    M00_AXI_BREADY : out STD_LOGIC;
    M00_AXI_ARID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_ARLOCK : out STD_LOGIC;
    M00_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARVALID : out STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    M00_AXI_RID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_RLAST : in STD_LOGIC;
    M00_AXI_RVALID : in STD_LOGIC;
    M00_AXI_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of axi_interconnect_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_interconnect_0 : entity is "axi_interconnect_0,axi_interconnect_v1_7_15_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_interconnect_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_interconnect_0 : entity is "axi_interconnect_v1_7_15_top,Vivado 2018.3";
end axi_interconnect_0;

architecture STRUCTURE of axi_interconnect_0 is
  signal NLW_inst_S01_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S01_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S01_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S01_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S01_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S01_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S01_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S01_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S01_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S01_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S01_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S01_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S02_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S02_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S02_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S02_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S02_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S03_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S03_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S03_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S03_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S03_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S04_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S04_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S04_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S04_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S04_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S05_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S05_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S05_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S05_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S05_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S06_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S06_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S06_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S06_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S06_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S07_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S07_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S07_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S07_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S07_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S08_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S08_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S08_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S08_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S08_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S09_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S09_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S09_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S09_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S09_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S10_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S10_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S10_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S10_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S10_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S11_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S11_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S11_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S11_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S11_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S12_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S12_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S12_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S12_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S12_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S13_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S13_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S13_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S13_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S13_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S14_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S14_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S14_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S14_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S14_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S15_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S15_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S15_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S15_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S15_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexu";
  attribute C_INTERCONNECT_DATA_WIDTH : integer;
  attribute C_INTERCONNECT_DATA_WIDTH of inst : label is 32;
  attribute C_M00_AXI_ACLK_RATIO : string;
  attribute C_M00_AXI_ACLK_RATIO of inst : label is "1:2";
  attribute C_M00_AXI_DATA_WIDTH : integer;
  attribute C_M00_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M00_AXI_IS_ACLK_ASYNC : string;
  attribute C_M00_AXI_IS_ACLK_ASYNC of inst : label is "1'b1";
  attribute C_M00_AXI_READ_FIFO_DELAY : integer;
  attribute C_M00_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_M00_AXI_READ_FIFO_DEPTH : integer;
  attribute C_M00_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_M00_AXI_READ_ISSUING : integer;
  attribute C_M00_AXI_READ_ISSUING of inst : label is 1;
  attribute C_M00_AXI_REGISTER : string;
  attribute C_M00_AXI_REGISTER of inst : label is "1'b0";
  attribute C_M00_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_M00_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_M00_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_M00_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_M00_AXI_WRITE_ISSUING : integer;
  attribute C_M00_AXI_WRITE_ISSUING of inst : label is 1;
  attribute C_NUM_SLAVE_PORTS : integer;
  attribute C_NUM_SLAVE_PORTS of inst : label is 1;
  attribute C_S00_AXI_ACLK_RATIO : string;
  attribute C_S00_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S00_AXI_ARB_PRIORITY : integer;
  attribute C_S00_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S00_AXI_IS_ACLK_ASYNC : string;
  attribute C_S00_AXI_IS_ACLK_ASYNC of inst : label is "1'b1";
  attribute C_S00_AXI_READ_ACCEPTANCE : integer;
  attribute C_S00_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S00_AXI_READ_FIFO_DELAY : integer;
  attribute C_S00_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S00_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S00_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S00_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S00_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S00_AXI_REGISTER : string;
  attribute C_S00_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S00_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S00_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S00_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S00_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S00_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S00_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S01_AXI_ACLK_RATIO : string;
  attribute C_S01_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S01_AXI_ARB_PRIORITY : integer;
  attribute C_S01_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S01_AXI_DATA_WIDTH : integer;
  attribute C_S01_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S01_AXI_IS_ACLK_ASYNC : string;
  attribute C_S01_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S01_AXI_READ_ACCEPTANCE : integer;
  attribute C_S01_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S01_AXI_READ_FIFO_DELAY : integer;
  attribute C_S01_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S01_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S01_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S01_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S01_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S01_AXI_REGISTER : string;
  attribute C_S01_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S01_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S01_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S01_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S01_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S01_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S01_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S02_AXI_ACLK_RATIO : string;
  attribute C_S02_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S02_AXI_ARB_PRIORITY : integer;
  attribute C_S02_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S02_AXI_DATA_WIDTH : integer;
  attribute C_S02_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S02_AXI_IS_ACLK_ASYNC : string;
  attribute C_S02_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S02_AXI_READ_ACCEPTANCE : integer;
  attribute C_S02_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S02_AXI_READ_FIFO_DELAY : integer;
  attribute C_S02_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S02_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S02_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S02_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S02_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S02_AXI_REGISTER : string;
  attribute C_S02_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S02_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S02_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S02_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S02_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S02_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S02_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S03_AXI_ACLK_RATIO : string;
  attribute C_S03_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S03_AXI_ARB_PRIORITY : integer;
  attribute C_S03_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S03_AXI_DATA_WIDTH : integer;
  attribute C_S03_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S03_AXI_IS_ACLK_ASYNC : string;
  attribute C_S03_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S03_AXI_READ_ACCEPTANCE : integer;
  attribute C_S03_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S03_AXI_READ_FIFO_DELAY : integer;
  attribute C_S03_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S03_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S03_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S03_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S03_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S03_AXI_REGISTER : string;
  attribute C_S03_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S03_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S03_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S03_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S03_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S03_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S03_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S04_AXI_ACLK_RATIO : string;
  attribute C_S04_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S04_AXI_ARB_PRIORITY : integer;
  attribute C_S04_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S04_AXI_DATA_WIDTH : integer;
  attribute C_S04_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S04_AXI_IS_ACLK_ASYNC : string;
  attribute C_S04_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S04_AXI_READ_ACCEPTANCE : integer;
  attribute C_S04_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S04_AXI_READ_FIFO_DELAY : integer;
  attribute C_S04_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S04_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S04_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S04_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S04_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S04_AXI_REGISTER : string;
  attribute C_S04_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S04_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S04_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S04_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S04_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S04_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S04_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S05_AXI_ACLK_RATIO : string;
  attribute C_S05_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S05_AXI_ARB_PRIORITY : integer;
  attribute C_S05_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S05_AXI_DATA_WIDTH : integer;
  attribute C_S05_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S05_AXI_IS_ACLK_ASYNC : string;
  attribute C_S05_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S05_AXI_READ_ACCEPTANCE : integer;
  attribute C_S05_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S05_AXI_READ_FIFO_DELAY : integer;
  attribute C_S05_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S05_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S05_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S05_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S05_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S05_AXI_REGISTER : string;
  attribute C_S05_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S05_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S05_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S05_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S05_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S05_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S05_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S06_AXI_ACLK_RATIO : string;
  attribute C_S06_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S06_AXI_ARB_PRIORITY : integer;
  attribute C_S06_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S06_AXI_DATA_WIDTH : integer;
  attribute C_S06_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S06_AXI_IS_ACLK_ASYNC : string;
  attribute C_S06_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S06_AXI_READ_ACCEPTANCE : integer;
  attribute C_S06_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S06_AXI_READ_FIFO_DELAY : integer;
  attribute C_S06_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S06_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S06_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S06_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S06_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S06_AXI_REGISTER : string;
  attribute C_S06_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S06_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S06_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S06_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S06_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S06_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S06_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S07_AXI_ACLK_RATIO : string;
  attribute C_S07_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S07_AXI_ARB_PRIORITY : integer;
  attribute C_S07_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S07_AXI_DATA_WIDTH : integer;
  attribute C_S07_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S07_AXI_IS_ACLK_ASYNC : string;
  attribute C_S07_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S07_AXI_READ_ACCEPTANCE : integer;
  attribute C_S07_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S07_AXI_READ_FIFO_DELAY : integer;
  attribute C_S07_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S07_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S07_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S07_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S07_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S07_AXI_REGISTER : string;
  attribute C_S07_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S07_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S07_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S07_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S07_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S07_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S07_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S08_AXI_ACLK_RATIO : string;
  attribute C_S08_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S08_AXI_ARB_PRIORITY : integer;
  attribute C_S08_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S08_AXI_DATA_WIDTH : integer;
  attribute C_S08_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S08_AXI_IS_ACLK_ASYNC : string;
  attribute C_S08_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S08_AXI_READ_ACCEPTANCE : integer;
  attribute C_S08_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S08_AXI_READ_FIFO_DELAY : integer;
  attribute C_S08_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S08_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S08_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S08_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S08_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S08_AXI_REGISTER : string;
  attribute C_S08_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S08_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S08_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S08_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S08_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S08_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S08_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S09_AXI_ACLK_RATIO : string;
  attribute C_S09_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S09_AXI_ARB_PRIORITY : integer;
  attribute C_S09_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S09_AXI_DATA_WIDTH : integer;
  attribute C_S09_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S09_AXI_IS_ACLK_ASYNC : string;
  attribute C_S09_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S09_AXI_READ_ACCEPTANCE : integer;
  attribute C_S09_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S09_AXI_READ_FIFO_DELAY : integer;
  attribute C_S09_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S09_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S09_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S09_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S09_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S09_AXI_REGISTER : string;
  attribute C_S09_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S09_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S09_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S09_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S09_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S09_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S09_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S10_AXI_ACLK_RATIO : string;
  attribute C_S10_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S10_AXI_ARB_PRIORITY : integer;
  attribute C_S10_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S10_AXI_DATA_WIDTH : integer;
  attribute C_S10_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S10_AXI_IS_ACLK_ASYNC : string;
  attribute C_S10_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S10_AXI_READ_ACCEPTANCE : integer;
  attribute C_S10_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S10_AXI_READ_FIFO_DELAY : integer;
  attribute C_S10_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S10_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S10_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S10_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S10_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S10_AXI_REGISTER : string;
  attribute C_S10_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S10_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S10_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S10_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S10_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S10_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S10_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S11_AXI_ACLK_RATIO : string;
  attribute C_S11_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S11_AXI_ARB_PRIORITY : integer;
  attribute C_S11_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S11_AXI_DATA_WIDTH : integer;
  attribute C_S11_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S11_AXI_IS_ACLK_ASYNC : string;
  attribute C_S11_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S11_AXI_READ_ACCEPTANCE : integer;
  attribute C_S11_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S11_AXI_READ_FIFO_DELAY : integer;
  attribute C_S11_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S11_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S11_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S11_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S11_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S11_AXI_REGISTER : string;
  attribute C_S11_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S11_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S11_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S11_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S11_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S11_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S11_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S12_AXI_ACLK_RATIO : string;
  attribute C_S12_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S12_AXI_ARB_PRIORITY : integer;
  attribute C_S12_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S12_AXI_DATA_WIDTH : integer;
  attribute C_S12_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S12_AXI_IS_ACLK_ASYNC : string;
  attribute C_S12_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S12_AXI_READ_ACCEPTANCE : integer;
  attribute C_S12_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S12_AXI_READ_FIFO_DELAY : integer;
  attribute C_S12_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S12_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S12_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S12_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S12_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S12_AXI_REGISTER : string;
  attribute C_S12_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S12_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S12_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S12_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S12_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S12_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S12_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S13_AXI_ACLK_RATIO : string;
  attribute C_S13_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S13_AXI_ARB_PRIORITY : integer;
  attribute C_S13_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S13_AXI_DATA_WIDTH : integer;
  attribute C_S13_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S13_AXI_IS_ACLK_ASYNC : string;
  attribute C_S13_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S13_AXI_READ_ACCEPTANCE : integer;
  attribute C_S13_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S13_AXI_READ_FIFO_DELAY : integer;
  attribute C_S13_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S13_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S13_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S13_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S13_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S13_AXI_REGISTER : string;
  attribute C_S13_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S13_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S13_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S13_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S13_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S13_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S13_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S14_AXI_ACLK_RATIO : string;
  attribute C_S14_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S14_AXI_ARB_PRIORITY : integer;
  attribute C_S14_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S14_AXI_DATA_WIDTH : integer;
  attribute C_S14_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S14_AXI_IS_ACLK_ASYNC : string;
  attribute C_S14_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S14_AXI_READ_ACCEPTANCE : integer;
  attribute C_S14_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S14_AXI_READ_FIFO_DELAY : integer;
  attribute C_S14_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S14_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S14_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S14_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S14_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S14_AXI_REGISTER : string;
  attribute C_S14_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S14_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S14_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S14_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S14_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S14_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S14_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S15_AXI_ACLK_RATIO : string;
  attribute C_S15_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S15_AXI_ARB_PRIORITY : integer;
  attribute C_S15_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S15_AXI_DATA_WIDTH : integer;
  attribute C_S15_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S15_AXI_IS_ACLK_ASYNC : string;
  attribute C_S15_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S15_AXI_READ_ACCEPTANCE : integer;
  attribute C_S15_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S15_AXI_READ_FIFO_DELAY : integer;
  attribute C_S15_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S15_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S15_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S15_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S15_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S15_AXI_REGISTER : string;
  attribute C_S15_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S15_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S15_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S15_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S15_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S15_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S15_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 3;
  attribute C_THREAD_ID_PORT_WIDTH : integer;
  attribute C_THREAD_ID_PORT_WIDTH of inst : label is 1;
  attribute C_THREAD_ID_WIDTH : integer;
  attribute C_THREAD_ID_WIDTH of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute K : integer;
  attribute K of inst : label is 720720;
  attribute P_AXI_DATA_MAX_WIDTH : integer;
  attribute P_AXI_DATA_MAX_WIDTH of inst : label is 32;
  attribute P_AXI_ID_WIDTH : integer;
  attribute P_AXI_ID_WIDTH of inst : label is 4;
  attribute P_M_AXI_ACLK_RATIO : string;
  attribute P_M_AXI_ACLK_RATIO of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000001010111111110101000";
  attribute P_M_AXI_BASE_ADDR : string;
  attribute P_M_AXI_BASE_ADDR of inst : label is "16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000";
  attribute P_M_AXI_DATA_WIDTH : string;
  attribute P_M_AXI_DATA_WIDTH of inst : label is "512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000";
  attribute P_M_AXI_HIGH_ADDR : string;
  attribute P_M_AXI_HIGH_ADDR of inst : label is "64'b1111111111111111111111111111111111111111111111111111111111111111";
  attribute P_M_AXI_READ_ISSUING : string;
  attribute P_M_AXI_READ_ISSUING of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_M_AXI_REGISTER : integer;
  attribute P_M_AXI_REGISTER of inst : label is 0;
  attribute P_M_AXI_WRITE_ISSUING : string;
  attribute P_M_AXI_WRITE_ISSUING of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_OR_DATA_WIDTHS : integer;
  attribute P_OR_DATA_WIDTHS of inst : label is 32;
  attribute P_S_AXI_ACLK_RATIO : string;
  attribute P_S_AXI_ACLK_RATIO of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000";
  attribute P_S_AXI_ARB_PRIORITY : string;
  attribute P_S_AXI_ARB_PRIORITY of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_BASE_ID : string;
  attribute P_S_AXI_BASE_ID of inst : label is "512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000";
  attribute P_S_AXI_DATA_WIDTH : string;
  attribute P_S_AXI_DATA_WIDTH of inst : label is "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000";
  attribute P_S_AXI_IS_ACLK_ASYNC : string;
  attribute P_S_AXI_IS_ACLK_ASYNC of inst : label is "16'b0000000000000001";
  attribute P_S_AXI_READ_ACCEPTANCE : string;
  attribute P_S_AXI_READ_ACCEPTANCE of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_S_AXI_READ_FIFO_DELAY : string;
  attribute P_S_AXI_READ_FIFO_DELAY of inst : label is "16'b0000000000000000";
  attribute P_S_AXI_READ_FIFO_DEPTH : string;
  attribute P_S_AXI_READ_FIFO_DEPTH of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_REGISTER : string;
  attribute P_S_AXI_REGISTER of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_SUPPORTS_READ : string;
  attribute P_S_AXI_SUPPORTS_READ of inst : label is "16'b1111111111111111";
  attribute P_S_AXI_SUPPORTS_WRITE : string;
  attribute P_S_AXI_SUPPORTS_WRITE of inst : label is "16'b1111111111111111";
  attribute P_S_AXI_THREAD_ID_WIDTH : integer;
  attribute P_S_AXI_THREAD_ID_WIDTH of inst : label is 0;
  attribute P_S_AXI_WRITE_ACCEPTANCE : string;
  attribute P_S_AXI_WRITE_ACCEPTANCE of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_S_AXI_WRITE_FIFO_DELAY : string;
  attribute P_S_AXI_WRITE_FIFO_DELAY of inst : label is "16'b0000000000000000";
  attribute P_S_AXI_WRITE_FIFO_DEPTH : string;
  attribute P_S_AXI_WRITE_FIFO_DEPTH of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of INTERCONNECT_ACLK : signal is "xilinx.com:signal:clock:1.0 INTERCONNECT_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of INTERCONNECT_ACLK : signal is "XIL_INTERFACENAME INTERCONNECT_CLK, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 M00_CLK CLK";
  attribute X_INTERFACE_PARAMETER of M00_AXI_ACLK : signal is "XIL_INTERFACENAME M00_CLK, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARLOCK";
  attribute X_INTERFACE_INFO of M00_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARREADY";
  attribute X_INTERFACE_INFO of M00_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARVALID";
  attribute X_INTERFACE_INFO of M00_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWLOCK";
  attribute X_INTERFACE_INFO of M00_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWREADY";
  attribute X_INTERFACE_INFO of M00_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWVALID";
  attribute X_INTERFACE_INFO of M00_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BREADY";
  attribute X_INTERFACE_INFO of M00_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BVALID";
  attribute X_INTERFACE_INFO of M00_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RLAST";
  attribute X_INTERFACE_INFO of M00_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of M00_AXI_RREADY : signal is "XIL_INTERFACENAME AXI4_MASTER_M00_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RVALID";
  attribute X_INTERFACE_INFO of M00_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WLAST";
  attribute X_INTERFACE_INFO of M00_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WREADY";
  attribute X_INTERFACE_INFO of M00_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WVALID";
  attribute X_INTERFACE_INFO of S00_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 S00_CLK CLK";
  attribute X_INTERFACE_PARAMETER of S00_AXI_ACLK : signal is "XIL_INTERFACENAME S00_CLK, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARLOCK";
  attribute X_INTERFACE_INFO of S00_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of S00_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of S00_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWLOCK";
  attribute X_INTERFACE_INFO of S00_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of S00_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of S00_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BREADY";
  attribute X_INTERFACE_INFO of S00_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BVALID";
  attribute X_INTERFACE_INFO of S00_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RLAST";
  attribute X_INTERFACE_INFO of S00_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of S00_AXI_RREADY : signal is "XIL_INTERFACENAME AXI4_SLAVE_S00_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RVALID";
  attribute X_INTERFACE_INFO of S00_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WLAST";
  attribute X_INTERFACE_INFO of S00_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WREADY";
  attribute X_INTERFACE_INFO of S00_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WVALID";
  attribute X_INTERFACE_INFO of M00_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARADDR";
  attribute X_INTERFACE_INFO of M00_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARBURST";
  attribute X_INTERFACE_INFO of M00_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARCACHE";
  attribute X_INTERFACE_INFO of M00_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARID";
  attribute X_INTERFACE_INFO of M00_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARLEN";
  attribute X_INTERFACE_INFO of M00_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARPROT";
  attribute X_INTERFACE_INFO of M00_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARQOS";
  attribute X_INTERFACE_INFO of M00_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARSIZE";
  attribute X_INTERFACE_INFO of M00_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWADDR";
  attribute X_INTERFACE_INFO of M00_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWBURST";
  attribute X_INTERFACE_INFO of M00_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWCACHE";
  attribute X_INTERFACE_INFO of M00_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWID";
  attribute X_INTERFACE_INFO of M00_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWLEN";
  attribute X_INTERFACE_INFO of M00_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWPROT";
  attribute X_INTERFACE_INFO of M00_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWQOS";
  attribute X_INTERFACE_INFO of M00_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWSIZE";
  attribute X_INTERFACE_INFO of M00_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BID";
  attribute X_INTERFACE_INFO of M00_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BRESP";
  attribute X_INTERFACE_INFO of M00_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RDATA";
  attribute X_INTERFACE_INFO of M00_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RID";
  attribute X_INTERFACE_INFO of M00_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RRESP";
  attribute X_INTERFACE_INFO of M00_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WDATA";
  attribute X_INTERFACE_INFO of M00_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WSTRB";
  attribute X_INTERFACE_INFO of S00_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of S00_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARBURST";
  attribute X_INTERFACE_INFO of S00_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARCACHE";
  attribute X_INTERFACE_INFO of S00_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARID";
  attribute X_INTERFACE_INFO of S00_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARLEN";
  attribute X_INTERFACE_INFO of S00_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of S00_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARQOS";
  attribute X_INTERFACE_INFO of S00_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARSIZE";
  attribute X_INTERFACE_INFO of S00_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of S00_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWBURST";
  attribute X_INTERFACE_INFO of S00_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWCACHE";
  attribute X_INTERFACE_INFO of S00_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWID";
  attribute X_INTERFACE_INFO of S00_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWLEN";
  attribute X_INTERFACE_INFO of S00_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of S00_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWQOS";
  attribute X_INTERFACE_INFO of S00_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWSIZE";
  attribute X_INTERFACE_INFO of S00_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BID";
  attribute X_INTERFACE_INFO of S00_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BRESP";
  attribute X_INTERFACE_INFO of S00_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RDATA";
  attribute X_INTERFACE_INFO of S00_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RID";
  attribute X_INTERFACE_INFO of S00_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RRESP";
  attribute X_INTERFACE_INFO of S00_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WDATA";
  attribute X_INTERFACE_INFO of S00_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WSTRB";
begin
inst: entity work.axi_interconnect_0_axi_interconnect_v1_7_15_top
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      INTERCONNECT_ARESETN => INTERCONNECT_ARESETN,
      M00_AXI_ACLK => M00_AXI_ACLK,
      M00_AXI_ARADDR(31 downto 0) => M00_AXI_ARADDR(31 downto 0),
      M00_AXI_ARBURST(1 downto 0) => M00_AXI_ARBURST(1 downto 0),
      M00_AXI_ARCACHE(3 downto 0) => M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_ARESET_OUT_N => M00_AXI_ARESET_OUT_N,
      M00_AXI_ARID(3 downto 0) => M00_AXI_ARID(3 downto 0),
      M00_AXI_ARLEN(7 downto 0) => M00_AXI_ARLEN(7 downto 0),
      M00_AXI_ARLOCK => M00_AXI_ARLOCK,
      M00_AXI_ARPROT(2 downto 0) => M00_AXI_ARPROT(2 downto 0),
      M00_AXI_ARQOS(3 downto 0) => M00_AXI_ARQOS(3 downto 0),
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      M00_AXI_ARSIZE(2 downto 0) => M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_ARVALID => M00_AXI_ARVALID,
      M00_AXI_AWADDR(31 downto 0) => M00_AXI_AWADDR(31 downto 0),
      M00_AXI_AWBURST(1 downto 0) => M00_AXI_AWBURST(1 downto 0),
      M00_AXI_AWCACHE(3 downto 0) => M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_AWID(3 downto 0) => M00_AXI_AWID(3 downto 0),
      M00_AXI_AWLEN(7 downto 0) => M00_AXI_AWLEN(7 downto 0),
      M00_AXI_AWLOCK => M00_AXI_AWLOCK,
      M00_AXI_AWPROT(2 downto 0) => M00_AXI_AWPROT(2 downto 0),
      M00_AXI_AWQOS(3 downto 0) => M00_AXI_AWQOS(3 downto 0),
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_AWSIZE(2 downto 0) => M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_AWVALID => M00_AXI_AWVALID,
      M00_AXI_BID(3 downto 0) => M00_AXI_BID(3 downto 0),
      M00_AXI_BREADY => M00_AXI_BREADY,
      M00_AXI_BRESP(1 downto 0) => M00_AXI_BRESP(1 downto 0),
      M00_AXI_BVALID => M00_AXI_BVALID,
      M00_AXI_RDATA(31 downto 0) => M00_AXI_RDATA(31 downto 0),
      M00_AXI_RID(3 downto 0) => M00_AXI_RID(3 downto 0),
      M00_AXI_RLAST => M00_AXI_RLAST,
      M00_AXI_RREADY => M00_AXI_RREADY,
      M00_AXI_RRESP(1 downto 0) => M00_AXI_RRESP(1 downto 0),
      M00_AXI_RVALID => M00_AXI_RVALID,
      M00_AXI_WDATA(31 downto 0) => M00_AXI_WDATA(31 downto 0),
      M00_AXI_WLAST => M00_AXI_WLAST,
      M00_AXI_WREADY => M00_AXI_WREADY,
      M00_AXI_WSTRB(3 downto 0) => M00_AXI_WSTRB(3 downto 0),
      M00_AXI_WVALID => M00_AXI_WVALID,
      S00_AXI_ACLK => S00_AXI_ACLK,
      S00_AXI_ARADDR(31 downto 0) => S00_AXI_ARADDR(31 downto 0),
      S00_AXI_ARBURST(1 downto 0) => S00_AXI_ARBURST(1 downto 0),
      S00_AXI_ARCACHE(3 downto 0) => S00_AXI_ARCACHE(3 downto 0),
      S00_AXI_ARESET_OUT_N => S00_AXI_ARESET_OUT_N,
      S00_AXI_ARID(0) => S00_AXI_ARID(0),
      S00_AXI_ARLEN(7 downto 0) => S00_AXI_ARLEN(7 downto 0),
      S00_AXI_ARLOCK => S00_AXI_ARLOCK,
      S00_AXI_ARPROT(2 downto 0) => S00_AXI_ARPROT(2 downto 0),
      S00_AXI_ARQOS(3 downto 0) => S00_AXI_ARQOS(3 downto 0),
      S00_AXI_ARREADY => S00_AXI_ARREADY,
      S00_AXI_ARSIZE(2 downto 0) => S00_AXI_ARSIZE(2 downto 0),
      S00_AXI_ARVALID => S00_AXI_ARVALID,
      S00_AXI_AWADDR(31 downto 0) => S00_AXI_AWADDR(31 downto 0),
      S00_AXI_AWBURST(1 downto 0) => S00_AXI_AWBURST(1 downto 0),
      S00_AXI_AWCACHE(3 downto 0) => S00_AXI_AWCACHE(3 downto 0),
      S00_AXI_AWID(0) => S00_AXI_AWID(0),
      S00_AXI_AWLEN(7 downto 0) => S00_AXI_AWLEN(7 downto 0),
      S00_AXI_AWLOCK => S00_AXI_AWLOCK,
      S00_AXI_AWPROT(2 downto 0) => S00_AXI_AWPROT(2 downto 0),
      S00_AXI_AWQOS(3 downto 0) => S00_AXI_AWQOS(3 downto 0),
      S00_AXI_AWREADY => S00_AXI_AWREADY,
      S00_AXI_AWSIZE(2 downto 0) => S00_AXI_AWSIZE(2 downto 0),
      S00_AXI_AWVALID => S00_AXI_AWVALID,
      S00_AXI_BID(0) => S00_AXI_BID(0),
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_BRESP(1 downto 0) => S00_AXI_BRESP(1 downto 0),
      S00_AXI_BVALID => S00_AXI_BVALID,
      S00_AXI_RDATA(31 downto 0) => S00_AXI_RDATA(31 downto 0),
      S00_AXI_RID(0) => S00_AXI_RID(0),
      S00_AXI_RLAST => S00_AXI_RLAST,
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_RRESP(1 downto 0) => S00_AXI_RRESP(1 downto 0),
      S00_AXI_RVALID => S00_AXI_RVALID,
      S00_AXI_WDATA(31 downto 0) => S00_AXI_WDATA(31 downto 0),
      S00_AXI_WLAST => S00_AXI_WLAST,
      S00_AXI_WREADY => S00_AXI_WREADY,
      S00_AXI_WSTRB(3 downto 0) => S00_AXI_WSTRB(3 downto 0),
      S00_AXI_WVALID => S00_AXI_WVALID,
      S01_AXI_ACLK => '0',
      S01_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S01_AXI_ARBURST(1 downto 0) => B"00",
      S01_AXI_ARCACHE(3 downto 0) => B"0000",
      S01_AXI_ARESET_OUT_N => NLW_inst_S01_AXI_ARESET_OUT_N_UNCONNECTED,
      S01_AXI_ARID(0) => '0',
      S01_AXI_ARLEN(7 downto 0) => B"00000000",
      S01_AXI_ARLOCK => '0',
      S01_AXI_ARPROT(2 downto 0) => B"000",
      S01_AXI_ARQOS(3 downto 0) => B"0000",
      S01_AXI_ARREADY => NLW_inst_S01_AXI_ARREADY_UNCONNECTED,
      S01_AXI_ARSIZE(2 downto 0) => B"000",
      S01_AXI_ARVALID => '0',
      S01_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S01_AXI_AWBURST(1 downto 0) => B"00",
      S01_AXI_AWCACHE(3 downto 0) => B"0000",
      S01_AXI_AWID(0) => '0',
      S01_AXI_AWLEN(7 downto 0) => B"00000000",
      S01_AXI_AWLOCK => '0',
      S01_AXI_AWPROT(2 downto 0) => B"000",
      S01_AXI_AWQOS(3 downto 0) => B"0000",
      S01_AXI_AWREADY => NLW_inst_S01_AXI_AWREADY_UNCONNECTED,
      S01_AXI_AWSIZE(2 downto 0) => B"000",
      S01_AXI_AWVALID => '0',
      S01_AXI_BID(0) => NLW_inst_S01_AXI_BID_UNCONNECTED(0),
      S01_AXI_BREADY => '0',
      S01_AXI_BRESP(1 downto 0) => NLW_inst_S01_AXI_BRESP_UNCONNECTED(1 downto 0),
      S01_AXI_BVALID => NLW_inst_S01_AXI_BVALID_UNCONNECTED,
      S01_AXI_RDATA(31 downto 0) => NLW_inst_S01_AXI_RDATA_UNCONNECTED(31 downto 0),
      S01_AXI_RID(0) => NLW_inst_S01_AXI_RID_UNCONNECTED(0),
      S01_AXI_RLAST => NLW_inst_S01_AXI_RLAST_UNCONNECTED,
      S01_AXI_RREADY => '0',
      S01_AXI_RRESP(1 downto 0) => NLW_inst_S01_AXI_RRESP_UNCONNECTED(1 downto 0),
      S01_AXI_RVALID => NLW_inst_S01_AXI_RVALID_UNCONNECTED,
      S01_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S01_AXI_WLAST => '0',
      S01_AXI_WREADY => NLW_inst_S01_AXI_WREADY_UNCONNECTED,
      S01_AXI_WSTRB(3 downto 0) => B"0000",
      S01_AXI_WVALID => '0',
      S02_AXI_ACLK => '0',
      S02_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S02_AXI_ARBURST(1 downto 0) => B"00",
      S02_AXI_ARCACHE(3 downto 0) => B"0000",
      S02_AXI_ARESET_OUT_N => NLW_inst_S02_AXI_ARESET_OUT_N_UNCONNECTED,
      S02_AXI_ARID(0) => '0',
      S02_AXI_ARLEN(7 downto 0) => B"00000000",
      S02_AXI_ARLOCK => '0',
      S02_AXI_ARPROT(2 downto 0) => B"000",
      S02_AXI_ARQOS(3 downto 0) => B"0000",
      S02_AXI_ARREADY => NLW_inst_S02_AXI_ARREADY_UNCONNECTED,
      S02_AXI_ARSIZE(2 downto 0) => B"000",
      S02_AXI_ARVALID => '0',
      S02_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S02_AXI_AWBURST(1 downto 0) => B"00",
      S02_AXI_AWCACHE(3 downto 0) => B"0000",
      S02_AXI_AWID(0) => '0',
      S02_AXI_AWLEN(7 downto 0) => B"00000000",
      S02_AXI_AWLOCK => '0',
      S02_AXI_AWPROT(2 downto 0) => B"000",
      S02_AXI_AWQOS(3 downto 0) => B"0000",
      S02_AXI_AWREADY => NLW_inst_S02_AXI_AWREADY_UNCONNECTED,
      S02_AXI_AWSIZE(2 downto 0) => B"000",
      S02_AXI_AWVALID => '0',
      S02_AXI_BID(0) => NLW_inst_S02_AXI_BID_UNCONNECTED(0),
      S02_AXI_BREADY => '0',
      S02_AXI_BRESP(1 downto 0) => NLW_inst_S02_AXI_BRESP_UNCONNECTED(1 downto 0),
      S02_AXI_BVALID => NLW_inst_S02_AXI_BVALID_UNCONNECTED,
      S02_AXI_RDATA(31 downto 0) => NLW_inst_S02_AXI_RDATA_UNCONNECTED(31 downto 0),
      S02_AXI_RID(0) => NLW_inst_S02_AXI_RID_UNCONNECTED(0),
      S02_AXI_RLAST => NLW_inst_S02_AXI_RLAST_UNCONNECTED,
      S02_AXI_RREADY => '0',
      S02_AXI_RRESP(1 downto 0) => NLW_inst_S02_AXI_RRESP_UNCONNECTED(1 downto 0),
      S02_AXI_RVALID => NLW_inst_S02_AXI_RVALID_UNCONNECTED,
      S02_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S02_AXI_WLAST => '0',
      S02_AXI_WREADY => NLW_inst_S02_AXI_WREADY_UNCONNECTED,
      S02_AXI_WSTRB(3 downto 0) => B"0000",
      S02_AXI_WVALID => '0',
      S03_AXI_ACLK => '0',
      S03_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S03_AXI_ARBURST(1 downto 0) => B"00",
      S03_AXI_ARCACHE(3 downto 0) => B"0000",
      S03_AXI_ARESET_OUT_N => NLW_inst_S03_AXI_ARESET_OUT_N_UNCONNECTED,
      S03_AXI_ARID(0) => '0',
      S03_AXI_ARLEN(7 downto 0) => B"00000000",
      S03_AXI_ARLOCK => '0',
      S03_AXI_ARPROT(2 downto 0) => B"000",
      S03_AXI_ARQOS(3 downto 0) => B"0000",
      S03_AXI_ARREADY => NLW_inst_S03_AXI_ARREADY_UNCONNECTED,
      S03_AXI_ARSIZE(2 downto 0) => B"000",
      S03_AXI_ARVALID => '0',
      S03_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S03_AXI_AWBURST(1 downto 0) => B"00",
      S03_AXI_AWCACHE(3 downto 0) => B"0000",
      S03_AXI_AWID(0) => '0',
      S03_AXI_AWLEN(7 downto 0) => B"00000000",
      S03_AXI_AWLOCK => '0',
      S03_AXI_AWPROT(2 downto 0) => B"000",
      S03_AXI_AWQOS(3 downto 0) => B"0000",
      S03_AXI_AWREADY => NLW_inst_S03_AXI_AWREADY_UNCONNECTED,
      S03_AXI_AWSIZE(2 downto 0) => B"000",
      S03_AXI_AWVALID => '0',
      S03_AXI_BID(0) => NLW_inst_S03_AXI_BID_UNCONNECTED(0),
      S03_AXI_BREADY => '0',
      S03_AXI_BRESP(1 downto 0) => NLW_inst_S03_AXI_BRESP_UNCONNECTED(1 downto 0),
      S03_AXI_BVALID => NLW_inst_S03_AXI_BVALID_UNCONNECTED,
      S03_AXI_RDATA(31 downto 0) => NLW_inst_S03_AXI_RDATA_UNCONNECTED(31 downto 0),
      S03_AXI_RID(0) => NLW_inst_S03_AXI_RID_UNCONNECTED(0),
      S03_AXI_RLAST => NLW_inst_S03_AXI_RLAST_UNCONNECTED,
      S03_AXI_RREADY => '0',
      S03_AXI_RRESP(1 downto 0) => NLW_inst_S03_AXI_RRESP_UNCONNECTED(1 downto 0),
      S03_AXI_RVALID => NLW_inst_S03_AXI_RVALID_UNCONNECTED,
      S03_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S03_AXI_WLAST => '0',
      S03_AXI_WREADY => NLW_inst_S03_AXI_WREADY_UNCONNECTED,
      S03_AXI_WSTRB(3 downto 0) => B"0000",
      S03_AXI_WVALID => '0',
      S04_AXI_ACLK => '0',
      S04_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S04_AXI_ARBURST(1 downto 0) => B"00",
      S04_AXI_ARCACHE(3 downto 0) => B"0000",
      S04_AXI_ARESET_OUT_N => NLW_inst_S04_AXI_ARESET_OUT_N_UNCONNECTED,
      S04_AXI_ARID(0) => '0',
      S04_AXI_ARLEN(7 downto 0) => B"00000000",
      S04_AXI_ARLOCK => '0',
      S04_AXI_ARPROT(2 downto 0) => B"000",
      S04_AXI_ARQOS(3 downto 0) => B"0000",
      S04_AXI_ARREADY => NLW_inst_S04_AXI_ARREADY_UNCONNECTED,
      S04_AXI_ARSIZE(2 downto 0) => B"000",
      S04_AXI_ARVALID => '0',
      S04_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S04_AXI_AWBURST(1 downto 0) => B"00",
      S04_AXI_AWCACHE(3 downto 0) => B"0000",
      S04_AXI_AWID(0) => '0',
      S04_AXI_AWLEN(7 downto 0) => B"00000000",
      S04_AXI_AWLOCK => '0',
      S04_AXI_AWPROT(2 downto 0) => B"000",
      S04_AXI_AWQOS(3 downto 0) => B"0000",
      S04_AXI_AWREADY => NLW_inst_S04_AXI_AWREADY_UNCONNECTED,
      S04_AXI_AWSIZE(2 downto 0) => B"000",
      S04_AXI_AWVALID => '0',
      S04_AXI_BID(0) => NLW_inst_S04_AXI_BID_UNCONNECTED(0),
      S04_AXI_BREADY => '0',
      S04_AXI_BRESP(1 downto 0) => NLW_inst_S04_AXI_BRESP_UNCONNECTED(1 downto 0),
      S04_AXI_BVALID => NLW_inst_S04_AXI_BVALID_UNCONNECTED,
      S04_AXI_RDATA(31 downto 0) => NLW_inst_S04_AXI_RDATA_UNCONNECTED(31 downto 0),
      S04_AXI_RID(0) => NLW_inst_S04_AXI_RID_UNCONNECTED(0),
      S04_AXI_RLAST => NLW_inst_S04_AXI_RLAST_UNCONNECTED,
      S04_AXI_RREADY => '0',
      S04_AXI_RRESP(1 downto 0) => NLW_inst_S04_AXI_RRESP_UNCONNECTED(1 downto 0),
      S04_AXI_RVALID => NLW_inst_S04_AXI_RVALID_UNCONNECTED,
      S04_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S04_AXI_WLAST => '0',
      S04_AXI_WREADY => NLW_inst_S04_AXI_WREADY_UNCONNECTED,
      S04_AXI_WSTRB(3 downto 0) => B"0000",
      S04_AXI_WVALID => '0',
      S05_AXI_ACLK => '0',
      S05_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S05_AXI_ARBURST(1 downto 0) => B"00",
      S05_AXI_ARCACHE(3 downto 0) => B"0000",
      S05_AXI_ARESET_OUT_N => NLW_inst_S05_AXI_ARESET_OUT_N_UNCONNECTED,
      S05_AXI_ARID(0) => '0',
      S05_AXI_ARLEN(7 downto 0) => B"00000000",
      S05_AXI_ARLOCK => '0',
      S05_AXI_ARPROT(2 downto 0) => B"000",
      S05_AXI_ARQOS(3 downto 0) => B"0000",
      S05_AXI_ARREADY => NLW_inst_S05_AXI_ARREADY_UNCONNECTED,
      S05_AXI_ARSIZE(2 downto 0) => B"000",
      S05_AXI_ARVALID => '0',
      S05_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S05_AXI_AWBURST(1 downto 0) => B"00",
      S05_AXI_AWCACHE(3 downto 0) => B"0000",
      S05_AXI_AWID(0) => '0',
      S05_AXI_AWLEN(7 downto 0) => B"00000000",
      S05_AXI_AWLOCK => '0',
      S05_AXI_AWPROT(2 downto 0) => B"000",
      S05_AXI_AWQOS(3 downto 0) => B"0000",
      S05_AXI_AWREADY => NLW_inst_S05_AXI_AWREADY_UNCONNECTED,
      S05_AXI_AWSIZE(2 downto 0) => B"000",
      S05_AXI_AWVALID => '0',
      S05_AXI_BID(0) => NLW_inst_S05_AXI_BID_UNCONNECTED(0),
      S05_AXI_BREADY => '0',
      S05_AXI_BRESP(1 downto 0) => NLW_inst_S05_AXI_BRESP_UNCONNECTED(1 downto 0),
      S05_AXI_BVALID => NLW_inst_S05_AXI_BVALID_UNCONNECTED,
      S05_AXI_RDATA(31 downto 0) => NLW_inst_S05_AXI_RDATA_UNCONNECTED(31 downto 0),
      S05_AXI_RID(0) => NLW_inst_S05_AXI_RID_UNCONNECTED(0),
      S05_AXI_RLAST => NLW_inst_S05_AXI_RLAST_UNCONNECTED,
      S05_AXI_RREADY => '0',
      S05_AXI_RRESP(1 downto 0) => NLW_inst_S05_AXI_RRESP_UNCONNECTED(1 downto 0),
      S05_AXI_RVALID => NLW_inst_S05_AXI_RVALID_UNCONNECTED,
      S05_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S05_AXI_WLAST => '0',
      S05_AXI_WREADY => NLW_inst_S05_AXI_WREADY_UNCONNECTED,
      S05_AXI_WSTRB(3 downto 0) => B"0000",
      S05_AXI_WVALID => '0',
      S06_AXI_ACLK => '0',
      S06_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S06_AXI_ARBURST(1 downto 0) => B"00",
      S06_AXI_ARCACHE(3 downto 0) => B"0000",
      S06_AXI_ARESET_OUT_N => NLW_inst_S06_AXI_ARESET_OUT_N_UNCONNECTED,
      S06_AXI_ARID(0) => '0',
      S06_AXI_ARLEN(7 downto 0) => B"00000000",
      S06_AXI_ARLOCK => '0',
      S06_AXI_ARPROT(2 downto 0) => B"000",
      S06_AXI_ARQOS(3 downto 0) => B"0000",
      S06_AXI_ARREADY => NLW_inst_S06_AXI_ARREADY_UNCONNECTED,
      S06_AXI_ARSIZE(2 downto 0) => B"000",
      S06_AXI_ARVALID => '0',
      S06_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S06_AXI_AWBURST(1 downto 0) => B"00",
      S06_AXI_AWCACHE(3 downto 0) => B"0000",
      S06_AXI_AWID(0) => '0',
      S06_AXI_AWLEN(7 downto 0) => B"00000000",
      S06_AXI_AWLOCK => '0',
      S06_AXI_AWPROT(2 downto 0) => B"000",
      S06_AXI_AWQOS(3 downto 0) => B"0000",
      S06_AXI_AWREADY => NLW_inst_S06_AXI_AWREADY_UNCONNECTED,
      S06_AXI_AWSIZE(2 downto 0) => B"000",
      S06_AXI_AWVALID => '0',
      S06_AXI_BID(0) => NLW_inst_S06_AXI_BID_UNCONNECTED(0),
      S06_AXI_BREADY => '0',
      S06_AXI_BRESP(1 downto 0) => NLW_inst_S06_AXI_BRESP_UNCONNECTED(1 downto 0),
      S06_AXI_BVALID => NLW_inst_S06_AXI_BVALID_UNCONNECTED,
      S06_AXI_RDATA(31 downto 0) => NLW_inst_S06_AXI_RDATA_UNCONNECTED(31 downto 0),
      S06_AXI_RID(0) => NLW_inst_S06_AXI_RID_UNCONNECTED(0),
      S06_AXI_RLAST => NLW_inst_S06_AXI_RLAST_UNCONNECTED,
      S06_AXI_RREADY => '0',
      S06_AXI_RRESP(1 downto 0) => NLW_inst_S06_AXI_RRESP_UNCONNECTED(1 downto 0),
      S06_AXI_RVALID => NLW_inst_S06_AXI_RVALID_UNCONNECTED,
      S06_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S06_AXI_WLAST => '0',
      S06_AXI_WREADY => NLW_inst_S06_AXI_WREADY_UNCONNECTED,
      S06_AXI_WSTRB(3 downto 0) => B"0000",
      S06_AXI_WVALID => '0',
      S07_AXI_ACLK => '0',
      S07_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S07_AXI_ARBURST(1 downto 0) => B"00",
      S07_AXI_ARCACHE(3 downto 0) => B"0000",
      S07_AXI_ARESET_OUT_N => NLW_inst_S07_AXI_ARESET_OUT_N_UNCONNECTED,
      S07_AXI_ARID(0) => '0',
      S07_AXI_ARLEN(7 downto 0) => B"00000000",
      S07_AXI_ARLOCK => '0',
      S07_AXI_ARPROT(2 downto 0) => B"000",
      S07_AXI_ARQOS(3 downto 0) => B"0000",
      S07_AXI_ARREADY => NLW_inst_S07_AXI_ARREADY_UNCONNECTED,
      S07_AXI_ARSIZE(2 downto 0) => B"000",
      S07_AXI_ARVALID => '0',
      S07_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S07_AXI_AWBURST(1 downto 0) => B"00",
      S07_AXI_AWCACHE(3 downto 0) => B"0000",
      S07_AXI_AWID(0) => '0',
      S07_AXI_AWLEN(7 downto 0) => B"00000000",
      S07_AXI_AWLOCK => '0',
      S07_AXI_AWPROT(2 downto 0) => B"000",
      S07_AXI_AWQOS(3 downto 0) => B"0000",
      S07_AXI_AWREADY => NLW_inst_S07_AXI_AWREADY_UNCONNECTED,
      S07_AXI_AWSIZE(2 downto 0) => B"000",
      S07_AXI_AWVALID => '0',
      S07_AXI_BID(0) => NLW_inst_S07_AXI_BID_UNCONNECTED(0),
      S07_AXI_BREADY => '0',
      S07_AXI_BRESP(1 downto 0) => NLW_inst_S07_AXI_BRESP_UNCONNECTED(1 downto 0),
      S07_AXI_BVALID => NLW_inst_S07_AXI_BVALID_UNCONNECTED,
      S07_AXI_RDATA(31 downto 0) => NLW_inst_S07_AXI_RDATA_UNCONNECTED(31 downto 0),
      S07_AXI_RID(0) => NLW_inst_S07_AXI_RID_UNCONNECTED(0),
      S07_AXI_RLAST => NLW_inst_S07_AXI_RLAST_UNCONNECTED,
      S07_AXI_RREADY => '0',
      S07_AXI_RRESP(1 downto 0) => NLW_inst_S07_AXI_RRESP_UNCONNECTED(1 downto 0),
      S07_AXI_RVALID => NLW_inst_S07_AXI_RVALID_UNCONNECTED,
      S07_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S07_AXI_WLAST => '0',
      S07_AXI_WREADY => NLW_inst_S07_AXI_WREADY_UNCONNECTED,
      S07_AXI_WSTRB(3 downto 0) => B"0000",
      S07_AXI_WVALID => '0',
      S08_AXI_ACLK => '0',
      S08_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S08_AXI_ARBURST(1 downto 0) => B"00",
      S08_AXI_ARCACHE(3 downto 0) => B"0000",
      S08_AXI_ARESET_OUT_N => NLW_inst_S08_AXI_ARESET_OUT_N_UNCONNECTED,
      S08_AXI_ARID(0) => '0',
      S08_AXI_ARLEN(7 downto 0) => B"00000000",
      S08_AXI_ARLOCK => '0',
      S08_AXI_ARPROT(2 downto 0) => B"000",
      S08_AXI_ARQOS(3 downto 0) => B"0000",
      S08_AXI_ARREADY => NLW_inst_S08_AXI_ARREADY_UNCONNECTED,
      S08_AXI_ARSIZE(2 downto 0) => B"000",
      S08_AXI_ARVALID => '0',
      S08_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S08_AXI_AWBURST(1 downto 0) => B"00",
      S08_AXI_AWCACHE(3 downto 0) => B"0000",
      S08_AXI_AWID(0) => '0',
      S08_AXI_AWLEN(7 downto 0) => B"00000000",
      S08_AXI_AWLOCK => '0',
      S08_AXI_AWPROT(2 downto 0) => B"000",
      S08_AXI_AWQOS(3 downto 0) => B"0000",
      S08_AXI_AWREADY => NLW_inst_S08_AXI_AWREADY_UNCONNECTED,
      S08_AXI_AWSIZE(2 downto 0) => B"000",
      S08_AXI_AWVALID => '0',
      S08_AXI_BID(0) => NLW_inst_S08_AXI_BID_UNCONNECTED(0),
      S08_AXI_BREADY => '0',
      S08_AXI_BRESP(1 downto 0) => NLW_inst_S08_AXI_BRESP_UNCONNECTED(1 downto 0),
      S08_AXI_BVALID => NLW_inst_S08_AXI_BVALID_UNCONNECTED,
      S08_AXI_RDATA(31 downto 0) => NLW_inst_S08_AXI_RDATA_UNCONNECTED(31 downto 0),
      S08_AXI_RID(0) => NLW_inst_S08_AXI_RID_UNCONNECTED(0),
      S08_AXI_RLAST => NLW_inst_S08_AXI_RLAST_UNCONNECTED,
      S08_AXI_RREADY => '0',
      S08_AXI_RRESP(1 downto 0) => NLW_inst_S08_AXI_RRESP_UNCONNECTED(1 downto 0),
      S08_AXI_RVALID => NLW_inst_S08_AXI_RVALID_UNCONNECTED,
      S08_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S08_AXI_WLAST => '0',
      S08_AXI_WREADY => NLW_inst_S08_AXI_WREADY_UNCONNECTED,
      S08_AXI_WSTRB(3 downto 0) => B"0000",
      S08_AXI_WVALID => '0',
      S09_AXI_ACLK => '0',
      S09_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S09_AXI_ARBURST(1 downto 0) => B"00",
      S09_AXI_ARCACHE(3 downto 0) => B"0000",
      S09_AXI_ARESET_OUT_N => NLW_inst_S09_AXI_ARESET_OUT_N_UNCONNECTED,
      S09_AXI_ARID(0) => '0',
      S09_AXI_ARLEN(7 downto 0) => B"00000000",
      S09_AXI_ARLOCK => '0',
      S09_AXI_ARPROT(2 downto 0) => B"000",
      S09_AXI_ARQOS(3 downto 0) => B"0000",
      S09_AXI_ARREADY => NLW_inst_S09_AXI_ARREADY_UNCONNECTED,
      S09_AXI_ARSIZE(2 downto 0) => B"000",
      S09_AXI_ARVALID => '0',
      S09_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S09_AXI_AWBURST(1 downto 0) => B"00",
      S09_AXI_AWCACHE(3 downto 0) => B"0000",
      S09_AXI_AWID(0) => '0',
      S09_AXI_AWLEN(7 downto 0) => B"00000000",
      S09_AXI_AWLOCK => '0',
      S09_AXI_AWPROT(2 downto 0) => B"000",
      S09_AXI_AWQOS(3 downto 0) => B"0000",
      S09_AXI_AWREADY => NLW_inst_S09_AXI_AWREADY_UNCONNECTED,
      S09_AXI_AWSIZE(2 downto 0) => B"000",
      S09_AXI_AWVALID => '0',
      S09_AXI_BID(0) => NLW_inst_S09_AXI_BID_UNCONNECTED(0),
      S09_AXI_BREADY => '0',
      S09_AXI_BRESP(1 downto 0) => NLW_inst_S09_AXI_BRESP_UNCONNECTED(1 downto 0),
      S09_AXI_BVALID => NLW_inst_S09_AXI_BVALID_UNCONNECTED,
      S09_AXI_RDATA(31 downto 0) => NLW_inst_S09_AXI_RDATA_UNCONNECTED(31 downto 0),
      S09_AXI_RID(0) => NLW_inst_S09_AXI_RID_UNCONNECTED(0),
      S09_AXI_RLAST => NLW_inst_S09_AXI_RLAST_UNCONNECTED,
      S09_AXI_RREADY => '0',
      S09_AXI_RRESP(1 downto 0) => NLW_inst_S09_AXI_RRESP_UNCONNECTED(1 downto 0),
      S09_AXI_RVALID => NLW_inst_S09_AXI_RVALID_UNCONNECTED,
      S09_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S09_AXI_WLAST => '0',
      S09_AXI_WREADY => NLW_inst_S09_AXI_WREADY_UNCONNECTED,
      S09_AXI_WSTRB(3 downto 0) => B"0000",
      S09_AXI_WVALID => '0',
      S10_AXI_ACLK => '0',
      S10_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_ARBURST(1 downto 0) => B"00",
      S10_AXI_ARCACHE(3 downto 0) => B"0000",
      S10_AXI_ARESET_OUT_N => NLW_inst_S10_AXI_ARESET_OUT_N_UNCONNECTED,
      S10_AXI_ARID(0) => '0',
      S10_AXI_ARLEN(7 downto 0) => B"00000000",
      S10_AXI_ARLOCK => '0',
      S10_AXI_ARPROT(2 downto 0) => B"000",
      S10_AXI_ARQOS(3 downto 0) => B"0000",
      S10_AXI_ARREADY => NLW_inst_S10_AXI_ARREADY_UNCONNECTED,
      S10_AXI_ARSIZE(2 downto 0) => B"000",
      S10_AXI_ARVALID => '0',
      S10_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_AWBURST(1 downto 0) => B"00",
      S10_AXI_AWCACHE(3 downto 0) => B"0000",
      S10_AXI_AWID(0) => '0',
      S10_AXI_AWLEN(7 downto 0) => B"00000000",
      S10_AXI_AWLOCK => '0',
      S10_AXI_AWPROT(2 downto 0) => B"000",
      S10_AXI_AWQOS(3 downto 0) => B"0000",
      S10_AXI_AWREADY => NLW_inst_S10_AXI_AWREADY_UNCONNECTED,
      S10_AXI_AWSIZE(2 downto 0) => B"000",
      S10_AXI_AWVALID => '0',
      S10_AXI_BID(0) => NLW_inst_S10_AXI_BID_UNCONNECTED(0),
      S10_AXI_BREADY => '0',
      S10_AXI_BRESP(1 downto 0) => NLW_inst_S10_AXI_BRESP_UNCONNECTED(1 downto 0),
      S10_AXI_BVALID => NLW_inst_S10_AXI_BVALID_UNCONNECTED,
      S10_AXI_RDATA(31 downto 0) => NLW_inst_S10_AXI_RDATA_UNCONNECTED(31 downto 0),
      S10_AXI_RID(0) => NLW_inst_S10_AXI_RID_UNCONNECTED(0),
      S10_AXI_RLAST => NLW_inst_S10_AXI_RLAST_UNCONNECTED,
      S10_AXI_RREADY => '0',
      S10_AXI_RRESP(1 downto 0) => NLW_inst_S10_AXI_RRESP_UNCONNECTED(1 downto 0),
      S10_AXI_RVALID => NLW_inst_S10_AXI_RVALID_UNCONNECTED,
      S10_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_WLAST => '0',
      S10_AXI_WREADY => NLW_inst_S10_AXI_WREADY_UNCONNECTED,
      S10_AXI_WSTRB(3 downto 0) => B"0000",
      S10_AXI_WVALID => '0',
      S11_AXI_ACLK => '0',
      S11_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_ARBURST(1 downto 0) => B"00",
      S11_AXI_ARCACHE(3 downto 0) => B"0000",
      S11_AXI_ARESET_OUT_N => NLW_inst_S11_AXI_ARESET_OUT_N_UNCONNECTED,
      S11_AXI_ARID(0) => '0',
      S11_AXI_ARLEN(7 downto 0) => B"00000000",
      S11_AXI_ARLOCK => '0',
      S11_AXI_ARPROT(2 downto 0) => B"000",
      S11_AXI_ARQOS(3 downto 0) => B"0000",
      S11_AXI_ARREADY => NLW_inst_S11_AXI_ARREADY_UNCONNECTED,
      S11_AXI_ARSIZE(2 downto 0) => B"000",
      S11_AXI_ARVALID => '0',
      S11_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_AWBURST(1 downto 0) => B"00",
      S11_AXI_AWCACHE(3 downto 0) => B"0000",
      S11_AXI_AWID(0) => '0',
      S11_AXI_AWLEN(7 downto 0) => B"00000000",
      S11_AXI_AWLOCK => '0',
      S11_AXI_AWPROT(2 downto 0) => B"000",
      S11_AXI_AWQOS(3 downto 0) => B"0000",
      S11_AXI_AWREADY => NLW_inst_S11_AXI_AWREADY_UNCONNECTED,
      S11_AXI_AWSIZE(2 downto 0) => B"000",
      S11_AXI_AWVALID => '0',
      S11_AXI_BID(0) => NLW_inst_S11_AXI_BID_UNCONNECTED(0),
      S11_AXI_BREADY => '0',
      S11_AXI_BRESP(1 downto 0) => NLW_inst_S11_AXI_BRESP_UNCONNECTED(1 downto 0),
      S11_AXI_BVALID => NLW_inst_S11_AXI_BVALID_UNCONNECTED,
      S11_AXI_RDATA(31 downto 0) => NLW_inst_S11_AXI_RDATA_UNCONNECTED(31 downto 0),
      S11_AXI_RID(0) => NLW_inst_S11_AXI_RID_UNCONNECTED(0),
      S11_AXI_RLAST => NLW_inst_S11_AXI_RLAST_UNCONNECTED,
      S11_AXI_RREADY => '0',
      S11_AXI_RRESP(1 downto 0) => NLW_inst_S11_AXI_RRESP_UNCONNECTED(1 downto 0),
      S11_AXI_RVALID => NLW_inst_S11_AXI_RVALID_UNCONNECTED,
      S11_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_WLAST => '0',
      S11_AXI_WREADY => NLW_inst_S11_AXI_WREADY_UNCONNECTED,
      S11_AXI_WSTRB(3 downto 0) => B"0000",
      S11_AXI_WVALID => '0',
      S12_AXI_ACLK => '0',
      S12_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_ARBURST(1 downto 0) => B"00",
      S12_AXI_ARCACHE(3 downto 0) => B"0000",
      S12_AXI_ARESET_OUT_N => NLW_inst_S12_AXI_ARESET_OUT_N_UNCONNECTED,
      S12_AXI_ARID(0) => '0',
      S12_AXI_ARLEN(7 downto 0) => B"00000000",
      S12_AXI_ARLOCK => '0',
      S12_AXI_ARPROT(2 downto 0) => B"000",
      S12_AXI_ARQOS(3 downto 0) => B"0000",
      S12_AXI_ARREADY => NLW_inst_S12_AXI_ARREADY_UNCONNECTED,
      S12_AXI_ARSIZE(2 downto 0) => B"000",
      S12_AXI_ARVALID => '0',
      S12_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_AWBURST(1 downto 0) => B"00",
      S12_AXI_AWCACHE(3 downto 0) => B"0000",
      S12_AXI_AWID(0) => '0',
      S12_AXI_AWLEN(7 downto 0) => B"00000000",
      S12_AXI_AWLOCK => '0',
      S12_AXI_AWPROT(2 downto 0) => B"000",
      S12_AXI_AWQOS(3 downto 0) => B"0000",
      S12_AXI_AWREADY => NLW_inst_S12_AXI_AWREADY_UNCONNECTED,
      S12_AXI_AWSIZE(2 downto 0) => B"000",
      S12_AXI_AWVALID => '0',
      S12_AXI_BID(0) => NLW_inst_S12_AXI_BID_UNCONNECTED(0),
      S12_AXI_BREADY => '0',
      S12_AXI_BRESP(1 downto 0) => NLW_inst_S12_AXI_BRESP_UNCONNECTED(1 downto 0),
      S12_AXI_BVALID => NLW_inst_S12_AXI_BVALID_UNCONNECTED,
      S12_AXI_RDATA(31 downto 0) => NLW_inst_S12_AXI_RDATA_UNCONNECTED(31 downto 0),
      S12_AXI_RID(0) => NLW_inst_S12_AXI_RID_UNCONNECTED(0),
      S12_AXI_RLAST => NLW_inst_S12_AXI_RLAST_UNCONNECTED,
      S12_AXI_RREADY => '0',
      S12_AXI_RRESP(1 downto 0) => NLW_inst_S12_AXI_RRESP_UNCONNECTED(1 downto 0),
      S12_AXI_RVALID => NLW_inst_S12_AXI_RVALID_UNCONNECTED,
      S12_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_WLAST => '0',
      S12_AXI_WREADY => NLW_inst_S12_AXI_WREADY_UNCONNECTED,
      S12_AXI_WSTRB(3 downto 0) => B"0000",
      S12_AXI_WVALID => '0',
      S13_AXI_ACLK => '0',
      S13_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_ARBURST(1 downto 0) => B"00",
      S13_AXI_ARCACHE(3 downto 0) => B"0000",
      S13_AXI_ARESET_OUT_N => NLW_inst_S13_AXI_ARESET_OUT_N_UNCONNECTED,
      S13_AXI_ARID(0) => '0',
      S13_AXI_ARLEN(7 downto 0) => B"00000000",
      S13_AXI_ARLOCK => '0',
      S13_AXI_ARPROT(2 downto 0) => B"000",
      S13_AXI_ARQOS(3 downto 0) => B"0000",
      S13_AXI_ARREADY => NLW_inst_S13_AXI_ARREADY_UNCONNECTED,
      S13_AXI_ARSIZE(2 downto 0) => B"000",
      S13_AXI_ARVALID => '0',
      S13_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_AWBURST(1 downto 0) => B"00",
      S13_AXI_AWCACHE(3 downto 0) => B"0000",
      S13_AXI_AWID(0) => '0',
      S13_AXI_AWLEN(7 downto 0) => B"00000000",
      S13_AXI_AWLOCK => '0',
      S13_AXI_AWPROT(2 downto 0) => B"000",
      S13_AXI_AWQOS(3 downto 0) => B"0000",
      S13_AXI_AWREADY => NLW_inst_S13_AXI_AWREADY_UNCONNECTED,
      S13_AXI_AWSIZE(2 downto 0) => B"000",
      S13_AXI_AWVALID => '0',
      S13_AXI_BID(0) => NLW_inst_S13_AXI_BID_UNCONNECTED(0),
      S13_AXI_BREADY => '0',
      S13_AXI_BRESP(1 downto 0) => NLW_inst_S13_AXI_BRESP_UNCONNECTED(1 downto 0),
      S13_AXI_BVALID => NLW_inst_S13_AXI_BVALID_UNCONNECTED,
      S13_AXI_RDATA(31 downto 0) => NLW_inst_S13_AXI_RDATA_UNCONNECTED(31 downto 0),
      S13_AXI_RID(0) => NLW_inst_S13_AXI_RID_UNCONNECTED(0),
      S13_AXI_RLAST => NLW_inst_S13_AXI_RLAST_UNCONNECTED,
      S13_AXI_RREADY => '0',
      S13_AXI_RRESP(1 downto 0) => NLW_inst_S13_AXI_RRESP_UNCONNECTED(1 downto 0),
      S13_AXI_RVALID => NLW_inst_S13_AXI_RVALID_UNCONNECTED,
      S13_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_WLAST => '0',
      S13_AXI_WREADY => NLW_inst_S13_AXI_WREADY_UNCONNECTED,
      S13_AXI_WSTRB(3 downto 0) => B"0000",
      S13_AXI_WVALID => '0',
      S14_AXI_ACLK => '0',
      S14_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_ARBURST(1 downto 0) => B"00",
      S14_AXI_ARCACHE(3 downto 0) => B"0000",
      S14_AXI_ARESET_OUT_N => NLW_inst_S14_AXI_ARESET_OUT_N_UNCONNECTED,
      S14_AXI_ARID(0) => '0',
      S14_AXI_ARLEN(7 downto 0) => B"00000000",
      S14_AXI_ARLOCK => '0',
      S14_AXI_ARPROT(2 downto 0) => B"000",
      S14_AXI_ARQOS(3 downto 0) => B"0000",
      S14_AXI_ARREADY => NLW_inst_S14_AXI_ARREADY_UNCONNECTED,
      S14_AXI_ARSIZE(2 downto 0) => B"000",
      S14_AXI_ARVALID => '0',
      S14_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_AWBURST(1 downto 0) => B"00",
      S14_AXI_AWCACHE(3 downto 0) => B"0000",
      S14_AXI_AWID(0) => '0',
      S14_AXI_AWLEN(7 downto 0) => B"00000000",
      S14_AXI_AWLOCK => '0',
      S14_AXI_AWPROT(2 downto 0) => B"000",
      S14_AXI_AWQOS(3 downto 0) => B"0000",
      S14_AXI_AWREADY => NLW_inst_S14_AXI_AWREADY_UNCONNECTED,
      S14_AXI_AWSIZE(2 downto 0) => B"000",
      S14_AXI_AWVALID => '0',
      S14_AXI_BID(0) => NLW_inst_S14_AXI_BID_UNCONNECTED(0),
      S14_AXI_BREADY => '0',
      S14_AXI_BRESP(1 downto 0) => NLW_inst_S14_AXI_BRESP_UNCONNECTED(1 downto 0),
      S14_AXI_BVALID => NLW_inst_S14_AXI_BVALID_UNCONNECTED,
      S14_AXI_RDATA(31 downto 0) => NLW_inst_S14_AXI_RDATA_UNCONNECTED(31 downto 0),
      S14_AXI_RID(0) => NLW_inst_S14_AXI_RID_UNCONNECTED(0),
      S14_AXI_RLAST => NLW_inst_S14_AXI_RLAST_UNCONNECTED,
      S14_AXI_RREADY => '0',
      S14_AXI_RRESP(1 downto 0) => NLW_inst_S14_AXI_RRESP_UNCONNECTED(1 downto 0),
      S14_AXI_RVALID => NLW_inst_S14_AXI_RVALID_UNCONNECTED,
      S14_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_WLAST => '0',
      S14_AXI_WREADY => NLW_inst_S14_AXI_WREADY_UNCONNECTED,
      S14_AXI_WSTRB(3 downto 0) => B"0000",
      S14_AXI_WVALID => '0',
      S15_AXI_ACLK => '0',
      S15_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_ARBURST(1 downto 0) => B"00",
      S15_AXI_ARCACHE(3 downto 0) => B"0000",
      S15_AXI_ARESET_OUT_N => NLW_inst_S15_AXI_ARESET_OUT_N_UNCONNECTED,
      S15_AXI_ARID(0) => '0',
      S15_AXI_ARLEN(7 downto 0) => B"00000000",
      S15_AXI_ARLOCK => '0',
      S15_AXI_ARPROT(2 downto 0) => B"000",
      S15_AXI_ARQOS(3 downto 0) => B"0000",
      S15_AXI_ARREADY => NLW_inst_S15_AXI_ARREADY_UNCONNECTED,
      S15_AXI_ARSIZE(2 downto 0) => B"000",
      S15_AXI_ARVALID => '0',
      S15_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_AWBURST(1 downto 0) => B"00",
      S15_AXI_AWCACHE(3 downto 0) => B"0000",
      S15_AXI_AWID(0) => '0',
      S15_AXI_AWLEN(7 downto 0) => B"00000000",
      S15_AXI_AWLOCK => '0',
      S15_AXI_AWPROT(2 downto 0) => B"000",
      S15_AXI_AWQOS(3 downto 0) => B"0000",
      S15_AXI_AWREADY => NLW_inst_S15_AXI_AWREADY_UNCONNECTED,
      S15_AXI_AWSIZE(2 downto 0) => B"000",
      S15_AXI_AWVALID => '0',
      S15_AXI_BID(0) => NLW_inst_S15_AXI_BID_UNCONNECTED(0),
      S15_AXI_BREADY => '0',
      S15_AXI_BRESP(1 downto 0) => NLW_inst_S15_AXI_BRESP_UNCONNECTED(1 downto 0),
      S15_AXI_BVALID => NLW_inst_S15_AXI_BVALID_UNCONNECTED,
      S15_AXI_RDATA(31 downto 0) => NLW_inst_S15_AXI_RDATA_UNCONNECTED(31 downto 0),
      S15_AXI_RID(0) => NLW_inst_S15_AXI_RID_UNCONNECTED(0),
      S15_AXI_RLAST => NLW_inst_S15_AXI_RLAST_UNCONNECTED,
      S15_AXI_RREADY => '0',
      S15_AXI_RRESP(1 downto 0) => NLW_inst_S15_AXI_RRESP_UNCONNECTED(1 downto 0),
      S15_AXI_RVALID => NLW_inst_S15_AXI_RVALID_UNCONNECTED,
      S15_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_WLAST => '0',
      S15_AXI_WREADY => NLW_inst_S15_AXI_WREADY_UNCONNECTED,
      S15_AXI_WSTRB(3 downto 0) => B"0000",
      S15_AXI_WVALID => '0'
    );
end STRUCTURE;
