TimeQuest Timing Analyzer report for processor
Mon Aug 12 17:46:53 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 30. Fast Model Recovery: 'clk'
 31. Fast Model Removal: 'clk'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processor                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; clk                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                              ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control:controlunit|reg4:statereg|flipflop:ff0|q } ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 175.32 MHz ; 175.32 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -4.704 ; -434.093      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.977 ; -55.387       ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -2.792 ; -62.423       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.119 ; -0.119        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.447 ; -38.835       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.941 ; -10.301       ;
+-------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.627 ; -436.352      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.500 ; -32.000       ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.704 ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                           ; control:controlunit|pc:programcounter|counter[0]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.724      ;
; -4.633 ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                           ; control:controlunit|pc:programcounter|counter[1]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.653      ;
; -4.565 ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                           ; control:controlunit|pc:programcounter|counter[0]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.585      ;
; -4.562 ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                           ; control:controlunit|pc:programcounter|counter[2]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.582      ;
; -4.513 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.465      ;
; -4.513 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.465      ;
; -4.513 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.465      ;
; -4.513 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.465      ;
; -4.513 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.465      ;
; -4.494 ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                           ; control:controlunit|pc:programcounter|counter[1]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.514      ;
; -4.491 ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                           ; control:controlunit|pc:programcounter|counter[3]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.511      ;
; -4.427 ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                           ; control:controlunit|pc:programcounter|counter[0]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.447      ;
; -4.423 ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                           ; control:controlunit|pc:programcounter|counter[2]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.443      ;
; -4.420 ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                           ; control:controlunit|pc:programcounter|counter[4]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.440      ;
; -4.356 ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                           ; control:controlunit|pc:programcounter|counter[1]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.376      ;
; -4.352 ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                           ; control:controlunit|pc:programcounter|counter[3]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.372      ;
; -4.349 ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                           ; control:controlunit|pc:programcounter|counter[5]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.369      ;
; -4.338 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.290      ;
; -4.338 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.290      ;
; -4.338 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.290      ;
; -4.338 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.290      ;
; -4.338 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.290      ;
; -4.337 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.285      ;
; -4.337 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.285      ;
; -4.337 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.285      ;
; -4.337 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.285      ;
; -4.337 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.285      ;
; -4.324 ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                           ; control:controlunit|pc:programcounter|counter[15]                                                                           ; clk          ; clk         ; 1.000        ; -0.993     ; 4.367      ;
; -4.303 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.255      ;
; -4.303 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.255      ;
; -4.303 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.255      ;
; -4.303 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.255      ;
; -4.303 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.255      ;
; -4.292 ; control:controlunit|pc:programcounter|counter[15]                                                          ; control:controlunit|pc:programcounter|counter[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.023     ; 5.305      ;
; -4.289 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.237      ;
; -4.289 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.237      ;
; -4.289 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.237      ;
; -4.289 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.237      ;
; -4.289 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.237      ;
; -4.287 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.235      ;
; -4.287 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.235      ;
; -4.287 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.235      ;
; -4.287 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.235      ;
; -4.287 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.235      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.237      ;
; -4.285 ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                           ; control:controlunit|pc:programcounter|counter[2]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.305      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.237      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.237      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.237      ;
; -4.285 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.237      ;
; -4.281 ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                           ; control:controlunit|pc:programcounter|counter[4]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.301      ;
; -4.278 ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                           ; control:controlunit|pc:programcounter|counter[6]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.298      ;
; -4.275 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.223      ;
; -4.275 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.223      ;
; -4.275 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.223      ;
; -4.275 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.223      ;
; -4.275 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.223      ;
; -4.228 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.180      ;
; -4.228 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.180      ;
; -4.228 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.180      ;
; -4.228 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.180      ;
; -4.228 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.013     ; 5.180      ;
; -4.221 ; control:controlunit|pc:programcounter|counter[15]                                                          ; control:controlunit|pc:programcounter|counter[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.023     ; 5.234      ;
; -4.214 ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                           ; control:controlunit|pc:programcounter|counter[3]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.234      ;
; -4.210 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.158      ;
; -4.210 ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                           ; control:controlunit|pc:programcounter|counter[5]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.230      ;
; -4.210 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.158      ;
; -4.210 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.158      ;
; -4.210 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.158      ;
; -4.210 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; -0.017     ; 5.158      ;
; -4.207 ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                           ; control:controlunit|pc:programcounter|counter[7]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.227      ;
; -4.185 ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                           ; control:controlunit|pc:programcounter|counter[15]                                                                           ; clk          ; clk         ; 1.000        ; -0.993     ; 4.228      ;
; -4.174 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.122      ;
; -4.174 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.122      ;
; -4.174 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.122      ;
; -4.174 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.122      ;
; -4.174 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.122      ;
; -4.150 ; control:controlunit|pc:programcounter|counter[15]                                                          ; control:controlunit|pc:programcounter|counter[2]                                                                            ; clk          ; clk         ; 1.000        ; -0.023     ; 5.163      ;
; -4.149 ; control:controlunit|pc:programcounter|counter[14]                                                          ; control:controlunit|pc:programcounter|counter[0]                                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 5.185      ;
; -4.143 ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                           ; control:controlunit|pc:programcounter|counter[4]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.163      ;
; -4.139 ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                           ; control:controlunit|pc:programcounter|counter[6]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.159      ;
; -4.095 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.043      ;
; -4.095 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.043      ;
; -4.095 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.043      ;
; -4.095 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.043      ;
; -4.095 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.043      ;
; -4.094 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.046      ;
; -4.094 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.046      ;
; -4.094 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.046      ;
; -4.094 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.046      ;
; -4.094 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.046      ;
; -4.078 ; control:controlunit|pc:programcounter|counter[14]                                                          ; control:controlunit|pc:programcounter|counter[1]                                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 5.114      ;
; -4.072 ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                           ; control:controlunit|pc:programcounter|counter[5]                                                                            ; clk          ; clk         ; 1.000        ; -1.016     ; 4.092      ;
; -4.071 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.019      ;
; -4.071 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.019      ;
; -4.071 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.019      ;
; -4.071 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.019      ;
; -4.071 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.017     ; 5.019      ;
; -4.069 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.021      ;
; -4.069 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; -0.013     ; 5.021      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.977 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.140      ;
; -1.977 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.140      ;
; -1.975 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.138      ;
; -1.975 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.138      ;
; -1.970 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.133      ;
; -1.970 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.133      ;
; -1.970 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.133      ;
; -1.970 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.133      ;
; -1.968 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.131      ;
; -1.968 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.131      ;
; -1.909 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.072      ;
; -1.909 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.127      ; 4.072      ;
; -1.806 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.973      ;
; -1.806 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.973      ;
; -1.792 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 4.012      ;
; -1.792 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 4.012      ;
; -1.792 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 4.012      ;
; -1.770 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.937      ;
; -1.770 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.937      ;
; -1.769 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.980      ;
; -1.769 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.980      ;
; -1.769 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.980      ;
; -1.747 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.914      ;
; -1.747 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.914      ;
; -1.746 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.913      ;
; -1.746 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.913      ;
; -1.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.936      ;
; -1.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.936      ;
; -1.725 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.936      ;
; -1.689 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.856      ;
; -1.689 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.856      ;
; -1.687 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.854      ;
; -1.687 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.854      ;
; -1.685 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.852      ;
; -1.685 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.852      ;
; -1.679 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.846      ;
; -1.679 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.846      ;
; -1.679 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.846      ;
; -1.679 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.846      ;
; -1.646 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.857      ;
; -1.646 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.857      ;
; -1.646 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.857      ;
; -1.646 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.857      ;
; -1.646 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.857      ;
; -1.646 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.857      ;
; -1.646 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.857      ;
; -1.646 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.857      ;
; -1.646 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.857      ;
; -1.645 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.856      ;
; -1.645 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.856      ;
; -1.645 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.856      ;
; -1.644 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.855      ;
; -1.644 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.855      ;
; -1.644 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.855      ;
; -1.639 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.850      ;
; -1.639 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.850      ;
; -1.639 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.850      ;
; -1.636 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.803      ;
; -1.636 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.131      ; 3.803      ;
; -1.635 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.855      ;
; -1.635 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.855      ;
; -1.635 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.855      ;
; -1.634 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.854      ;
; -1.634 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.854      ;
; -1.634 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.854      ;
; -1.633 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.853      ;
; -1.633 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.853      ;
; -1.633 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.853      ;
; -1.627 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.847      ;
; -1.627 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.847      ;
; -1.627 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.847      ;
; -1.626 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.846      ;
; -1.626 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.846      ;
; -1.626 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.846      ;
; -1.598 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.809      ;
; -1.598 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.809      ;
; -1.598 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.175      ; 3.809      ;
; -1.589 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.809      ;
; -1.589 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.809      ;
; -1.589 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.184      ; 3.809      ;
; -1.084 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.229      ; 3.349      ;
; -0.991 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.229      ; 3.256      ;
; -0.990 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.229      ; 3.255      ;
; -0.989 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.229      ; 3.254      ;
; -0.988 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.229      ; 3.253      ;
; -0.987 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.229      ; 3.252      ;
; -0.982 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.229      ; 3.247      ;
; -0.978 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.229      ; 3.243      ;
; -0.976 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.229      ; 3.241      ;
; -0.899 ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.278      ; 3.213      ;
; -0.805 ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.229      ; 3.070      ;
; -0.785 ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.278      ; 3.099      ;
; -0.784 ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.278      ; 3.098      ;
; -0.783 ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.278      ; 3.097      ;
; -0.782 ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.278      ; 3.096      ;
; -0.777 ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.278      ; 3.091      ;
; -0.776 ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.278      ; 3.090      ;
; -0.745 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.278      ; 3.059      ;
; -0.733 ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.269      ; 3.038      ;
; -0.690 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 1.217      ; 2.943      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.792 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 3.666      ; 1.390      ;
; -2.641 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 3.666      ; 1.541      ;
; -2.521 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.662      ; 0.657      ;
; -2.292 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 3.666      ; 1.390      ;
; -2.141 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 3.666      ; 1.541      ;
; -2.021 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.662      ; 0.657      ;
; -1.305 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.667      ; 1.878      ;
; -1.255 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.673      ; 1.934      ;
; -1.193 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 1.974      ;
; -1.193 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 1.974      ;
; -1.192 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 1.975      ;
; -1.190 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 1.977      ;
; -1.190 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 1.977      ;
; -1.189 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 1.978      ;
; -1.186 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 1.981      ;
; -1.186 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 1.981      ;
; -1.186 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 1.981      ;
; -1.175 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.667      ; 2.008      ;
; -1.175 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.667      ; 2.008      ;
; -1.138 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.667      ; 2.045      ;
; -1.135 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.667      ; 2.048      ;
; -1.133 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.667      ; 2.050      ;
; -1.122 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.673      ; 2.067      ;
; -1.074 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 2.093      ;
; -1.001 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.755      ; 2.238      ;
; -1.001 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.755      ; 2.238      ;
; -1.001 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.755      ; 2.238      ;
; -0.955 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.731      ; 2.260      ;
; -0.929 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 3.666      ; 3.253      ;
; -0.805 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.667      ; 1.878      ;
; -0.793 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.421      ;
; -0.771 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[4]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 2.396      ;
; -0.771 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 2.396      ;
; -0.771 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.651      ; 2.396      ;
; -0.755 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.673      ; 1.934      ;
; -0.733 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.759      ; 2.510      ;
; -0.733 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.759      ; 2.510      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.651      ; 1.974      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.651      ; 1.974      ;
; -0.692 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.651      ; 1.975      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.651      ; 1.977      ;
; -0.690 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.651      ; 1.977      ;
; -0.689 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.651      ; 1.978      ;
; -0.686 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.651      ; 1.981      ;
; -0.686 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.651      ; 1.981      ;
; -0.686 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.651      ; 1.981      ;
; -0.681 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.727      ; 2.530      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.486      ;
; -0.675 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.667      ; 2.008      ;
; -0.675 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.667      ; 2.008      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff1|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.661      ; 2.521      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.661      ; 2.521      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.661      ; 2.521      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.661      ; 2.521      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.558      ;
; -0.638 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.667      ; 2.045      ;
; -0.635 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.667      ; 2.048      ;
; -0.633 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.667      ; 2.050      ;
; -0.626 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.588      ;
; -0.622 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.673      ; 2.067      ;
; -0.614 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.600      ;
; -0.603 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.611      ;
; -0.574 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.651      ; 2.093      ;
; -0.501 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.755      ; 2.238      ;
; -0.501 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.755      ; 2.238      ;
; -0.501 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.755      ; 2.238      ;
; -0.496 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.714      ;
; -0.455 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.731      ; 2.260      ;
; -0.429 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 3.666      ; 3.253      ;
; -0.412 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.802      ;
; -0.402 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.808      ;
; -0.388 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.822      ;
; -0.379 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.835      ;
; -0.377 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.833      ;
; -0.373 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.837      ;
; -0.372 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.842      ;
; -0.370 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.840      ;
; -0.367 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.843      ;
; -0.359 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.855      ;
; -0.358 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.852      ;
; -0.358 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.856      ;
; -0.354 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.730      ; 2.860      ;
; -0.335 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.875      ;
; -0.319 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.891      ;
; -0.312 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.726      ; 2.898      ;
; -0.293 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.730      ; 2.421      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.119 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.223      ; 1.370      ;
; 0.102  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.279      ; 1.647      ;
; 0.176  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.239      ; 1.681      ;
; 0.243  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.279      ; 1.788      ;
; 0.253  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.272      ; 1.791      ;
; 0.298  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.272      ; 1.836      ;
; 0.303  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.219      ; 1.788      ;
; 0.304  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.239      ; 1.809      ;
; 0.308  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.288      ; 1.862      ;
; 0.322  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.272      ; 1.860      ;
; 0.353  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.219      ; 1.838      ;
; 0.358  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 1.881      ;
; 0.358  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 1.841      ;
; 0.373  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 1.856      ;
; 0.384  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 1.907      ;
; 0.385  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.239      ; 1.890      ;
; 0.433  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 1.912      ;
; 0.434  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.239      ; 1.939      ;
; 0.437  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 1.916      ;
; 0.440  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.239      ; 1.945      ;
; 0.461  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.239      ; 1.966      ;
; 0.509  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.272      ; 2.047      ;
; 0.511  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.279      ; 2.056      ;
; 0.538  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.279      ; 2.083      ;
; 0.562  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.279      ; 2.107      ;
; 0.563  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.219      ; 2.048      ;
; 0.566  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.272      ; 2.104      ;
; 0.571  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.094      ;
; 0.575  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.098      ;
; 0.576  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.099      ;
; 0.579  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.102      ;
; 0.580  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.103      ;
; 0.580  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.103      ;
; 0.581  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.104      ;
; 0.590  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.239      ; 2.095      ;
; 0.597  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.120      ;
; 0.601  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.080      ;
; 0.601  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.124      ;
; 0.602  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.239      ; 2.107      ;
; 0.602  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.125      ;
; 0.605  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.128      ;
; 0.606  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.129      ;
; 0.606  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.129      ;
; 0.607  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.086      ;
; 0.607  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.130      ;
; 0.609  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.088      ;
; 0.611  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.090      ;
; 0.630  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.113      ;
; 0.634  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.117      ;
; 0.636  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.119      ;
; 0.641  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.124      ;
; 0.643  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.126      ;
; 0.645  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.128      ;
; 0.645  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.128      ;
; 0.645  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.128      ;
; 0.649  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.219      ; 2.134      ;
; 0.669  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.239      ; 2.174      ;
; 0.737  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.220      ;
; 0.738  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.261      ;
; 0.746  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.269      ;
; 0.754  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.272      ; 2.292      ;
; 0.772  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.295      ;
; 0.789  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.321      ;
; 0.790  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.322      ;
; 0.795  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.327      ;
; 0.795  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.274      ;
; 0.796  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.328      ;
; 0.797  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.329      ;
; 0.798  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.330      ;
; 0.800  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.279      ;
; 0.801  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.280      ;
; 0.802  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.279      ; 2.347      ;
; 0.802  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.281      ;
; 0.803  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.279      ; 2.348      ;
; 0.804  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.283      ;
; 0.805  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.284      ;
; 0.805  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.328      ;
; 0.808  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.219      ; 2.293      ;
; 0.815  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.347      ;
; 0.816  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.348      ;
; 0.821  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.353      ;
; 0.822  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.354      ;
; 0.823  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.355      ;
; 0.824  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.356      ;
; 0.849  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.279      ; 2.394      ;
; 0.877  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.356      ;
; 0.881  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.213      ; 2.360      ;
; 0.908  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.391      ;
; 0.910  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.393      ;
; 0.912  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.444      ;
; 0.914  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.397      ;
; 0.919  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.402      ;
; 0.920  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.403      ;
; 0.921  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.404      ;
; 0.922  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.405      ;
; 0.923  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.217      ; 2.406      ;
; 0.938  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.266      ; 2.470      ;
; 0.951  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.474      ;
; 0.955  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.478      ;
; 0.956  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 1.257      ; 2.479      ;
+--------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                              ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.447 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.467      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.353 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.373      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.217 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -1.016     ; 2.237      ;
; -2.130 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.993     ; 2.173      ;
; -2.036 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.993     ; 2.079      ;
; -1.900 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.993     ; 1.943      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 0.894  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.650      ; 2.542      ;
; 1.211  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 2.673      ; 2.248      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.394  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.650      ; 2.542      ;
; 1.711  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 2.673      ; 2.248      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.941 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.673      ; 2.248      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.624 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 2.650      ; 2.542      ;
; -0.441 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.673      ; 2.248      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; -0.124 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 2.650      ; 2.542      ;
; 2.670  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.993     ; 1.943      ;
; 2.806  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.993     ; 2.079      ;
; 2.900  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.993     ; 2.173      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 2.987  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.237      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.123  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.373      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
; 3.217  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -1.016     ; 2.467      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 10.486 ; 10.486 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 10.213 ; 10.213 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 10.169 ; 10.169 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 9.950  ; 9.950  ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 9.983  ; 9.983  ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.234 ; 10.234 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 10.169 ; 10.169 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.486 ; 10.486 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 9.865  ; 9.865  ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.230 ; 10.230 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 10.241 ; 10.241 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 10.415 ; 10.415 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.226 ; 10.226 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 9.919  ; 9.919  ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 9.954  ; 9.954  ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.036 ; 10.036 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.169 ; 10.169 ; Rise       ; clk                                              ;
; D_R_enable    ; clk                                              ; 9.373  ; 9.373  ; Rise       ; clk                                              ;
; D_addr[*]     ; clk                                              ; 7.844  ; 7.844  ; Rise       ; clk                                              ;
;  D_addr[0]    ; clk                                              ; 7.787  ; 7.787  ; Rise       ; clk                                              ;
;  D_addr[1]    ; clk                                              ; 7.516  ; 7.516  ; Rise       ; clk                                              ;
;  D_addr[4]    ; clk                                              ; 7.844  ; 7.844  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.482  ; 7.482  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 7.482  ; 7.482  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 6.999  ; 6.999  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.020  ; 7.020  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 7.472  ; 7.472  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.022  ; 7.022  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.482  ; 7.482  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.022  ; 7.022  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.020  ; 7.020  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 7.798  ; 7.798  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 7.798  ; 7.798  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 7.017  ; 7.017  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 7.334  ; 7.334  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.287  ; 7.287  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 7.226  ; 7.226  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 7.021  ; 7.021  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.258  ; 7.258  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.317  ; 7.317  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 7.275  ; 7.275  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.249  ; 7.249  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.247  ; 7.247  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 7.246  ; 7.246  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 7.296  ; 7.296  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 6.756  ; 6.756  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 6.923  ; 6.923  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.236  ; 7.236  ; Rise       ; clk                                              ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.934  ;        ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.839  ; 8.839  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.281  ; 8.281  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.839  ; 8.839  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.299  ; 8.299  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.326  ; 8.326  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.219  ; 8.219  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.331  ; 8.331  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 7.991  ; 7.991  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.240  ; 8.240  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.626  ; 8.626  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.489  ; 8.489  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.232  ; 8.232  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.490  ; 8.490  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.634  ; 8.634  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.572  ; 8.572  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.207  ; 8.207  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.512  ; 8.512  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ;        ; 4.934  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 9.865  ; 9.865  ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 10.213 ; 10.213 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 10.169 ; 10.169 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 9.950  ; 9.950  ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 9.983  ; 9.983  ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.234 ; 10.234 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 10.169 ; 10.169 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.486 ; 10.486 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 9.865  ; 9.865  ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.230 ; 10.230 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 10.241 ; 10.241 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 10.415 ; 10.415 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.226 ; 10.226 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 9.919  ; 9.919  ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 9.954  ; 9.954  ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.036 ; 10.036 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.169 ; 10.169 ; Rise       ; clk                                              ;
; D_R_enable    ; clk                                              ; 8.697  ; 8.697  ; Rise       ; clk                                              ;
; D_addr[*]     ; clk                                              ; 7.516  ; 7.516  ; Rise       ; clk                                              ;
;  D_addr[0]    ; clk                                              ; 7.787  ; 7.787  ; Rise       ; clk                                              ;
;  D_addr[1]    ; clk                                              ; 7.516  ; 7.516  ; Rise       ; clk                                              ;
;  D_addr[4]    ; clk                                              ; 7.844  ; 7.844  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 6.999  ; 6.999  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 7.482  ; 7.482  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 6.999  ; 6.999  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.020  ; 7.020  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 7.472  ; 7.472  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.022  ; 7.022  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.482  ; 7.482  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.022  ; 7.022  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.020  ; 7.020  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 6.756  ; 6.756  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 7.798  ; 7.798  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 7.017  ; 7.017  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 7.334  ; 7.334  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.287  ; 7.287  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 7.226  ; 7.226  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 7.021  ; 7.021  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.258  ; 7.258  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.317  ; 7.317  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 7.275  ; 7.275  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.249  ; 7.249  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.247  ; 7.247  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 7.246  ; 7.246  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 7.296  ; 7.296  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 6.756  ; 6.756  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 6.923  ; 6.923  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.236  ; 7.236  ; Rise       ; clk                                              ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.934  ;        ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 7.991  ; 7.991  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.281  ; 8.281  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.839  ; 8.839  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.299  ; 8.299  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.326  ; 8.326  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.219  ; 8.219  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.331  ; 8.331  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 7.991  ; 7.991  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.240  ; 8.240  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.626  ; 8.626  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.489  ; 8.489  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.232  ; 8.232  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.490  ; 8.490  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.634  ; 8.634  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.572  ; 8.572  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.207  ; 8.207  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.512  ; 8.512  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ;        ; 4.934  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -2.042 ; -188.428      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.006 ; -28.460       ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.607 ; -65.734       ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.002  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.579 ; -9.105        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.768 ; -9.903        ;
+-------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; -1.627 ; -436.352      ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; -0.500 ; -32.000       ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.042 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.010      ; 3.051      ;
; -2.042 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.010      ; 3.051      ;
; -2.042 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.010      ; 3.051      ;
; -2.042 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.010      ; 3.051      ;
; -2.042 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.010      ; 3.051      ;
; -1.965 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.974      ;
; -1.965 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.974      ;
; -1.965 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.974      ;
; -1.965 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.974      ;
; -1.965 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.974      ;
; -1.964 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.969      ;
; -1.964 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.969      ;
; -1.964 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.969      ;
; -1.964 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.969      ;
; -1.964 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.969      ;
; -1.954 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.963      ;
; -1.954 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.963      ;
; -1.954 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.963      ;
; -1.954 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.963      ;
; -1.954 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.963      ;
; -1.945 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.950      ;
; -1.945 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.954      ;
; -1.945 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.950      ;
; -1.945 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.950      ;
; -1.945 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.950      ;
; -1.945 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.950      ;
; -1.945 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.954      ;
; -1.945 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.954      ;
; -1.945 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.954      ;
; -1.945 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.954      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.949      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.949      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.949      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.949      ;
; -1.944 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.949      ;
; -1.937 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.942      ;
; -1.937 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.942      ;
; -1.937 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.942      ;
; -1.937 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.942      ;
; -1.937 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.942      ;
; -1.909 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.918      ;
; -1.909 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.918      ;
; -1.909 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.918      ;
; -1.909 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.918      ;
; -1.909 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.918      ;
; -1.899 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.904      ;
; -1.899 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.904      ;
; -1.899 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.904      ;
; -1.899 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.904      ;
; -1.899 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 1.000        ; 0.006      ; 2.904      ;
; -1.884 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.889      ;
; -1.884 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.889      ;
; -1.884 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.889      ;
; -1.884 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.889      ;
; -1.884 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.889      ;
; -1.849 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.858      ;
; -1.849 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.858      ;
; -1.849 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.858      ;
; -1.849 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.858      ;
; -1.849 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.858      ;
; -1.846 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.851      ;
; -1.846 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.851      ;
; -1.846 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.851      ;
; -1.846 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.851      ;
; -1.846 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.851      ;
; -1.845 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.850      ;
; -1.845 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.850      ;
; -1.845 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.850      ;
; -1.845 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.850      ;
; -1.845 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.850      ;
; -1.838 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.847      ;
; -1.838 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.847      ;
; -1.838 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.847      ;
; -1.838 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.847      ;
; -1.838 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk          ; clk         ; 1.000        ; 0.010      ; 2.847      ;
; -1.836 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.841      ;
; -1.836 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.841      ;
; -1.836 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.841      ;
; -1.836 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.841      ;
; -1.836 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.841      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.839      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.843      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.839      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.839      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.839      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.839      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.843      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.843      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.843      ;
; -1.834 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 1.000        ; 0.010      ; 2.843      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.838      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.838      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.838      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.838      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.838      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.838      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.838      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.838      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.838      ;
; -1.833 ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 1.000        ; 0.006      ; 2.838      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.006 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.460      ;
; -1.006 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.460      ;
; -1.004 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.458      ;
; -1.004 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.458      ;
; -1.001 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.455      ;
; -1.001 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.455      ;
; -1.000 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.454      ;
; -1.000 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.454      ;
; -0.999 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.453      ;
; -0.999 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.453      ;
; -0.972 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.426      ;
; -0.972 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.422      ; 2.426      ;
; -0.916 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.373      ;
; -0.916 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.373      ;
; -0.911 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.368      ;
; -0.911 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.368      ;
; -0.911 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.368      ;
; -0.911 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.368      ;
; -0.909 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.366      ;
; -0.909 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.366      ;
; -0.907 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.401      ;
; -0.907 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.401      ;
; -0.907 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.401      ;
; -0.893 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.378      ;
; -0.893 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.378      ;
; -0.893 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.378      ;
; -0.880 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.365      ;
; -0.880 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.365      ;
; -0.880 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.365      ;
; -0.875 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.332      ;
; -0.875 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.332      ;
; -0.875 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.332      ;
; -0.875 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.332      ;
; -0.874 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.331      ;
; -0.874 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.331      ;
; -0.870 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.327      ;
; -0.870 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.327      ;
; -0.870 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.327      ;
; -0.870 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.327      ;
; -0.858 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.315      ;
; -0.858 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.425      ; 2.315      ;
; -0.850 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.335      ;
; -0.850 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.335      ;
; -0.850 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.335      ;
; -0.849 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.334      ;
; -0.849 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.334      ;
; -0.849 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.334      ;
; -0.849 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.334      ;
; -0.849 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.334      ;
; -0.849 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.334      ;
; -0.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.333      ;
; -0.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.333      ;
; -0.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.333      ;
; -0.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.333      ;
; -0.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.333      ;
; -0.848 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.333      ;
; -0.845 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.330      ;
; -0.845 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.330      ;
; -0.845 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.330      ;
; -0.839 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.333      ;
; -0.839 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.333      ;
; -0.839 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.333      ;
; -0.838 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.332      ;
; -0.838 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.332      ;
; -0.838 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.332      ;
; -0.837 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.331      ;
; -0.837 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.331      ;
; -0.837 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.331      ;
; -0.834 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.328      ;
; -0.834 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.328      ;
; -0.834 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.328      ;
; -0.834 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.328      ;
; -0.834 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.328      ;
; -0.834 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.328      ;
; -0.833 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.318      ;
; -0.833 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.318      ;
; -0.833 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.453      ; 2.318      ;
; -0.825 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.319      ;
; -0.825 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.319      ;
; -0.825 ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.462      ; 2.319      ;
; 0.012  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.502      ; 1.522      ;
; 0.040  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.502      ; 1.494      ;
; 0.041  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.502      ; 1.493      ;
; 0.041  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.502      ; 1.493      ;
; 0.041  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.502      ; 1.493      ;
; 0.042  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.502      ; 1.492      ;
; 0.046  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.502      ; 1.488      ;
; 0.048  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.502      ; 1.486      ;
; 0.049  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.502      ; 1.485      ;
; 0.086  ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.535      ; 1.481      ;
; 0.117  ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.511      ; 1.426      ;
; 0.129  ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.502      ; 1.405      ;
; 0.150  ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.535      ; 1.417      ;
; 0.154  ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.535      ; 1.413      ;
; 0.155  ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.535      ; 1.412      ;
; 0.157  ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.535      ; 1.410      ;
; 0.158  ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.535      ; 1.409      ;
; 0.161  ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.535      ; 1.406      ;
; 0.162  ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.535      ; 1.405      ;
; 0.173  ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 1.000        ; 0.526      ; 1.385      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                     ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.607 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.961      ; 0.647      ;
; -1.563 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.637      ; 0.367      ;
; -1.527 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.961      ; 0.727      ;
; -1.107 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff3|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.961      ; 0.647      ;
; -1.063 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff0|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.637      ; 0.367      ;
; -1.052 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.643      ; 0.884      ;
; -1.027 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff1|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.961      ; 0.727      ;
; -1.008 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.643      ; 0.928      ;
; -1.008 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.643      ; 0.928      ;
; -0.998 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.643      ; 0.938      ;
; -0.997 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.643      ; 0.939      ;
; -0.997 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.643      ; 0.939      ;
; -0.984 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 0.960      ;
; -0.983 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 0.961      ;
; -0.981 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 0.940      ;
; -0.981 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 0.940      ;
; -0.979 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 0.942      ;
; -0.978 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 0.943      ;
; -0.978 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 0.943      ;
; -0.977 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 0.944      ;
; -0.975 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 0.946      ;
; -0.975 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 0.946      ;
; -0.975 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 0.946      ;
; -0.927 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.713      ; 1.065      ;
; -0.923 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 0.998      ;
; -0.916 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg2 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.713      ; 1.076      ;
; -0.916 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.713      ; 1.076      ;
; -0.916 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.713      ; 1.076      ;
; -0.878 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.113      ;
; -0.831 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.160      ;
; -0.824 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.167      ;
; -0.818 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.173      ;
; -0.813 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.178      ;
; -0.809 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_we_reg       ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.709      ; 1.179      ;
; -0.799 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg1 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.717      ; 1.197      ;
; -0.799 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~portb_address_reg0 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.717      ; 1.197      ;
; -0.760 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|reg4:statereg|flipflop:ff2|q                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.961      ; 1.494      ;
; -0.742 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg5  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.245      ;
; -0.718 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.273      ;
; -0.712 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[4]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 1.209      ;
; -0.712 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[1]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 1.209      ;
; -0.712 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; RAM:randomaccessmemory|temp_address[0]                                                                                      ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.628      ; 1.209      ;
; -0.709 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.278      ;
; -0.700 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg3  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.287      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.693 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]                                                                            ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.226      ;
; -0.691 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg6  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.296      ;
; -0.684 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg4  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.303      ;
; -0.680 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.307      ;
; -0.673 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.314      ;
; -0.667 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.320      ;
; -0.667 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg8  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.324      ;
; -0.665 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.322      ;
; -0.665 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.322      ;
; -0.663 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg2  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.328      ;
; -0.660 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff1|q                                                                   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.640      ; 1.273      ;
; -0.660 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff10|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.640      ; 1.273      ;
; -0.660 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff13|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.640      ; 1.273      ;
; -0.660 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|instreg:instructionreg|flipflop:ff12|q                                                                  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.640      ; 1.273      ;
; -0.659 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.328      ;
; -0.656 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg9  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.335      ;
; -0.655 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg15 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.336      ;
; -0.655 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg14 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.336      ;
; -0.619 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.368      ;
; -0.611 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg13 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.380      ;
; -0.581 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.406      ;
; -0.571 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.420      ;
; -0.553 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.434      ;
; -0.552 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.643      ; 0.884      ;
; -0.548 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.439      ;
; -0.548 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.443      ;
; -0.542 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.708      ; 1.445      ;
; -0.541 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg7  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.712      ; 1.450      ;
; -0.508 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.643      ; 0.928      ;
; -0.508 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.643      ; 0.928      ;
; -0.498 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.643      ; 0.938      ;
; -0.497 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.643      ; 0.939      ;
; -0.497 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.643      ; 0.939      ;
; -0.484 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]                                                                 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.651      ; 0.960      ;
; -0.483 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15]                                                                           ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.651      ; 0.961      ;
; -0.481 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.628      ; 0.940      ;
; -0.481 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.628      ; 0.940      ;
; -0.479 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[23]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.628      ; 0.942      ;
; -0.478 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.628      ; 0.943      ;
; -0.478 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.628      ; 0.943      ;
; -0.477 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.628      ; 0.944      ;
; -0.475 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39]                                                                ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.628      ; 0.946      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                                                                                                   ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                             ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.002 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.499      ; 0.653      ;
; 0.096 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.538      ; 0.786      ;
; 0.138 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.514      ; 0.804      ;
; 0.152 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.538      ; 0.842      ;
; 0.157 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.532      ; 0.841      ;
; 0.182 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.547      ; 0.881      ;
; 0.184 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.532      ; 0.868      ;
; 0.188 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[15] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.496      ; 0.836      ;
; 0.192 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[39] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.514      ; 0.858      ;
; 0.196 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.863      ;
; 0.212 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.532      ; 0.896      ;
; 0.213 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.880      ;
; 0.225 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[21] ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.496      ; 0.873      ;
; 0.233 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[27] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.514      ; 0.899      ;
; 0.235 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 0.878      ;
; 0.246 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[13] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.514      ; 0.912      ;
; 0.249 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 0.892      ;
; 0.258 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.514      ; 0.924      ;
; 0.267 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.514      ; 0.933      ;
; 0.276 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.532      ; 0.960      ;
; 0.280 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 0.920      ;
; 0.282 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.538      ; 0.972      ;
; 0.283 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 0.923      ;
; 0.291 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[31] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.538      ; 0.981      ;
; 0.295 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.538      ; 0.985      ;
; 0.301 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.968      ;
; 0.304 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.971      ;
; 0.304 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.971      ;
; 0.306 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[11] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.532      ; 0.990      ;
; 0.307 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.974      ;
; 0.308 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.975      ;
; 0.308 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.975      ;
; 0.309 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.976      ;
; 0.313 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[17] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.496      ; 0.961      ;
; 0.316 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rq_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.514      ; 0.982      ;
; 0.318 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[29] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.514      ; 0.984      ;
; 0.318 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.985      ;
; 0.321 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.988      ;
; 0.321 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.988      ;
; 0.324 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.991      ;
; 0.325 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.992      ;
; 0.325 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.992      ;
; 0.326 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 0.993      ;
; 0.355 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 0.995      ;
; 0.356 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 0.999      ;
; 0.356 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 0.999      ;
; 0.358 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 1.001      ;
; 0.361 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.001      ;
; 0.362 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.002      ;
; 0.363 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 1.006      ;
; 0.363 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.003      ;
; 0.364 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 1.007      ;
; 0.365 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[35] ; operational:operationalunit|regfile:reg|Rq_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.514      ; 1.031      ;
; 0.366 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 1.009      ;
; 0.366 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 1.009      ;
; 0.366 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 1.009      ;
; 0.369 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[19] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.496      ; 1.017      ;
; 0.373 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.040      ;
; 0.381 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.532      ; 1.065      ;
; 0.383 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.050      ;
; 0.387 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.054      ;
; 0.394 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.070      ;
; 0.395 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.071      ;
; 0.398 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.074      ;
; 0.399 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.075      ;
; 0.400 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.067      ;
; 0.401 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.077      ;
; 0.402 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.078      ;
; 0.411 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.087      ;
; 0.412 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.088      ;
; 0.414 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 1.057      ;
; 0.415 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[37] ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.538      ; 1.105      ;
; 0.415 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[1]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.091      ;
; 0.416 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[33] ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.538      ; 1.106      ;
; 0.416 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[2]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.092      ;
; 0.418 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.094      ;
; 0.419 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.095      ;
; 0.421 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[9]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.496      ; 1.069      ;
; 0.429 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.069      ;
; 0.430 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.070      ;
; 0.432 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.072      ;
; 0.435 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.075      ;
; 0.436 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[25] ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.538      ; 1.126      ;
; 0.436 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[4]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.076      ;
; 0.438 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rq_data[3]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.078      ;
; 0.444 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rq_data[0]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.084      ;
; 0.447 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rq_data[6]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.488      ; 1.087      ;
; 0.456 ; control:controlunit|instreg:instructionreg|flipflop:ff12|q   ; operational:operationalunit|regfile:reg|Rp_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.526      ; 1.134      ;
; 0.470 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.146      ;
; 0.478 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.145      ;
; 0.481 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[8]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.148      ;
; 0.481 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[11] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.148      ;
; 0.484 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[10] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.151      ;
; 0.485 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[7]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.152      ;
; 0.485 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[13] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.152      ;
; 0.486 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[3]  ; operational:operationalunit|regfile:reg|Rp_data[12] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.153      ;
; 0.487 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[10] ; operational:operationalunit|regfile:reg|Rp_data[5]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.524      ; 1.163      ;
; 0.492 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[0]  ; operational:operationalunit|regfile:reg|Rp_data[9]  ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.515      ; 1.159      ;
; 0.494 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[15] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 1.137      ;
; 0.495 ; operational:operationalunit|regfile:reg|reg_rtl_0_bypass[1]  ; operational:operationalunit|regfile:reg|Rq_data[14] ; clk          ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 0.000        ; 0.491      ; 1.138      ;
+-------+--------------------------------------------------------------+-----------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                              ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.579 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.276      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.505 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.202      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.453 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 1.000        ; -0.335     ; 1.150      ;
; -0.420 ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.310     ; 1.142      ;
; -0.346 ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.310     ; 1.068      ;
; -0.294 ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 1.000        ; -0.310     ; 1.016      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 0.989  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.626      ; 1.310      ;
; 1.148  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.500        ; 1.651      ; 1.176      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.489  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.626      ; 1.310      ;
; 1.648  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 1.000        ; 1.651      ; 1.176      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.768 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.651      ; 1.176      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.609 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; 0.000        ; 1.626      ; 1.310      ;
; -0.268 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.651      ; 1.176      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; -0.109 ; control:controlunit|reg4:statereg|flipflop:ff0|q ; control:controlunit|pc:programcounter|counter[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk         ; -0.500       ; 1.626      ; 1.310      ;
; 1.174  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.310     ; 1.016      ;
; 1.226  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.310     ; 1.068      ;
; 1.300  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[15] ; clk                                              ; clk         ; 0.000        ; -0.310     ; 1.142      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.333  ; control:controlunit|reg4:statereg|flipflop:ff2|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.150      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.385  ; control:controlunit|reg4:statereg|flipflop:ff1|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.202      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[14] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[12] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[13] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[11] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[10] ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[9]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[8]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[7]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[6]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[5]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[4]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[3]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[2]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[1]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
; 1.459  ; control:controlunit|reg4:statereg|flipflop:ff3|q ; control:controlunit|pc:programcounter|counter[0]  ; clk                                              ; clk         ; 0.000        ; -0.335     ; 1.276      ;
+--------+--------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg1                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg10                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg11                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg12                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg13                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg14                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg15                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg2                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg3                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg4                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg5                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg6                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg7                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg8                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_datain_reg9                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg1                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg2                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg3                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0~portb_address_reg4                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15~porta_memory_reg0                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9~porta_memory_reg0                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ram_block1a0~porta_datain_reg12 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control:controlunit|reg4:statereg|flipflop:ff0|q'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rp_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operational:operationalunit|regfile:reg|Rq_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rp_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|comb|RF_Rq_rd~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; controlunit|statereg|ff0|q|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[11]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[12]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[13]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[14]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[15]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; Rise       ; operationalunit|reg|Rp_data[2]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 6.050 ; 6.050 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.922 ; 5.922 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.885 ; 5.885 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 5.866 ; 5.866 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.878 ; 5.878 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.934 ; 5.934 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.879 ; 5.879 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 6.036 ; 6.036 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 5.744 ; 5.744 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.932 ; 5.932 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.938 ; 5.938 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 6.050 ; 6.050 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.927 ; 5.927 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 5.790 ; 5.790 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 5.831 ; 5.831 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.900 ; 5.900 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.883 ; 5.883 ; Rise       ; clk                                              ;
; D_R_enable    ; clk                                              ; 4.797 ; 4.797 ; Rise       ; clk                                              ;
; D_addr[*]     ; clk                                              ; 4.284 ; 4.284 ; Rise       ; clk                                              ;
;  D_addr[0]    ; clk                                              ; 4.231 ; 4.231 ; Rise       ; clk                                              ;
;  D_addr[1]    ; clk                                              ; 4.127 ; 4.127 ; Rise       ; clk                                              ;
;  D_addr[4]    ; clk                                              ; 4.284 ; 4.284 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 4.169 ; 4.169 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 4.169 ; 4.169 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 3.937 ; 3.937 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 3.956 ; 3.956 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 4.159 ; 4.159 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 3.895 ; 3.895 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 4.169 ; 4.169 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 3.895 ; 3.895 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 3.956 ; 3.956 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 4.279 ; 4.279 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 4.279 ; 4.279 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.937 ; 3.937 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 4.044 ; 4.044 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.084 ; 4.084 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 4.041 ; 4.041 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 3.892 ; 3.892 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 4.055 ; 4.055 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 4.097 ; 4.097 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 4.063 ; 4.063 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.041 ; 4.041 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.060 ; 4.060 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 4.053 ; 4.053 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 4.077 ; 4.077 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 3.787 ; 3.787 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 3.826 ; 3.826 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 4.048 ; 4.048 ; Rise       ; clk                                              ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 2.463 ;       ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.684 ; 4.684 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.412 ; 4.412 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.684 ; 4.684 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.432 ; 4.432 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.443 ; 4.443 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.371 ; 4.371 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.445 ; 4.445 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.274 ; 4.274 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.392 ; 4.392 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.590 ; 4.590 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.490 ; 4.490 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.385 ; 4.385 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.491 ; 4.491 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.615 ; 4.615 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.558 ; 4.558 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.362 ; 4.362 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.520 ; 4.520 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ;       ; 2.463 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 5.744 ; 5.744 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.922 ; 5.922 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.885 ; 5.885 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 5.866 ; 5.866 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.878 ; 5.878 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.934 ; 5.934 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.879 ; 5.879 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 6.036 ; 6.036 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 5.744 ; 5.744 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.932 ; 5.932 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.938 ; 5.938 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 6.050 ; 6.050 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.927 ; 5.927 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 5.790 ; 5.790 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 5.831 ; 5.831 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.900 ; 5.900 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.883 ; 5.883 ; Rise       ; clk                                              ;
; D_R_enable    ; clk                                              ; 4.505 ; 4.505 ; Rise       ; clk                                              ;
; D_addr[*]     ; clk                                              ; 4.127 ; 4.127 ; Rise       ; clk                                              ;
;  D_addr[0]    ; clk                                              ; 4.231 ; 4.231 ; Rise       ; clk                                              ;
;  D_addr[1]    ; clk                                              ; 4.127 ; 4.127 ; Rise       ; clk                                              ;
;  D_addr[4]    ; clk                                              ; 4.284 ; 4.284 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 3.895 ; 3.895 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 4.169 ; 4.169 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 3.937 ; 3.937 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 3.956 ; 3.956 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 4.159 ; 4.159 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 3.895 ; 3.895 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 4.169 ; 4.169 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 3.895 ; 3.895 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 3.956 ; 3.956 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.787 ; 3.787 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 4.279 ; 4.279 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.937 ; 3.937 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 4.044 ; 4.044 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.084 ; 4.084 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 4.041 ; 4.041 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 3.892 ; 3.892 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 4.055 ; 4.055 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 4.097 ; 4.097 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 4.063 ; 4.063 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.041 ; 4.041 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.060 ; 4.060 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 4.053 ; 4.053 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 4.077 ; 4.077 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 3.787 ; 3.787 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 3.826 ; 3.826 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 4.048 ; 4.048 ; Rise       ; clk                                              ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 2.463 ;       ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.274 ; 4.274 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.412 ; 4.412 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.684 ; 4.684 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.432 ; 4.432 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.443 ; 4.443 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.371 ; 4.371 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.445 ; 4.445 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.274 ; 4.274 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.392 ; 4.392 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.590 ; 4.590 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.490 ; 4.490 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.385 ; 4.385 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.491 ; 4.491 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.615 ; 4.615 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.558 ; 4.558 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.362 ; 4.362 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.520 ; 4.520 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ;       ; 2.463 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -4.704   ; -2.792  ; -2.447   ; -0.941  ; -1.627              ;
;  clk                                              ; -4.704   ; -2.792  ; -2.447   ; -0.941  ; -1.627              ;
;  control:controlunit|reg4:statereg|flipflop:ff0|q ; -1.977   ; -0.119  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                   ; -489.48  ; -65.734 ; -38.835  ; -10.301 ; -468.352            ;
;  clk                                              ; -434.093 ; -65.734 ; -38.835  ; -10.301 ; -436.352            ;
;  control:controlunit|reg4:statereg|flipflop:ff0|q ; -55.387  ; -0.119  ; N/A      ; N/A     ; -32.000             ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 10.486 ; 10.486 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 10.213 ; 10.213 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 10.169 ; 10.169 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 9.950  ; 9.950  ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 9.983  ; 9.983  ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 10.234 ; 10.234 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 10.169 ; 10.169 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 10.486 ; 10.486 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 9.865  ; 9.865  ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 10.230 ; 10.230 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 10.241 ; 10.241 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 10.415 ; 10.415 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 10.226 ; 10.226 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 9.919  ; 9.919  ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 9.954  ; 9.954  ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 10.036 ; 10.036 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 10.169 ; 10.169 ; Rise       ; clk                                              ;
; D_R_enable    ; clk                                              ; 9.373  ; 9.373  ; Rise       ; clk                                              ;
; D_addr[*]     ; clk                                              ; 7.844  ; 7.844  ; Rise       ; clk                                              ;
;  D_addr[0]    ; clk                                              ; 7.787  ; 7.787  ; Rise       ; clk                                              ;
;  D_addr[1]    ; clk                                              ; 7.516  ; 7.516  ; Rise       ; clk                                              ;
;  D_addr[4]    ; clk                                              ; 7.844  ; 7.844  ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 7.482  ; 7.482  ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 7.482  ; 7.482  ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 6.999  ; 6.999  ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 7.020  ; 7.020  ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 7.472  ; 7.472  ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 7.022  ; 7.022  ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 7.482  ; 7.482  ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 7.022  ; 7.022  ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 7.020  ; 7.020  ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 7.798  ; 7.798  ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 7.798  ; 7.798  ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 7.017  ; 7.017  ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 7.334  ; 7.334  ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 7.287  ; 7.287  ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 7.226  ; 7.226  ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 7.021  ; 7.021  ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 7.258  ; 7.258  ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 7.317  ; 7.317  ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 7.275  ; 7.275  ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 7.249  ; 7.249  ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 7.247  ; 7.247  ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 7.246  ; 7.246  ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 7.296  ; 7.296  ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 6.756  ; 6.756  ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 6.923  ; 6.923  ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 7.236  ; 7.236  ; Rise       ; clk                                              ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.934  ;        ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.839  ; 8.839  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.281  ; 8.281  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.839  ; 8.839  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.299  ; 8.299  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.326  ; 8.326  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.219  ; 8.219  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.331  ; 8.331  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 7.991  ; 7.991  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.240  ; 8.240  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.626  ; 8.626  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.489  ; 8.489  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.232  ; 8.232  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.490  ; 8.490  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.634  ; 8.634  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.572  ; 8.572  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.207  ; 8.207  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 8.512  ; 8.512  ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ;        ; 4.934  ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+
; D_R_data[*]   ; clk                                              ; 5.744 ; 5.744 ; Rise       ; clk                                              ;
;  D_R_data[0]  ; clk                                              ; 5.922 ; 5.922 ; Rise       ; clk                                              ;
;  D_R_data[1]  ; clk                                              ; 5.885 ; 5.885 ; Rise       ; clk                                              ;
;  D_R_data[2]  ; clk                                              ; 5.866 ; 5.866 ; Rise       ; clk                                              ;
;  D_R_data[3]  ; clk                                              ; 5.878 ; 5.878 ; Rise       ; clk                                              ;
;  D_R_data[4]  ; clk                                              ; 5.934 ; 5.934 ; Rise       ; clk                                              ;
;  D_R_data[5]  ; clk                                              ; 5.879 ; 5.879 ; Rise       ; clk                                              ;
;  D_R_data[6]  ; clk                                              ; 6.036 ; 6.036 ; Rise       ; clk                                              ;
;  D_R_data[7]  ; clk                                              ; 5.744 ; 5.744 ; Rise       ; clk                                              ;
;  D_R_data[8]  ; clk                                              ; 5.932 ; 5.932 ; Rise       ; clk                                              ;
;  D_R_data[9]  ; clk                                              ; 5.938 ; 5.938 ; Rise       ; clk                                              ;
;  D_R_data[10] ; clk                                              ; 6.050 ; 6.050 ; Rise       ; clk                                              ;
;  D_R_data[11] ; clk                                              ; 5.927 ; 5.927 ; Rise       ; clk                                              ;
;  D_R_data[12] ; clk                                              ; 5.790 ; 5.790 ; Rise       ; clk                                              ;
;  D_R_data[13] ; clk                                              ; 5.831 ; 5.831 ; Rise       ; clk                                              ;
;  D_R_data[14] ; clk                                              ; 5.900 ; 5.900 ; Rise       ; clk                                              ;
;  D_R_data[15] ; clk                                              ; 5.883 ; 5.883 ; Rise       ; clk                                              ;
; D_R_enable    ; clk                                              ; 4.505 ; 4.505 ; Rise       ; clk                                              ;
; D_addr[*]     ; clk                                              ; 4.127 ; 4.127 ; Rise       ; clk                                              ;
;  D_addr[0]    ; clk                                              ; 4.231 ; 4.231 ; Rise       ; clk                                              ;
;  D_addr[1]    ; clk                                              ; 4.127 ; 4.127 ; Rise       ; clk                                              ;
;  D_addr[4]    ; clk                                              ; 4.284 ; 4.284 ; Rise       ; clk                                              ;
; IR_data[*]    ; clk                                              ; 3.895 ; 3.895 ; Rise       ; clk                                              ;
;  IR_data[0]   ; clk                                              ; 4.169 ; 4.169 ; Rise       ; clk                                              ;
;  IR_data[1]   ; clk                                              ; 3.937 ; 3.937 ; Rise       ; clk                                              ;
;  IR_data[4]   ; clk                                              ; 3.956 ; 3.956 ; Rise       ; clk                                              ;
;  IR_data[8]   ; clk                                              ; 4.159 ; 4.159 ; Rise       ; clk                                              ;
;  IR_data[9]   ; clk                                              ; 3.895 ; 3.895 ; Rise       ; clk                                              ;
;  IR_data[10]  ; clk                                              ; 4.169 ; 4.169 ; Rise       ; clk                                              ;
;  IR_data[12]  ; clk                                              ; 3.895 ; 3.895 ; Rise       ; clk                                              ;
;  IR_data[13]  ; clk                                              ; 3.956 ; 3.956 ; Rise       ; clk                                              ;
; PC_addr[*]    ; clk                                              ; 3.787 ; 3.787 ; Rise       ; clk                                              ;
;  PC_addr[0]   ; clk                                              ; 4.279 ; 4.279 ; Rise       ; clk                                              ;
;  PC_addr[1]   ; clk                                              ; 3.937 ; 3.937 ; Rise       ; clk                                              ;
;  PC_addr[2]   ; clk                                              ; 4.044 ; 4.044 ; Rise       ; clk                                              ;
;  PC_addr[3]   ; clk                                              ; 4.084 ; 4.084 ; Rise       ; clk                                              ;
;  PC_addr[4]   ; clk                                              ; 4.041 ; 4.041 ; Rise       ; clk                                              ;
;  PC_addr[5]   ; clk                                              ; 3.892 ; 3.892 ; Rise       ; clk                                              ;
;  PC_addr[6]   ; clk                                              ; 4.055 ; 4.055 ; Rise       ; clk                                              ;
;  PC_addr[7]   ; clk                                              ; 4.097 ; 4.097 ; Rise       ; clk                                              ;
;  PC_addr[8]   ; clk                                              ; 4.063 ; 4.063 ; Rise       ; clk                                              ;
;  PC_addr[9]   ; clk                                              ; 4.041 ; 4.041 ; Rise       ; clk                                              ;
;  PC_addr[10]  ; clk                                              ; 4.060 ; 4.060 ; Rise       ; clk                                              ;
;  PC_addr[11]  ; clk                                              ; 4.053 ; 4.053 ; Rise       ; clk                                              ;
;  PC_addr[12]  ; clk                                              ; 4.077 ; 4.077 ; Rise       ; clk                                              ;
;  PC_addr[13]  ; clk                                              ; 3.787 ; 3.787 ; Rise       ; clk                                              ;
;  PC_addr[14]  ; clk                                              ; 3.826 ; 3.826 ; Rise       ; clk                                              ;
;  PC_addr[15]  ; clk                                              ; 4.048 ; 4.048 ; Rise       ; clk                                              ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 2.463 ;       ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_W_data[*]   ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.274 ; 4.274 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[0]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.412 ; 4.412 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[1]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.684 ; 4.684 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[2]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.432 ; 4.432 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[3]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.443 ; 4.443 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[4]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.371 ; 4.371 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[5]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.445 ; 4.445 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[6]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.274 ; 4.274 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[7]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.392 ; 4.392 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[8]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.590 ; 4.590 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[9]  ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.490 ; 4.490 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[10] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.385 ; 4.385 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[11] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.491 ; 4.491 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[12] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.615 ; 4.615 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[13] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.558 ; 4.558 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[14] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.362 ; 4.362 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
;  D_W_data[15] ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 4.520 ; 4.520 ; Rise       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
; D_R_enable    ; control:controlunit|reg4:statereg|flipflop:ff0|q ;       ; 2.463 ; Fall       ; control:controlunit|reg4:statereg|flipflop:ff0|q ;
+---------------+--------------------------------------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 2950     ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk                                              ; 346      ; 154      ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 288      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 2950     ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk                                              ; 346      ; 154      ; 0        ; 0        ;
; clk                                              ; control:controlunit|reg4:statereg|flipflop:ff0|q ; 288      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                              ; clk      ; 48       ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                       ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                              ; clk      ; 48       ; 0        ; 0        ; 0        ;
; control:controlunit|reg4:statereg|flipflop:ff0|q ; clk      ; 16       ; 16       ; 0        ; 0        ;
+--------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 60    ; 60   ;
; Unconstrained Output Port Paths ; 127   ; 127  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 12 17:46:52 2024
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name control:controlunit|reg4:statereg|flipflop:ff0|q control:controlunit|reg4:statereg|flipflop:ff0|q
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.704
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.704      -434.093 clk 
    Info (332119):    -1.977       -55.387 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case hold slack is -2.792
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.792       -62.423 clk 
    Info (332119):    -0.119        -0.119 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case recovery slack is -2.447
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.447       -38.835 clk 
Info (332146): Worst-case removal slack is -0.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.941       -10.301 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -436.352 clk 
    Info (332119):    -0.500       -32.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.042
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.042      -188.428 clk 
    Info (332119):    -1.006       -28.460 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case hold slack is -1.607
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.607       -65.734 clk 
    Info (332119):     0.002         0.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332146): Worst-case recovery slack is -0.579
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.579        -9.105 clk 
Info (332146): Worst-case removal slack is -0.768
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.768        -9.903 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -436.352 clk 
    Info (332119):    -0.500       -32.000 control:controlunit|reg4:statereg|flipflop:ff0|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Mon Aug 12 17:46:53 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


