/home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/bin/m_generic  -mp  4  -prjfile  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/scratchproject.prs  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis  -flow prepass  -gcc_prepass  -osrd  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_prem.srd  -qsap  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C.sap   -part MPFS025T  -package FCVG484  -grade STD    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synlog/report/MY_CUSTOM_FPGA_DESIGN_546BC67C_premap.xml -merge_inferred_clocks 0  -top_level_module  MY_CUSTOM_FPGA_DESIGN_546BC67C  -implementation  synthesis  -ovm  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C.vm  -conchk_prepass  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_546BC67C_cck.rpt   -freq 100.000   -tcl  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/designer/MY_CUSTOM_FPGA_DESIGN_546BC67C/synthesis.fdc  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_mult.srs  -devicelib  /home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_546BC67C.plg  -osyn  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_prem.srd  -prjdir  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/  -prjname  MY_CUSTOM_FPGA_DESIGN_546BC67C_syn  -log  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synlog/MY_CUSTOM_FPGA_DESIGN_546BC67C_premap.srr  -sn  2022.09  -jobname  "premap" 
relcom:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/bin/m_generic -mp 4 -prjfile ../scratchproject.prs -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -flow prepass -gcc_prepass -osrd ../synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_prem.srd -qsap ../MY_CUSTOM_FPGA_DESIGN_546BC67C.sap -part MPFS025T -package FCVG484 -grade STD -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/MY_CUSTOM_FPGA_DESIGN_546BC67C_premap.xml -merge_inferred_clocks 0 -top_level_module MY_CUSTOM_FPGA_DESIGN_546BC67C -implementation synthesis -ovm ../MY_CUSTOM_FPGA_DESIGN_546BC67C.vm -conchk_prepass ../MY_CUSTOM_FPGA_DESIGN_546BC67C_cck.rpt -freq 100.000 -tcl ../../designer/MY_CUSTOM_FPGA_DESIGN_546BC67C/synthesis.fdc ../synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_mult.srs -devicelib ../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v -ologparam MY_CUSTOM_FPGA_DESIGN_546BC67C.plg -osyn ../synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_prem.srd -prjdir ../ -prjname MY_CUSTOM_FPGA_DESIGN_546BC67C_syn -log ../synlog/MY_CUSTOM_FPGA_DESIGN_546BC67C_premap.srr -sn 2022.09 -jobname "premap"
rc:1 success:1 runtime:3
file:../scratchproject.prs|io:o|time:1756108126|size:7933|exec:0|csum:
file:../synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_prem.srd|io:o|time:1756108132|size:642293|exec:0|csum:
file:../MY_CUSTOM_FPGA_DESIGN_546BC67C.sap|io:o|time:1756108133|size:5525|exec:0|csum:
file:../MY_CUSTOM_FPGA_DESIGN_546BC67C.vm|io:o|time:0|size:-1|exec:0|csum:
file:../MY_CUSTOM_FPGA_DESIGN_546BC67C_cck.rpt|io:o|time:1756108133|size:11393|exec:0|csum:
file:../../designer/MY_CUSTOM_FPGA_DESIGN_546BC67C/synthesis.fdc|io:i|time:1756108125|size:2708|exec:0|csum:10BDC372366589F08472D48892A784F9
file:../synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_mult.srs|io:i|time:1756108130|size:20067|exec:0|csum:39311207CDF77B9F011AFA57060B6673
file:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v|io:i|time:1691490541|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:MY_CUSTOM_FPGA_DESIGN_546BC67C.plg|io:o|time:1756108130|size:0|exec:0|csum:
file:../synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_prem.srd|io:o|time:1756108132|size:642293|exec:0|csum:
file:../synlog/MY_CUSTOM_FPGA_DESIGN_546BC67C_premap.srr|io:o|time:1756108133|size:13371|exec:0|csum:
file:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/linux_a_64/m_generic|io:i|time:1691490547|size:52398336|exec:1|csum:DE7915E00C60A81E40682A3351B09B43
file:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/bin/m_generic|io:i|time:1691490531|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
