ARM GAS  /tmp/cc5klTu4.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM3_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM3_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM3_Init:
  25              	.LFB70:
  26              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /**
   2:Src/tim.c     ****   ******************************************************************************
   3:Src/tim.c     ****   * File Name          : TIM.c
   4:Src/tim.c     ****   * Description        : This file provides code for the configuration
   5:Src/tim.c     ****   *                      of the TIM instances.
   6:Src/tim.c     ****   ******************************************************************************
   7:Src/tim.c     ****   * @attention
   8:Src/tim.c     ****   *
   9:Src/tim.c     ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Src/tim.c     ****   * All rights reserved.</center></h2>
  11:Src/tim.c     ****   *
  12:Src/tim.c     ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/tim.c     ****   * the "License"; You may not use this file except in compliance with the
  14:Src/tim.c     ****   * License. You may obtain a copy of the License at:
  15:Src/tim.c     ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/tim.c     ****   *
  17:Src/tim.c     ****   ******************************************************************************
  18:Src/tim.c     ****   */
  19:Src/tim.c     **** 
  20:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/tim.c     **** #include "tim.h"
  22:Src/tim.c     **** 
  23:Src/tim.c     **** /* USER CODE BEGIN 0 */
  24:Src/tim.c     **** 
  25:Src/tim.c     **** /* USER CODE END 0 */
  26:Src/tim.c     **** 
  27:Src/tim.c     **** TIM_HandleTypeDef htim1;
  28:Src/tim.c     **** TIM_HandleTypeDef htim2;
  29:Src/tim.c     **** TIM_HandleTypeDef htim3;
  30:Src/tim.c     **** TIM_HandleTypeDef htim4;
  31:Src/tim.c     **** 
  32:Src/tim.c     **** /* TIM1 init function */
ARM GAS  /tmp/cc5klTu4.s 			page 2


  33:Src/tim.c     **** void MX_TIM1_Init(void)
  34:Src/tim.c     **** {
  35:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  36:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  37:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
  38:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  39:Src/tim.c     **** 
  40:Src/tim.c     ****   htim1.Instance = TIM1;
  41:Src/tim.c     ****   htim1.Init.Prescaler = 15;
  42:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  43:Src/tim.c     ****   htim1.Init.Period = 19999;
  44:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  45:Src/tim.c     ****   htim1.Init.RepetitionCounter = 0;
  46:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  47:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  48:Src/tim.c     ****   {
  49:Src/tim.c     ****     Error_Handler();
  50:Src/tim.c     ****   }
  51:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  52:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  53:Src/tim.c     ****   {
  54:Src/tim.c     ****     Error_Handler();
  55:Src/tim.c     ****   }
  56:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  57:Src/tim.c     ****   {
  58:Src/tim.c     ****     Error_Handler();
  59:Src/tim.c     ****   }
  60:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  61:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  62:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  63:Src/tim.c     ****   {
  64:Src/tim.c     ****     Error_Handler();
  65:Src/tim.c     ****   }
  66:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  67:Src/tim.c     ****   sConfigOC.Pulse = 0;
  68:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  69:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  70:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  71:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  72:Src/tim.c     ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  73:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  74:Src/tim.c     ****   {
  75:Src/tim.c     ****     Error_Handler();
  76:Src/tim.c     ****   }
  77:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  78:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  79:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  80:Src/tim.c     ****   sBreakDeadTimeConfig.DeadTime = 0;
  81:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  82:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  83:Src/tim.c     ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  84:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  85:Src/tim.c     ****   {
  86:Src/tim.c     ****     Error_Handler();
  87:Src/tim.c     ****   }
  88:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim1);
  89:Src/tim.c     **** 
ARM GAS  /tmp/cc5klTu4.s 			page 3


  90:Src/tim.c     **** }
  91:Src/tim.c     **** /* TIM2 init function */
  92:Src/tim.c     **** void MX_TIM2_Init(void)
  93:Src/tim.c     **** {
  94:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  95:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  96:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
  97:Src/tim.c     **** 
  98:Src/tim.c     ****   htim2.Instance = TIM2;
  99:Src/tim.c     ****   htim2.Init.Prescaler = 15;
 100:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 101:Src/tim.c     ****   htim2.Init.Period = 19999;
 102:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 103:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 104:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 105:Src/tim.c     ****   {
 106:Src/tim.c     ****     Error_Handler();
 107:Src/tim.c     ****   }
 108:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 109:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 110:Src/tim.c     ****   {
 111:Src/tim.c     ****     Error_Handler();
 112:Src/tim.c     ****   }
 113:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 114:Src/tim.c     ****   {
 115:Src/tim.c     ****     Error_Handler();
 116:Src/tim.c     ****   }
 117:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 118:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 119:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 120:Src/tim.c     ****   {
 121:Src/tim.c     ****     Error_Handler();
 122:Src/tim.c     ****   }
 123:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 124:Src/tim.c     ****   sConfigOC.Pulse = 0;
 125:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 126:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 127:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 128:Src/tim.c     ****   {
 129:Src/tim.c     ****     Error_Handler();
 130:Src/tim.c     ****   }
 131:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim2);
 132:Src/tim.c     **** 
 133:Src/tim.c     **** }
 134:Src/tim.c     **** /* TIM3 init function */
 135:Src/tim.c     **** void MX_TIM3_Init(void)
 136:Src/tim.c     **** {
  27              		.loc 1 136 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
ARM GAS  /tmp/cc5klTu4.s 			page 4


  37              		.cfi_def_cfa_offset 32
 137:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 137 3 view .LVU1
  39              		.loc 1 137 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
 138:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 138 3 is_stmt 1 view .LVU3
  46              		.loc 1 138 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
 139:Src/tim.c     **** 
 140:Src/tim.c     ****   htim3.Instance = TIM3;
  49              		.loc 1 140 3 is_stmt 1 view .LVU5
  50              		.loc 1 140 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 154A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
 141:Src/tim.c     ****   htim3.Init.Prescaler = 15;
  54              		.loc 1 141 3 is_stmt 1 view .LVU7
  55              		.loc 1 141 24 is_stmt 0 view .LVU8
  56 0018 0F22     		movs	r2, #15
  57 001a 4260     		str	r2, [r0, #4]
 142:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 142 3 is_stmt 1 view .LVU9
  59              		.loc 1 142 26 is_stmt 0 view .LVU10
  60 001c 8360     		str	r3, [r0, #8]
 143:Src/tim.c     ****   htim3.Init.Period = 65535;
  61              		.loc 1 143 3 is_stmt 1 view .LVU11
  62              		.loc 1 143 21 is_stmt 0 view .LVU12
  63 001e 4FF6FF72 		movw	r2, #65535
  64 0022 C260     		str	r2, [r0, #12]
 144:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 144 3 is_stmt 1 view .LVU13
  66              		.loc 1 144 28 is_stmt 0 view .LVU14
  67 0024 0361     		str	r3, [r0, #16]
 145:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 145 3 is_stmt 1 view .LVU15
  69              		.loc 1 145 32 is_stmt 0 view .LVU16
  70 0026 8361     		str	r3, [r0, #24]
 146:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  71              		.loc 1 146 3 is_stmt 1 view .LVU17
  72              		.loc 1 146 7 is_stmt 0 view .LVU18
  73 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 146 6 view .LVU19
  76 002c 90B9     		cbnz	r0, .L6
  77              	.L2:
 147:Src/tim.c     ****   {
 148:Src/tim.c     ****     Error_Handler();
 149:Src/tim.c     ****   }
 150:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 150 3 is_stmt 1 view .LVU20
  79              		.loc 1 150 34 is_stmt 0 view .LVU21
ARM GAS  /tmp/cc5klTu4.s 			page 5


  80 002e 4FF48053 		mov	r3, #4096
  81 0032 0293     		str	r3, [sp, #8]
 151:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 151 3 is_stmt 1 view .LVU22
  83              		.loc 1 151 7 is_stmt 0 view .LVU23
  84 0034 02A9     		add	r1, sp, #8
  85 0036 0C48     		ldr	r0, .L9
  86 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 151 6 view .LVU24
  89 003c 68B9     		cbnz	r0, .L7
  90              	.L3:
 152:Src/tim.c     ****   {
 153:Src/tim.c     ****     Error_Handler();
 154:Src/tim.c     ****   }
 155:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 155 3 is_stmt 1 view .LVU25
  92              		.loc 1 155 37 is_stmt 0 view .LVU26
  93 003e 0023     		movs	r3, #0
  94 0040 0093     		str	r3, [sp]
 156:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 156 3 is_stmt 1 view .LVU27
  96              		.loc 1 156 33 is_stmt 0 view .LVU28
  97 0042 0193     		str	r3, [sp, #4]
 157:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  98              		.loc 1 157 3 is_stmt 1 view .LVU29
  99              		.loc 1 157 7 is_stmt 0 view .LVU30
 100 0044 6946     		mov	r1, sp
 101 0046 0848     		ldr	r0, .L9
 102 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 157 6 view .LVU31
 105 004c 40B9     		cbnz	r0, .L8
 106              	.L1:
 158:Src/tim.c     ****   {
 159:Src/tim.c     ****     Error_Handler();
 160:Src/tim.c     ****   }
 161:Src/tim.c     **** 
 162:Src/tim.c     **** }
 107              		.loc 1 162 1 view .LVU32
 108 004e 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0050 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
 148:Src/tim.c     ****   }
 117              		.loc 1 148 5 is_stmt 1 view .LVU33
 118 0054 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 0058 E9E7     		b	.L2
 121              	.L7:
 153:Src/tim.c     ****   }
 122              		.loc 1 153 5 view .LVU34
ARM GAS  /tmp/cc5klTu4.s 			page 6


 123 005a FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 005e EEE7     		b	.L3
 126              	.L8:
 159:Src/tim.c     ****   }
 127              		.loc 1 159 5 view .LVU35
 128 0060 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130              		.loc 1 162 1 is_stmt 0 view .LVU36
 131 0064 F3E7     		b	.L1
 132              	.L10:
 133 0066 00BF     		.align	2
 134              	.L9:
 135 0068 00000000 		.word	htim3
 136 006c 00040040 		.word	1073742848
 137              		.cfi_endproc
 138              	.LFE70:
 140              		.section	.text.MX_TIM4_Init,"ax",%progbits
 141              		.align	1
 142              		.global	MX_TIM4_Init
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu softvfp
 148              	MX_TIM4_Init:
 149              	.LFB71:
 163:Src/tim.c     **** /* TIM4 init function */
 164:Src/tim.c     **** void MX_TIM4_Init(void)
 165:Src/tim.c     **** {
 150              		.loc 1 165 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 24
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 00B5     		push	{lr}
 155              	.LCFI4:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 14, -4
 158 0002 87B0     		sub	sp, sp, #28
 159              	.LCFI5:
 160              		.cfi_def_cfa_offset 32
 166:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 161              		.loc 1 166 3 view .LVU38
 162              		.loc 1 166 26 is_stmt 0 view .LVU39
 163 0004 0023     		movs	r3, #0
 164 0006 0293     		str	r3, [sp, #8]
 165 0008 0393     		str	r3, [sp, #12]
 166 000a 0493     		str	r3, [sp, #16]
 167 000c 0593     		str	r3, [sp, #20]
 167:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 168              		.loc 1 167 3 is_stmt 1 view .LVU40
 169              		.loc 1 167 27 is_stmt 0 view .LVU41
 170 000e 0093     		str	r3, [sp]
 171 0010 0193     		str	r3, [sp, #4]
 168:Src/tim.c     **** 
 169:Src/tim.c     ****   htim4.Instance = TIM4;
 172              		.loc 1 169 3 is_stmt 1 view .LVU42
 173              		.loc 1 169 18 is_stmt 0 view .LVU43
ARM GAS  /tmp/cc5klTu4.s 			page 7


 174 0012 1548     		ldr	r0, .L19
 175 0014 154A     		ldr	r2, .L19+4
 176 0016 0260     		str	r2, [r0]
 170:Src/tim.c     ****   htim4.Init.Prescaler = 16000-1;
 177              		.loc 1 170 3 is_stmt 1 view .LVU44
 178              		.loc 1 170 24 is_stmt 0 view .LVU45
 179 0018 43F67F62 		movw	r2, #15999
 180 001c 4260     		str	r2, [r0, #4]
 171:Src/tim.c     ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 181              		.loc 1 171 3 is_stmt 1 view .LVU46
 182              		.loc 1 171 26 is_stmt 0 view .LVU47
 183 001e 8360     		str	r3, [r0, #8]
 172:Src/tim.c     ****   htim4.Init.Period = 1000;
 184              		.loc 1 172 3 is_stmt 1 view .LVU48
 185              		.loc 1 172 21 is_stmt 0 view .LVU49
 186 0020 4FF47A72 		mov	r2, #1000
 187 0024 C260     		str	r2, [r0, #12]
 173:Src/tim.c     ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 188              		.loc 1 173 3 is_stmt 1 view .LVU50
 189              		.loc 1 173 28 is_stmt 0 view .LVU51
 190 0026 0361     		str	r3, [r0, #16]
 174:Src/tim.c     ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 191              		.loc 1 174 3 is_stmt 1 view .LVU52
 192              		.loc 1 174 32 is_stmt 0 view .LVU53
 193 0028 8361     		str	r3, [r0, #24]
 175:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 194              		.loc 1 175 3 is_stmt 1 view .LVU54
 195              		.loc 1 175 7 is_stmt 0 view .LVU55
 196 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 197              	.LVL6:
 198              		.loc 1 175 6 view .LVU56
 199 002e 90B9     		cbnz	r0, .L16
 200              	.L12:
 176:Src/tim.c     ****   {
 177:Src/tim.c     ****     Error_Handler();
 178:Src/tim.c     ****   }
 179:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 201              		.loc 1 179 3 is_stmt 1 view .LVU57
 202              		.loc 1 179 34 is_stmt 0 view .LVU58
 203 0030 4FF48053 		mov	r3, #4096
 204 0034 0293     		str	r3, [sp, #8]
 180:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 205              		.loc 1 180 3 is_stmt 1 view .LVU59
 206              		.loc 1 180 7 is_stmt 0 view .LVU60
 207 0036 02A9     		add	r1, sp, #8
 208 0038 0B48     		ldr	r0, .L19
 209 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 210              	.LVL7:
 211              		.loc 1 180 6 view .LVU61
 212 003e 68B9     		cbnz	r0, .L17
 213              	.L13:
 181:Src/tim.c     ****   {
 182:Src/tim.c     ****     Error_Handler();
 183:Src/tim.c     ****   }
 184:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 214              		.loc 1 184 3 is_stmt 1 view .LVU62
 215              		.loc 1 184 37 is_stmt 0 view .LVU63
ARM GAS  /tmp/cc5klTu4.s 			page 8


 216 0040 0023     		movs	r3, #0
 217 0042 0093     		str	r3, [sp]
 185:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 218              		.loc 1 185 3 is_stmt 1 view .LVU64
 219              		.loc 1 185 33 is_stmt 0 view .LVU65
 220 0044 0193     		str	r3, [sp, #4]
 186:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 221              		.loc 1 186 3 is_stmt 1 view .LVU66
 222              		.loc 1 186 7 is_stmt 0 view .LVU67
 223 0046 6946     		mov	r1, sp
 224 0048 0748     		ldr	r0, .L19
 225 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 226              	.LVL8:
 227              		.loc 1 186 6 view .LVU68
 228 004e 40B9     		cbnz	r0, .L18
 229              	.L11:
 187:Src/tim.c     ****   {
 188:Src/tim.c     ****     Error_Handler();
 189:Src/tim.c     ****   }
 190:Src/tim.c     **** 
 191:Src/tim.c     **** }
 230              		.loc 1 191 1 view .LVU69
 231 0050 07B0     		add	sp, sp, #28
 232              	.LCFI6:
 233              		.cfi_remember_state
 234              		.cfi_def_cfa_offset 4
 235              		@ sp needed
 236 0052 5DF804FB 		ldr	pc, [sp], #4
 237              	.L16:
 238              	.LCFI7:
 239              		.cfi_restore_state
 177:Src/tim.c     ****   }
 240              		.loc 1 177 5 is_stmt 1 view .LVU70
 241 0056 FFF7FEFF 		bl	Error_Handler
 242              	.LVL9:
 243 005a E9E7     		b	.L12
 244              	.L17:
 182:Src/tim.c     ****   }
 245              		.loc 1 182 5 view .LVU71
 246 005c FFF7FEFF 		bl	Error_Handler
 247              	.LVL10:
 248 0060 EEE7     		b	.L13
 249              	.L18:
 188:Src/tim.c     ****   }
 250              		.loc 1 188 5 view .LVU72
 251 0062 FFF7FEFF 		bl	Error_Handler
 252              	.LVL11:
 253              		.loc 1 191 1 is_stmt 0 view .LVU73
 254 0066 F3E7     		b	.L11
 255              	.L20:
 256              		.align	2
 257              	.L19:
 258 0068 00000000 		.word	htim4
 259 006c 00080040 		.word	1073743872
 260              		.cfi_endproc
 261              	.LFE71:
 263              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
ARM GAS  /tmp/cc5klTu4.s 			page 9


 264              		.align	1
 265              		.global	HAL_TIM_Base_MspInit
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu softvfp
 271              	HAL_TIM_Base_MspInit:
 272              	.LVL12:
 273              	.LFB72:
 192:Src/tim.c     **** 
 193:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 194:Src/tim.c     **** {
 274              		.loc 1 194 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 16
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		.loc 1 194 1 is_stmt 0 view .LVU75
 279 0000 00B5     		push	{lr}
 280              	.LCFI8:
 281              		.cfi_def_cfa_offset 4
 282              		.cfi_offset 14, -4
 283 0002 85B0     		sub	sp, sp, #20
 284              	.LCFI9:
 285              		.cfi_def_cfa_offset 24
 195:Src/tim.c     **** 
 196:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM1)
 286              		.loc 1 196 3 is_stmt 1 view .LVU76
 287              		.loc 1 196 20 is_stmt 0 view .LVU77
 288 0004 0368     		ldr	r3, [r0]
 289              		.loc 1 196 5 view .LVU78
 290 0006 264A     		ldr	r2, .L31
 291 0008 9342     		cmp	r3, r2
 292 000a 0BD0     		beq	.L27
 197:Src/tim.c     ****   {
 198:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 199:Src/tim.c     **** 
 200:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 0 */
 201:Src/tim.c     ****     /* TIM1 clock enable */
 202:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_ENABLE();
 203:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 204:Src/tim.c     **** 
 205:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 1 */
 206:Src/tim.c     ****   }
 207:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM2)
 293              		.loc 1 207 8 is_stmt 1 view .LVU79
 294              		.loc 1 207 10 is_stmt 0 view .LVU80
 295 000c B3F1804F 		cmp	r3, #1073741824
 296 0010 13D0     		beq	.L28
 208:Src/tim.c     ****   {
 209:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 210:Src/tim.c     **** 
 211:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 0 */
 212:Src/tim.c     ****     /* TIM2 clock enable */
 213:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_ENABLE();
 214:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 215:Src/tim.c     **** 
 216:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 1 */
ARM GAS  /tmp/cc5klTu4.s 			page 10


 217:Src/tim.c     ****   }
 218:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 297              		.loc 1 218 8 is_stmt 1 view .LVU81
 298              		.loc 1 218 10 is_stmt 0 view .LVU82
 299 0012 244A     		ldr	r2, .L31+4
 300 0014 9342     		cmp	r3, r2
 301 0016 1CD0     		beq	.L29
 219:Src/tim.c     ****   {
 220:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 221:Src/tim.c     **** 
 222:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 0 */
 223:Src/tim.c     ****     /* TIM3 clock enable */
 224:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_ENABLE();
 225:Src/tim.c     **** 
 226:Src/tim.c     ****     /* TIM3 interrupt Init */
 227:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 228:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 229:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 230:Src/tim.c     **** 
 231:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 1 */
 232:Src/tim.c     ****   }
 233:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM4)
 302              		.loc 1 233 8 is_stmt 1 view .LVU83
 303              		.loc 1 233 10 is_stmt 0 view .LVU84
 304 0018 234A     		ldr	r2, .L31+8
 305 001a 9342     		cmp	r3, r2
 306 001c 2CD0     		beq	.L30
 307              	.LVL13:
 308              	.L21:
 234:Src/tim.c     ****   {
 235:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 236:Src/tim.c     **** 
 237:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 0 */
 238:Src/tim.c     ****     /* TIM4 clock enable */
 239:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_ENABLE();
 240:Src/tim.c     **** 
 241:Src/tim.c     ****     /* TIM4 interrupt Init */
 242:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 243:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 244:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 245:Src/tim.c     **** 
 246:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 1 */
 247:Src/tim.c     ****   }
 248:Src/tim.c     **** }
 309              		.loc 1 248 1 view .LVU85
 310 001e 05B0     		add	sp, sp, #20
 311              	.LCFI10:
 312              		.cfi_remember_state
 313              		.cfi_def_cfa_offset 4
 314              		@ sp needed
 315 0020 5DF804FB 		ldr	pc, [sp], #4
 316              	.LVL14:
 317              	.L27:
 318              	.LCFI11:
 319              		.cfi_restore_state
 202:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 320              		.loc 1 202 5 is_stmt 1 view .LVU86
ARM GAS  /tmp/cc5klTu4.s 			page 11


 321              	.LBB2:
 202:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 322              		.loc 1 202 5 view .LVU87
 202:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 323              		.loc 1 202 5 view .LVU88
 324 0024 214B     		ldr	r3, .L31+12
 325 0026 9A69     		ldr	r2, [r3, #24]
 326 0028 42F40062 		orr	r2, r2, #2048
 327 002c 9A61     		str	r2, [r3, #24]
 202:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 328              		.loc 1 202 5 view .LVU89
 329 002e 9B69     		ldr	r3, [r3, #24]
 330 0030 03F40063 		and	r3, r3, #2048
 331 0034 0093     		str	r3, [sp]
 202:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 332              		.loc 1 202 5 view .LVU90
 333 0036 009B     		ldr	r3, [sp]
 334              	.LBE2:
 335 0038 F1E7     		b	.L21
 336              	.L28:
 213:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 337              		.loc 1 213 5 view .LVU91
 338              	.LBB3:
 213:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 339              		.loc 1 213 5 view .LVU92
 213:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 340              		.loc 1 213 5 view .LVU93
 341 003a 03F50433 		add	r3, r3, #135168
 342 003e DA69     		ldr	r2, [r3, #28]
 343 0040 42F00102 		orr	r2, r2, #1
 344 0044 DA61     		str	r2, [r3, #28]
 213:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 345              		.loc 1 213 5 view .LVU94
 346 0046 DB69     		ldr	r3, [r3, #28]
 347 0048 03F00103 		and	r3, r3, #1
 348 004c 0193     		str	r3, [sp, #4]
 213:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 349              		.loc 1 213 5 view .LVU95
 350 004e 019B     		ldr	r3, [sp, #4]
 351              	.LBE3:
 352 0050 E5E7     		b	.L21
 353              	.L29:
 224:Src/tim.c     **** 
 354              		.loc 1 224 5 view .LVU96
 355              	.LBB4:
 224:Src/tim.c     **** 
 356              		.loc 1 224 5 view .LVU97
 224:Src/tim.c     **** 
 357              		.loc 1 224 5 view .LVU98
 358 0052 164B     		ldr	r3, .L31+12
 359 0054 DA69     		ldr	r2, [r3, #28]
 360 0056 42F00202 		orr	r2, r2, #2
 361 005a DA61     		str	r2, [r3, #28]
 224:Src/tim.c     **** 
 362              		.loc 1 224 5 view .LVU99
 363 005c DB69     		ldr	r3, [r3, #28]
 364 005e 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/cc5klTu4.s 			page 12


 365 0062 0293     		str	r3, [sp, #8]
 224:Src/tim.c     **** 
 366              		.loc 1 224 5 view .LVU100
 367 0064 029B     		ldr	r3, [sp, #8]
 368              	.LBE4:
 227:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 369              		.loc 1 227 5 view .LVU101
 370 0066 0022     		movs	r2, #0
 371 0068 1146     		mov	r1, r2
 372 006a 1D20     		movs	r0, #29
 373              	.LVL15:
 227:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 374              		.loc 1 227 5 is_stmt 0 view .LVU102
 375 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 376              	.LVL16:
 228:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 377              		.loc 1 228 5 is_stmt 1 view .LVU103
 378 0070 1D20     		movs	r0, #29
 379 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 380              	.LVL17:
 381 0076 D2E7     		b	.L21
 382              	.LVL18:
 383              	.L30:
 239:Src/tim.c     **** 
 384              		.loc 1 239 5 view .LVU104
 385              	.LBB5:
 239:Src/tim.c     **** 
 386              		.loc 1 239 5 view .LVU105
 239:Src/tim.c     **** 
 387              		.loc 1 239 5 view .LVU106
 388 0078 0C4B     		ldr	r3, .L31+12
 389 007a DA69     		ldr	r2, [r3, #28]
 390 007c 42F00402 		orr	r2, r2, #4
 391 0080 DA61     		str	r2, [r3, #28]
 239:Src/tim.c     **** 
 392              		.loc 1 239 5 view .LVU107
 393 0082 DB69     		ldr	r3, [r3, #28]
 394 0084 03F00403 		and	r3, r3, #4
 395 0088 0393     		str	r3, [sp, #12]
 239:Src/tim.c     **** 
 396              		.loc 1 239 5 view .LVU108
 397 008a 039B     		ldr	r3, [sp, #12]
 398              	.LBE5:
 242:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 399              		.loc 1 242 5 view .LVU109
 400 008c 0022     		movs	r2, #0
 401 008e 1146     		mov	r1, r2
 402 0090 1E20     		movs	r0, #30
 403              	.LVL19:
 242:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 404              		.loc 1 242 5 is_stmt 0 view .LVU110
 405 0092 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 406              	.LVL20:
 243:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 407              		.loc 1 243 5 is_stmt 1 view .LVU111
 408 0096 1E20     		movs	r0, #30
 409 0098 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/cc5klTu4.s 			page 13


 410              	.LVL21:
 411              		.loc 1 248 1 is_stmt 0 view .LVU112
 412 009c BFE7     		b	.L21
 413              	.L32:
 414 009e 00BF     		.align	2
 415              	.L31:
 416 00a0 002C0140 		.word	1073818624
 417 00a4 00040040 		.word	1073742848
 418 00a8 00080040 		.word	1073743872
 419 00ac 00100240 		.word	1073876992
 420              		.cfi_endproc
 421              	.LFE72:
 423              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 424              		.align	1
 425              		.global	HAL_TIM_MspPostInit
 426              		.syntax unified
 427              		.thumb
 428              		.thumb_func
 429              		.fpu softvfp
 431              	HAL_TIM_MspPostInit:
 432              	.LVL22:
 433              	.LFB73:
 249:Src/tim.c     **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 250:Src/tim.c     **** {
 434              		.loc 1 250 1 is_stmt 1 view -0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 24
 437              		@ frame_needed = 0, uses_anonymous_args = 0
 438              		.loc 1 250 1 is_stmt 0 view .LVU114
 439 0000 00B5     		push	{lr}
 440              	.LCFI12:
 441              		.cfi_def_cfa_offset 4
 442              		.cfi_offset 14, -4
 443 0002 87B0     		sub	sp, sp, #28
 444              	.LCFI13:
 445              		.cfi_def_cfa_offset 32
 251:Src/tim.c     **** 
 252:Src/tim.c     ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 446              		.loc 1 252 3 is_stmt 1 view .LVU115
 447              		.loc 1 252 20 is_stmt 0 view .LVU116
 448 0004 0023     		movs	r3, #0
 449 0006 0293     		str	r3, [sp, #8]
 450 0008 0393     		str	r3, [sp, #12]
 451 000a 0493     		str	r3, [sp, #16]
 452 000c 0593     		str	r3, [sp, #20]
 253:Src/tim.c     ****   if(timHandle->Instance==TIM1)
 453              		.loc 1 253 3 is_stmt 1 view .LVU117
 454              		.loc 1 253 15 is_stmt 0 view .LVU118
 455 000e 0368     		ldr	r3, [r0]
 456              		.loc 1 253 5 view .LVU119
 457 0010 194A     		ldr	r2, .L39
 458 0012 9342     		cmp	r3, r2
 459 0014 05D0     		beq	.L37
 254:Src/tim.c     ****   {
 255:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 256:Src/tim.c     **** 
 257:Src/tim.c     ****   /* USER CODE END TIM1_MspPostInit 0 */
ARM GAS  /tmp/cc5klTu4.s 			page 14


 258:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 259:Src/tim.c     ****     /**TIM1 GPIO Configuration
 260:Src/tim.c     ****     PA8     ------> TIM1_CH1
 261:Src/tim.c     ****     */
 262:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 263:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 264:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 265:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 266:Src/tim.c     **** 
 267:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 268:Src/tim.c     **** 
 269:Src/tim.c     ****   /* USER CODE END TIM1_MspPostInit 1 */
 270:Src/tim.c     ****   }
 271:Src/tim.c     ****   else if(timHandle->Instance==TIM2)
 460              		.loc 1 271 8 is_stmt 1 view .LVU120
 461              		.loc 1 271 10 is_stmt 0 view .LVU121
 462 0016 B3F1804F 		cmp	r3, #1073741824
 463 001a 17D0     		beq	.L38
 464              	.LVL23:
 465              	.L33:
 272:Src/tim.c     ****   {
 273:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 274:Src/tim.c     **** 
 275:Src/tim.c     ****   /* USER CODE END TIM2_MspPostInit 0 */
 276:Src/tim.c     **** 
 277:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 278:Src/tim.c     ****     /**TIM2 GPIO Configuration
 279:Src/tim.c     ****     PA0-WKUP     ------> TIM2_CH1
 280:Src/tim.c     ****     */
 281:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 282:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 283:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 284:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 285:Src/tim.c     **** 
 286:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 287:Src/tim.c     **** 
 288:Src/tim.c     ****   /* USER CODE END TIM2_MspPostInit 1 */
 289:Src/tim.c     ****   }
 290:Src/tim.c     **** 
 291:Src/tim.c     **** }
 466              		.loc 1 291 1 view .LVU122
 467 001c 07B0     		add	sp, sp, #28
 468              	.LCFI14:
 469              		.cfi_remember_state
 470              		.cfi_def_cfa_offset 4
 471              		@ sp needed
 472 001e 5DF804FB 		ldr	pc, [sp], #4
 473              	.LVL24:
 474              	.L37:
 475              	.LCFI15:
 476              		.cfi_restore_state
 258:Src/tim.c     ****     /**TIM1 GPIO Configuration
 477              		.loc 1 258 5 is_stmt 1 view .LVU123
 478              	.LBB6:
 258:Src/tim.c     ****     /**TIM1 GPIO Configuration
 479              		.loc 1 258 5 view .LVU124
 258:Src/tim.c     ****     /**TIM1 GPIO Configuration
ARM GAS  /tmp/cc5klTu4.s 			page 15


 480              		.loc 1 258 5 view .LVU125
 481 0022 164B     		ldr	r3, .L39+4
 482 0024 9A69     		ldr	r2, [r3, #24]
 483 0026 42F00402 		orr	r2, r2, #4
 484 002a 9A61     		str	r2, [r3, #24]
 258:Src/tim.c     ****     /**TIM1 GPIO Configuration
 485              		.loc 1 258 5 view .LVU126
 486 002c 9B69     		ldr	r3, [r3, #24]
 487 002e 03F00403 		and	r3, r3, #4
 488 0032 0093     		str	r3, [sp]
 258:Src/tim.c     ****     /**TIM1 GPIO Configuration
 489              		.loc 1 258 5 view .LVU127
 490 0034 009B     		ldr	r3, [sp]
 491              	.LBE6:
 262:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 492              		.loc 1 262 5 view .LVU128
 262:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 493              		.loc 1 262 25 is_stmt 0 view .LVU129
 494 0036 4FF48073 		mov	r3, #256
 495 003a 0293     		str	r3, [sp, #8]
 263:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 496              		.loc 1 263 5 is_stmt 1 view .LVU130
 263:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 497              		.loc 1 263 26 is_stmt 0 view .LVU131
 498 003c 0223     		movs	r3, #2
 499 003e 0393     		str	r3, [sp, #12]
 264:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 500              		.loc 1 264 5 is_stmt 1 view .LVU132
 264:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 501              		.loc 1 264 27 is_stmt 0 view .LVU133
 502 0040 0593     		str	r3, [sp, #20]
 265:Src/tim.c     **** 
 503              		.loc 1 265 5 is_stmt 1 view .LVU134
 504 0042 02A9     		add	r1, sp, #8
 505 0044 0E48     		ldr	r0, .L39+8
 506              	.LVL25:
 265:Src/tim.c     **** 
 507              		.loc 1 265 5 is_stmt 0 view .LVU135
 508 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 509              	.LVL26:
 510 004a E7E7     		b	.L33
 511              	.LVL27:
 512              	.L38:
 277:Src/tim.c     ****     /**TIM2 GPIO Configuration
 513              		.loc 1 277 5 is_stmt 1 view .LVU136
 514              	.LBB7:
 277:Src/tim.c     ****     /**TIM2 GPIO Configuration
 515              		.loc 1 277 5 view .LVU137
 277:Src/tim.c     ****     /**TIM2 GPIO Configuration
 516              		.loc 1 277 5 view .LVU138
 517 004c 03F50433 		add	r3, r3, #135168
 518 0050 9A69     		ldr	r2, [r3, #24]
 519 0052 42F00402 		orr	r2, r2, #4
 520 0056 9A61     		str	r2, [r3, #24]
 277:Src/tim.c     ****     /**TIM2 GPIO Configuration
 521              		.loc 1 277 5 view .LVU139
 522 0058 9B69     		ldr	r3, [r3, #24]
ARM GAS  /tmp/cc5klTu4.s 			page 16


 523 005a 03F00403 		and	r3, r3, #4
 524 005e 0193     		str	r3, [sp, #4]
 277:Src/tim.c     ****     /**TIM2 GPIO Configuration
 525              		.loc 1 277 5 view .LVU140
 526 0060 019B     		ldr	r3, [sp, #4]
 527              	.LBE7:
 281:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 528              		.loc 1 281 5 view .LVU141
 281:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 529              		.loc 1 281 25 is_stmt 0 view .LVU142
 530 0062 0123     		movs	r3, #1
 531 0064 0293     		str	r3, [sp, #8]
 282:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 532              		.loc 1 282 5 is_stmt 1 view .LVU143
 282:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 533              		.loc 1 282 26 is_stmt 0 view .LVU144
 534 0066 0223     		movs	r3, #2
 535 0068 0393     		str	r3, [sp, #12]
 283:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 536              		.loc 1 283 5 is_stmt 1 view .LVU145
 283:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 537              		.loc 1 283 27 is_stmt 0 view .LVU146
 538 006a 0593     		str	r3, [sp, #20]
 284:Src/tim.c     **** 
 539              		.loc 1 284 5 is_stmt 1 view .LVU147
 540 006c 02A9     		add	r1, sp, #8
 541 006e 0448     		ldr	r0, .L39+8
 542              	.LVL28:
 284:Src/tim.c     **** 
 543              		.loc 1 284 5 is_stmt 0 view .LVU148
 544 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 545              	.LVL29:
 546              		.loc 1 291 1 view .LVU149
 547 0074 D2E7     		b	.L33
 548              	.L40:
 549 0076 00BF     		.align	2
 550              	.L39:
 551 0078 002C0140 		.word	1073818624
 552 007c 00100240 		.word	1073876992
 553 0080 00080140 		.word	1073809408
 554              		.cfi_endproc
 555              	.LFE73:
 557              		.section	.text.MX_TIM1_Init,"ax",%progbits
 558              		.align	1
 559              		.global	MX_TIM1_Init
 560              		.syntax unified
 561              		.thumb
 562              		.thumb_func
 563              		.fpu softvfp
 565              	MX_TIM1_Init:
 566              	.LFB68:
  34:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 567              		.loc 1 34 1 is_stmt 1 view -0
 568              		.cfi_startproc
 569              		@ args = 0, pretend = 0, frame = 88
 570              		@ frame_needed = 0, uses_anonymous_args = 0
 571 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/cc5klTu4.s 			page 17


 572              	.LCFI16:
 573              		.cfi_def_cfa_offset 8
 574              		.cfi_offset 4, -8
 575              		.cfi_offset 14, -4
 576 0002 96B0     		sub	sp, sp, #88
 577              	.LCFI17:
 578              		.cfi_def_cfa_offset 96
  35:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 579              		.loc 1 35 3 view .LVU151
  35:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 580              		.loc 1 35 26 is_stmt 0 view .LVU152
 581 0004 0024     		movs	r4, #0
 582 0006 1294     		str	r4, [sp, #72]
 583 0008 1394     		str	r4, [sp, #76]
 584 000a 1494     		str	r4, [sp, #80]
 585 000c 1594     		str	r4, [sp, #84]
  36:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 586              		.loc 1 36 3 is_stmt 1 view .LVU153
  36:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 587              		.loc 1 36 27 is_stmt 0 view .LVU154
 588 000e 1094     		str	r4, [sp, #64]
 589 0010 1194     		str	r4, [sp, #68]
  37:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 590              		.loc 1 37 3 is_stmt 1 view .LVU155
  37:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 591              		.loc 1 37 22 is_stmt 0 view .LVU156
 592 0012 0994     		str	r4, [sp, #36]
 593 0014 0A94     		str	r4, [sp, #40]
 594 0016 0B94     		str	r4, [sp, #44]
 595 0018 0C94     		str	r4, [sp, #48]
 596 001a 0D94     		str	r4, [sp, #52]
 597 001c 0E94     		str	r4, [sp, #56]
 598 001e 0F94     		str	r4, [sp, #60]
  38:Src/tim.c     **** 
 599              		.loc 1 38 3 is_stmt 1 view .LVU157
  38:Src/tim.c     **** 
 600              		.loc 1 38 34 is_stmt 0 view .LVU158
 601 0020 2022     		movs	r2, #32
 602 0022 2146     		mov	r1, r4
 603 0024 01A8     		add	r0, sp, #4
 604 0026 FFF7FEFF 		bl	memset
 605              	.LVL30:
  40:Src/tim.c     ****   htim1.Init.Prescaler = 15;
 606              		.loc 1 40 3 is_stmt 1 view .LVU159
  40:Src/tim.c     ****   htim1.Init.Prescaler = 15;
 607              		.loc 1 40 18 is_stmt 0 view .LVU160
 608 002a 2D48     		ldr	r0, .L55
 609 002c 2D4B     		ldr	r3, .L55+4
 610 002e 0360     		str	r3, [r0]
  41:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 611              		.loc 1 41 3 is_stmt 1 view .LVU161
  41:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 612              		.loc 1 41 24 is_stmt 0 view .LVU162
 613 0030 0F23     		movs	r3, #15
 614 0032 4360     		str	r3, [r0, #4]
  42:Src/tim.c     ****   htim1.Init.Period = 19999;
 615              		.loc 1 42 3 is_stmt 1 view .LVU163
ARM GAS  /tmp/cc5klTu4.s 			page 18


  42:Src/tim.c     ****   htim1.Init.Period = 19999;
 616              		.loc 1 42 26 is_stmt 0 view .LVU164
 617 0034 8460     		str	r4, [r0, #8]
  43:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 618              		.loc 1 43 3 is_stmt 1 view .LVU165
  43:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 619              		.loc 1 43 21 is_stmt 0 view .LVU166
 620 0036 44F61F63 		movw	r3, #19999
 621 003a C360     		str	r3, [r0, #12]
  44:Src/tim.c     ****   htim1.Init.RepetitionCounter = 0;
 622              		.loc 1 44 3 is_stmt 1 view .LVU167
  44:Src/tim.c     ****   htim1.Init.RepetitionCounter = 0;
 623              		.loc 1 44 28 is_stmt 0 view .LVU168
 624 003c 0461     		str	r4, [r0, #16]
  45:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 625              		.loc 1 45 3 is_stmt 1 view .LVU169
  45:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 626              		.loc 1 45 32 is_stmt 0 view .LVU170
 627 003e 4461     		str	r4, [r0, #20]
  46:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 628              		.loc 1 46 3 is_stmt 1 view .LVU171
  46:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 629              		.loc 1 46 32 is_stmt 0 view .LVU172
 630 0040 8461     		str	r4, [r0, #24]
  47:Src/tim.c     ****   {
 631              		.loc 1 47 3 is_stmt 1 view .LVU173
  47:Src/tim.c     ****   {
 632              		.loc 1 47 7 is_stmt 0 view .LVU174
 633 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 634              	.LVL31:
  47:Src/tim.c     ****   {
 635              		.loc 1 47 6 view .LVU175
 636 0046 0028     		cmp	r0, #0
 637 0048 37D1     		bne	.L49
 638              	.L42:
  51:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 639              		.loc 1 51 3 is_stmt 1 view .LVU176
  51:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 640              		.loc 1 51 34 is_stmt 0 view .LVU177
 641 004a 4FF48053 		mov	r3, #4096
 642 004e 1293     		str	r3, [sp, #72]
  52:Src/tim.c     ****   {
 643              		.loc 1 52 3 is_stmt 1 view .LVU178
  52:Src/tim.c     ****   {
 644              		.loc 1 52 7 is_stmt 0 view .LVU179
 645 0050 12A9     		add	r1, sp, #72
 646 0052 2348     		ldr	r0, .L55
 647 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 648              	.LVL32:
  52:Src/tim.c     ****   {
 649              		.loc 1 52 6 view .LVU180
 650 0058 0028     		cmp	r0, #0
 651 005a 31D1     		bne	.L50
 652              	.L43:
  56:Src/tim.c     ****   {
 653              		.loc 1 56 3 is_stmt 1 view .LVU181
  56:Src/tim.c     ****   {
ARM GAS  /tmp/cc5klTu4.s 			page 19


 654              		.loc 1 56 7 is_stmt 0 view .LVU182
 655 005c 2048     		ldr	r0, .L55
 656 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 657              	.LVL33:
  56:Src/tim.c     ****   {
 658              		.loc 1 56 6 view .LVU183
 659 0062 0028     		cmp	r0, #0
 660 0064 2FD1     		bne	.L51
 661              	.L44:
  60:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 662              		.loc 1 60 3 is_stmt 1 view .LVU184
  60:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 663              		.loc 1 60 37 is_stmt 0 view .LVU185
 664 0066 0023     		movs	r3, #0
 665 0068 1093     		str	r3, [sp, #64]
  61:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 666              		.loc 1 61 3 is_stmt 1 view .LVU186
  61:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 667              		.loc 1 61 33 is_stmt 0 view .LVU187
 668 006a 1193     		str	r3, [sp, #68]
  62:Src/tim.c     ****   {
 669              		.loc 1 62 3 is_stmt 1 view .LVU188
  62:Src/tim.c     ****   {
 670              		.loc 1 62 7 is_stmt 0 view .LVU189
 671 006c 10A9     		add	r1, sp, #64
 672 006e 1C48     		ldr	r0, .L55
 673 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 674              	.LVL34:
  62:Src/tim.c     ****   {
 675              		.loc 1 62 6 view .LVU190
 676 0074 50BB     		cbnz	r0, .L52
 677              	.L45:
  66:Src/tim.c     ****   sConfigOC.Pulse = 0;
 678              		.loc 1 66 3 is_stmt 1 view .LVU191
  66:Src/tim.c     ****   sConfigOC.Pulse = 0;
 679              		.loc 1 66 20 is_stmt 0 view .LVU192
 680 0076 6023     		movs	r3, #96
 681 0078 0993     		str	r3, [sp, #36]
  67:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 682              		.loc 1 67 3 is_stmt 1 view .LVU193
  67:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 683              		.loc 1 67 19 is_stmt 0 view .LVU194
 684 007a 0022     		movs	r2, #0
 685 007c 0A92     		str	r2, [sp, #40]
  68:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 686              		.loc 1 68 3 is_stmt 1 view .LVU195
  68:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 687              		.loc 1 68 24 is_stmt 0 view .LVU196
 688 007e 0B92     		str	r2, [sp, #44]
  69:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 689              		.loc 1 69 3 is_stmt 1 view .LVU197
  69:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 690              		.loc 1 69 25 is_stmt 0 view .LVU198
 691 0080 0C92     		str	r2, [sp, #48]
  70:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 692              		.loc 1 70 3 is_stmt 1 view .LVU199
  70:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
ARM GAS  /tmp/cc5klTu4.s 			page 20


 693              		.loc 1 70 24 is_stmt 0 view .LVU200
 694 0082 0D92     		str	r2, [sp, #52]
  71:Src/tim.c     ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 695              		.loc 1 71 3 is_stmt 1 view .LVU201
  71:Src/tim.c     ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 696              		.loc 1 71 25 is_stmt 0 view .LVU202
 697 0084 0E92     		str	r2, [sp, #56]
  72:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 698              		.loc 1 72 3 is_stmt 1 view .LVU203
  72:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 699              		.loc 1 72 26 is_stmt 0 view .LVU204
 700 0086 0F92     		str	r2, [sp, #60]
  73:Src/tim.c     ****   {
 701              		.loc 1 73 3 is_stmt 1 view .LVU205
  73:Src/tim.c     ****   {
 702              		.loc 1 73 7 is_stmt 0 view .LVU206
 703 0088 09A9     		add	r1, sp, #36
 704 008a 1548     		ldr	r0, .L55
 705 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 706              	.LVL35:
  73:Src/tim.c     ****   {
 707              		.loc 1 73 6 view .LVU207
 708 0090 F8B9     		cbnz	r0, .L53
 709              	.L46:
  77:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 710              		.loc 1 77 3 is_stmt 1 view .LVU208
  77:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 711              		.loc 1 77 40 is_stmt 0 view .LVU209
 712 0092 0023     		movs	r3, #0
 713 0094 0193     		str	r3, [sp, #4]
  78:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 714              		.loc 1 78 3 is_stmt 1 view .LVU210
  78:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 715              		.loc 1 78 41 is_stmt 0 view .LVU211
 716 0096 0293     		str	r3, [sp, #8]
  79:Src/tim.c     ****   sBreakDeadTimeConfig.DeadTime = 0;
 717              		.loc 1 79 3 is_stmt 1 view .LVU212
  79:Src/tim.c     ****   sBreakDeadTimeConfig.DeadTime = 0;
 718              		.loc 1 79 34 is_stmt 0 view .LVU213
 719 0098 0393     		str	r3, [sp, #12]
  80:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 720              		.loc 1 80 3 is_stmt 1 view .LVU214
  80:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 721              		.loc 1 80 33 is_stmt 0 view .LVU215
 722 009a 0493     		str	r3, [sp, #16]
  81:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 723              		.loc 1 81 3 is_stmt 1 view .LVU216
  81:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 724              		.loc 1 81 35 is_stmt 0 view .LVU217
 725 009c 0593     		str	r3, [sp, #20]
  82:Src/tim.c     ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 726              		.loc 1 82 3 is_stmt 1 view .LVU218
  82:Src/tim.c     ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 727              		.loc 1 82 38 is_stmt 0 view .LVU219
 728 009e 4FF40052 		mov	r2, #8192
 729 00a2 0692     		str	r2, [sp, #24]
  83:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
ARM GAS  /tmp/cc5klTu4.s 			page 21


 730              		.loc 1 83 3 is_stmt 1 view .LVU220
  83:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 731              		.loc 1 83 40 is_stmt 0 view .LVU221
 732 00a4 0893     		str	r3, [sp, #32]
  84:Src/tim.c     ****   {
 733              		.loc 1 84 3 is_stmt 1 view .LVU222
  84:Src/tim.c     ****   {
 734              		.loc 1 84 7 is_stmt 0 view .LVU223
 735 00a6 01A9     		add	r1, sp, #4
 736 00a8 0D48     		ldr	r0, .L55
 737 00aa FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 738              	.LVL36:
  84:Src/tim.c     ****   {
 739              		.loc 1 84 6 view .LVU224
 740 00ae 98B9     		cbnz	r0, .L54
 741              	.L47:
  88:Src/tim.c     **** 
 742              		.loc 1 88 3 is_stmt 1 view .LVU225
 743 00b0 0B48     		ldr	r0, .L55
 744 00b2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 745              	.LVL37:
  90:Src/tim.c     **** /* TIM2 init function */
 746              		.loc 1 90 1 is_stmt 0 view .LVU226
 747 00b6 16B0     		add	sp, sp, #88
 748              	.LCFI18:
 749              		.cfi_remember_state
 750              		.cfi_def_cfa_offset 8
 751              		@ sp needed
 752 00b8 10BD     		pop	{r4, pc}
 753              	.L49:
 754              	.LCFI19:
 755              		.cfi_restore_state
  49:Src/tim.c     ****   }
 756              		.loc 1 49 5 is_stmt 1 view .LVU227
 757 00ba FFF7FEFF 		bl	Error_Handler
 758              	.LVL38:
 759 00be C4E7     		b	.L42
 760              	.L50:
  54:Src/tim.c     ****   }
 761              		.loc 1 54 5 view .LVU228
 762 00c0 FFF7FEFF 		bl	Error_Handler
 763              	.LVL39:
 764 00c4 CAE7     		b	.L43
 765              	.L51:
  58:Src/tim.c     ****   }
 766              		.loc 1 58 5 view .LVU229
 767 00c6 FFF7FEFF 		bl	Error_Handler
 768              	.LVL40:
 769 00ca CCE7     		b	.L44
 770              	.L52:
  64:Src/tim.c     ****   }
 771              		.loc 1 64 5 view .LVU230
 772 00cc FFF7FEFF 		bl	Error_Handler
 773              	.LVL41:
 774 00d0 D1E7     		b	.L45
 775              	.L53:
  75:Src/tim.c     ****   }
ARM GAS  /tmp/cc5klTu4.s 			page 22


 776              		.loc 1 75 5 view .LVU231
 777 00d2 FFF7FEFF 		bl	Error_Handler
 778              	.LVL42:
 779 00d6 DCE7     		b	.L46
 780              	.L54:
  86:Src/tim.c     ****   }
 781              		.loc 1 86 5 view .LVU232
 782 00d8 FFF7FEFF 		bl	Error_Handler
 783              	.LVL43:
 784 00dc E8E7     		b	.L47
 785              	.L56:
 786 00de 00BF     		.align	2
 787              	.L55:
 788 00e0 00000000 		.word	htim1
 789 00e4 002C0140 		.word	1073818624
 790              		.cfi_endproc
 791              	.LFE68:
 793              		.section	.text.MX_TIM2_Init,"ax",%progbits
 794              		.align	1
 795              		.global	MX_TIM2_Init
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 799              		.fpu softvfp
 801              	MX_TIM2_Init:
 802              	.LFB69:
  93:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 803              		.loc 1 93 1 view -0
 804              		.cfi_startproc
 805              		@ args = 0, pretend = 0, frame = 56
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 807 0000 00B5     		push	{lr}
 808              	.LCFI20:
 809              		.cfi_def_cfa_offset 4
 810              		.cfi_offset 14, -4
 811 0002 8FB0     		sub	sp, sp, #60
 812              	.LCFI21:
 813              		.cfi_def_cfa_offset 64
  94:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 814              		.loc 1 94 3 view .LVU234
  94:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 815              		.loc 1 94 26 is_stmt 0 view .LVU235
 816 0004 0023     		movs	r3, #0
 817 0006 0A93     		str	r3, [sp, #40]
 818 0008 0B93     		str	r3, [sp, #44]
 819 000a 0C93     		str	r3, [sp, #48]
 820 000c 0D93     		str	r3, [sp, #52]
  95:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 821              		.loc 1 95 3 is_stmt 1 view .LVU236
  95:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 822              		.loc 1 95 27 is_stmt 0 view .LVU237
 823 000e 0893     		str	r3, [sp, #32]
 824 0010 0993     		str	r3, [sp, #36]
  96:Src/tim.c     **** 
 825              		.loc 1 96 3 is_stmt 1 view .LVU238
  96:Src/tim.c     **** 
 826              		.loc 1 96 22 is_stmt 0 view .LVU239
ARM GAS  /tmp/cc5klTu4.s 			page 23


 827 0012 0193     		str	r3, [sp, #4]
 828 0014 0293     		str	r3, [sp, #8]
 829 0016 0393     		str	r3, [sp, #12]
 830 0018 0493     		str	r3, [sp, #16]
 831 001a 0593     		str	r3, [sp, #20]
 832 001c 0693     		str	r3, [sp, #24]
 833 001e 0793     		str	r3, [sp, #28]
  98:Src/tim.c     ****   htim2.Init.Prescaler = 15;
 834              		.loc 1 98 3 is_stmt 1 view .LVU240
  98:Src/tim.c     ****   htim2.Init.Prescaler = 15;
 835              		.loc 1 98 18 is_stmt 0 view .LVU241
 836 0020 2148     		ldr	r0, .L69
 837 0022 4FF08042 		mov	r2, #1073741824
 838 0026 0260     		str	r2, [r0]
  99:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 839              		.loc 1 99 3 is_stmt 1 view .LVU242
  99:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 840              		.loc 1 99 24 is_stmt 0 view .LVU243
 841 0028 0F22     		movs	r2, #15
 842 002a 4260     		str	r2, [r0, #4]
 100:Src/tim.c     ****   htim2.Init.Period = 19999;
 843              		.loc 1 100 3 is_stmt 1 view .LVU244
 100:Src/tim.c     ****   htim2.Init.Period = 19999;
 844              		.loc 1 100 26 is_stmt 0 view .LVU245
 845 002c 8360     		str	r3, [r0, #8]
 101:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 846              		.loc 1 101 3 is_stmt 1 view .LVU246
 101:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 847              		.loc 1 101 21 is_stmt 0 view .LVU247
 848 002e 44F61F62 		movw	r2, #19999
 849 0032 C260     		str	r2, [r0, #12]
 102:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 850              		.loc 1 102 3 is_stmt 1 view .LVU248
 102:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 851              		.loc 1 102 28 is_stmt 0 view .LVU249
 852 0034 0361     		str	r3, [r0, #16]
 103:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 853              		.loc 1 103 3 is_stmt 1 view .LVU250
 103:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 854              		.loc 1 103 32 is_stmt 0 view .LVU251
 855 0036 8361     		str	r3, [r0, #24]
 104:Src/tim.c     ****   {
 856              		.loc 1 104 3 is_stmt 1 view .LVU252
 104:Src/tim.c     ****   {
 857              		.loc 1 104 7 is_stmt 0 view .LVU253
 858 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 859              	.LVL44:
 104:Src/tim.c     ****   {
 860              		.loc 1 104 6 view .LVU254
 861 003c 20BB     		cbnz	r0, .L64
 862              	.L58:
 108:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 863              		.loc 1 108 3 is_stmt 1 view .LVU255
 108:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 864              		.loc 1 108 34 is_stmt 0 view .LVU256
 865 003e 4FF48053 		mov	r3, #4096
 866 0042 0A93     		str	r3, [sp, #40]
ARM GAS  /tmp/cc5klTu4.s 			page 24


 109:Src/tim.c     ****   {
 867              		.loc 1 109 3 is_stmt 1 view .LVU257
 109:Src/tim.c     ****   {
 868              		.loc 1 109 7 is_stmt 0 view .LVU258
 869 0044 0AA9     		add	r1, sp, #40
 870 0046 1848     		ldr	r0, .L69
 871 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 872              	.LVL45:
 109:Src/tim.c     ****   {
 873              		.loc 1 109 6 view .LVU259
 874 004c F8B9     		cbnz	r0, .L65
 875              	.L59:
 113:Src/tim.c     ****   {
 876              		.loc 1 113 3 is_stmt 1 view .LVU260
 113:Src/tim.c     ****   {
 877              		.loc 1 113 7 is_stmt 0 view .LVU261
 878 004e 1648     		ldr	r0, .L69
 879 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 880              	.LVL46:
 113:Src/tim.c     ****   {
 881              		.loc 1 113 6 view .LVU262
 882 0054 F0B9     		cbnz	r0, .L66
 883              	.L60:
 117:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 884              		.loc 1 117 3 is_stmt 1 view .LVU263
 117:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 885              		.loc 1 117 37 is_stmt 0 view .LVU264
 886 0056 0023     		movs	r3, #0
 887 0058 0893     		str	r3, [sp, #32]
 118:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 888              		.loc 1 118 3 is_stmt 1 view .LVU265
 118:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 889              		.loc 1 118 33 is_stmt 0 view .LVU266
 890 005a 0993     		str	r3, [sp, #36]
 119:Src/tim.c     ****   {
 891              		.loc 1 119 3 is_stmt 1 view .LVU267
 119:Src/tim.c     ****   {
 892              		.loc 1 119 7 is_stmt 0 view .LVU268
 893 005c 08A9     		add	r1, sp, #32
 894 005e 1248     		ldr	r0, .L69
 895 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 896              	.LVL47:
 119:Src/tim.c     ****   {
 897              		.loc 1 119 6 view .LVU269
 898 0064 C8B9     		cbnz	r0, .L67
 899              	.L61:
 123:Src/tim.c     ****   sConfigOC.Pulse = 0;
 900              		.loc 1 123 3 is_stmt 1 view .LVU270
 123:Src/tim.c     ****   sConfigOC.Pulse = 0;
 901              		.loc 1 123 20 is_stmt 0 view .LVU271
 902 0066 6023     		movs	r3, #96
 903 0068 0193     		str	r3, [sp, #4]
 124:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 904              		.loc 1 124 3 is_stmt 1 view .LVU272
 124:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 905              		.loc 1 124 19 is_stmt 0 view .LVU273
 906 006a 0022     		movs	r2, #0
ARM GAS  /tmp/cc5klTu4.s 			page 25


 907 006c 0292     		str	r2, [sp, #8]
 125:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 908              		.loc 1 125 3 is_stmt 1 view .LVU274
 125:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 909              		.loc 1 125 24 is_stmt 0 view .LVU275
 910 006e 0392     		str	r2, [sp, #12]
 126:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 911              		.loc 1 126 3 is_stmt 1 view .LVU276
 126:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 912              		.loc 1 126 24 is_stmt 0 view .LVU277
 913 0070 0592     		str	r2, [sp, #20]
 127:Src/tim.c     ****   {
 914              		.loc 1 127 3 is_stmt 1 view .LVU278
 127:Src/tim.c     ****   {
 915              		.loc 1 127 7 is_stmt 0 view .LVU279
 916 0072 01A9     		add	r1, sp, #4
 917 0074 0C48     		ldr	r0, .L69
 918 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 919              	.LVL48:
 127:Src/tim.c     ****   {
 920              		.loc 1 127 6 view .LVU280
 921 007a 88B9     		cbnz	r0, .L68
 922              	.L62:
 131:Src/tim.c     **** 
 923              		.loc 1 131 3 is_stmt 1 view .LVU281
 924 007c 0A48     		ldr	r0, .L69
 925 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 926              	.LVL49:
 133:Src/tim.c     **** /* TIM3 init function */
 927              		.loc 1 133 1 is_stmt 0 view .LVU282
 928 0082 0FB0     		add	sp, sp, #60
 929              	.LCFI22:
 930              		.cfi_remember_state
 931              		.cfi_def_cfa_offset 4
 932              		@ sp needed
 933 0084 5DF804FB 		ldr	pc, [sp], #4
 934              	.L64:
 935              	.LCFI23:
 936              		.cfi_restore_state
 106:Src/tim.c     ****   }
 937              		.loc 1 106 5 is_stmt 1 view .LVU283
 938 0088 FFF7FEFF 		bl	Error_Handler
 939              	.LVL50:
 940 008c D7E7     		b	.L58
 941              	.L65:
 111:Src/tim.c     ****   }
 942              		.loc 1 111 5 view .LVU284
 943 008e FFF7FEFF 		bl	Error_Handler
 944              	.LVL51:
 945 0092 DCE7     		b	.L59
 946              	.L66:
 115:Src/tim.c     ****   }
 947              		.loc 1 115 5 view .LVU285
 948 0094 FFF7FEFF 		bl	Error_Handler
 949              	.LVL52:
 950 0098 DDE7     		b	.L60
 951              	.L67:
ARM GAS  /tmp/cc5klTu4.s 			page 26


 121:Src/tim.c     ****   }
 952              		.loc 1 121 5 view .LVU286
 953 009a FFF7FEFF 		bl	Error_Handler
 954              	.LVL53:
 955 009e E2E7     		b	.L61
 956              	.L68:
 129:Src/tim.c     ****   }
 957              		.loc 1 129 5 view .LVU287
 958 00a0 FFF7FEFF 		bl	Error_Handler
 959              	.LVL54:
 960 00a4 EAE7     		b	.L62
 961              	.L70:
 962 00a6 00BF     		.align	2
 963              	.L69:
 964 00a8 00000000 		.word	htim2
 965              		.cfi_endproc
 966              	.LFE69:
 968              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 969              		.align	1
 970              		.global	HAL_TIM_Base_MspDeInit
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 974              		.fpu softvfp
 976              	HAL_TIM_Base_MspDeInit:
 977              	.LVL55:
 978              	.LFB74:
 292:Src/tim.c     **** 
 293:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 294:Src/tim.c     **** {
 979              		.loc 1 294 1 view -0
 980              		.cfi_startproc
 981              		@ args = 0, pretend = 0, frame = 0
 982              		@ frame_needed = 0, uses_anonymous_args = 0
 983              		.loc 1 294 1 is_stmt 0 view .LVU289
 984 0000 08B5     		push	{r3, lr}
 985              	.LCFI24:
 986              		.cfi_def_cfa_offset 8
 987              		.cfi_offset 3, -8
 988              		.cfi_offset 14, -4
 295:Src/tim.c     **** 
 296:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM1)
 989              		.loc 1 296 3 is_stmt 1 view .LVU290
 990              		.loc 1 296 20 is_stmt 0 view .LVU291
 991 0002 0368     		ldr	r3, [r0]
 992              		.loc 1 296 5 view .LVU292
 993 0004 164A     		ldr	r2, .L81
 994 0006 9342     		cmp	r3, r2
 995 0008 09D0     		beq	.L77
 297:Src/tim.c     ****   {
 298:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 299:Src/tim.c     **** 
 300:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 0 */
 301:Src/tim.c     ****     /* Peripheral clock disable */
 302:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_DISABLE();
 303:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 304:Src/tim.c     **** 
ARM GAS  /tmp/cc5klTu4.s 			page 27


 305:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 1 */
 306:Src/tim.c     ****   }
 307:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM2)
 996              		.loc 1 307 8 is_stmt 1 view .LVU293
 997              		.loc 1 307 10 is_stmt 0 view .LVU294
 998 000a B3F1804F 		cmp	r3, #1073741824
 999 000e 0DD0     		beq	.L78
 308:Src/tim.c     ****   {
 309:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 310:Src/tim.c     **** 
 311:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 0 */
 312:Src/tim.c     ****     /* Peripheral clock disable */
 313:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_DISABLE();
 314:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 315:Src/tim.c     **** 
 316:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 1 */
 317:Src/tim.c     ****   }
 318:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 1000              		.loc 1 318 8 is_stmt 1 view .LVU295
 1001              		.loc 1 318 10 is_stmt 0 view .LVU296
 1002 0010 144A     		ldr	r2, .L81+4
 1003 0012 9342     		cmp	r3, r2
 1004 0014 10D0     		beq	.L79
 319:Src/tim.c     ****   {
 320:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 321:Src/tim.c     **** 
 322:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 0 */
 323:Src/tim.c     ****     /* Peripheral clock disable */
 324:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_DISABLE();
 325:Src/tim.c     **** 
 326:Src/tim.c     ****     /* TIM3 interrupt Deinit */
 327:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 328:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 329:Src/tim.c     **** 
 330:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 1 */
 331:Src/tim.c     ****   }
 332:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM4)
 1005              		.loc 1 332 8 is_stmt 1 view .LVU297
 1006              		.loc 1 332 10 is_stmt 0 view .LVU298
 1007 0016 144A     		ldr	r2, .L81+8
 1008 0018 9342     		cmp	r3, r2
 1009 001a 17D0     		beq	.L80
 1010              	.LVL56:
 1011              	.L71:
 333:Src/tim.c     ****   {
 334:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 335:Src/tim.c     **** 
 336:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 0 */
 337:Src/tim.c     ****     /* Peripheral clock disable */
 338:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_DISABLE();
 339:Src/tim.c     **** 
 340:Src/tim.c     ****     /* TIM4 interrupt Deinit */
 341:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 342:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 343:Src/tim.c     **** 
 344:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 1 */
 345:Src/tim.c     ****   }
ARM GAS  /tmp/cc5klTu4.s 			page 28


 346:Src/tim.c     **** }
 1012              		.loc 1 346 1 view .LVU299
 1013 001c 08BD     		pop	{r3, pc}
 1014              	.LVL57:
 1015              	.L77:
 302:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1016              		.loc 1 302 5 is_stmt 1 view .LVU300
 1017 001e 02F56442 		add	r2, r2, #58368
 1018 0022 9369     		ldr	r3, [r2, #24]
 1019 0024 23F40063 		bic	r3, r3, #2048
 1020 0028 9361     		str	r3, [r2, #24]
 1021 002a F7E7     		b	.L71
 1022              	.L78:
 313:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1023              		.loc 1 313 5 view .LVU301
 1024 002c 0F4A     		ldr	r2, .L81+12
 1025 002e D369     		ldr	r3, [r2, #28]
 1026 0030 23F00103 		bic	r3, r3, #1
 1027 0034 D361     		str	r3, [r2, #28]
 1028 0036 F1E7     		b	.L71
 1029              	.L79:
 324:Src/tim.c     **** 
 1030              		.loc 1 324 5 view .LVU302
 1031 0038 02F50332 		add	r2, r2, #134144
 1032 003c D369     		ldr	r3, [r2, #28]
 1033 003e 23F00203 		bic	r3, r3, #2
 1034 0042 D361     		str	r3, [r2, #28]
 327:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1035              		.loc 1 327 5 view .LVU303
 1036 0044 1D20     		movs	r0, #29
 1037              	.LVL58:
 327:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1038              		.loc 1 327 5 is_stmt 0 view .LVU304
 1039 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1040              	.LVL59:
 1041 004a E7E7     		b	.L71
 1042              	.LVL60:
 1043              	.L80:
 338:Src/tim.c     **** 
 1044              		.loc 1 338 5 is_stmt 1 view .LVU305
 1045 004c 02F50232 		add	r2, r2, #133120
 1046 0050 D369     		ldr	r3, [r2, #28]
 1047 0052 23F00403 		bic	r3, r3, #4
 1048 0056 D361     		str	r3, [r2, #28]
 341:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1049              		.loc 1 341 5 view .LVU306
 1050 0058 1E20     		movs	r0, #30
 1051              	.LVL61:
 341:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1052              		.loc 1 341 5 is_stmt 0 view .LVU307
 1053 005a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1054              	.LVL62:
 1055              		.loc 1 346 1 view .LVU308
 1056 005e DDE7     		b	.L71
 1057              	.L82:
 1058              		.align	2
 1059              	.L81:
ARM GAS  /tmp/cc5klTu4.s 			page 29


 1060 0060 002C0140 		.word	1073818624
 1061 0064 00040040 		.word	1073742848
 1062 0068 00080040 		.word	1073743872
 1063 006c 00100240 		.word	1073876992
 1064              		.cfi_endproc
 1065              	.LFE74:
 1067              		.comm	htim4,180,4
 1068              		.comm	htim3,180,4
 1069              		.comm	htim2,180,4
 1070              		.comm	htim1,180,4
 1071              		.text
 1072              	.Letext0:
 1073              		.file 2 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/machine/_default_type
 1074              		.file 3 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_stdint.h"
 1075              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 1076              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1077              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1078              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1079              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1080              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1081              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1082              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1083              		.file 12 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/lib/gcc/arm-none-eabi/8.3.1/include/stddef
 1084              		.file 13 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_types.h"
 1085              		.file 14 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/reent.h"
 1086              		.file 15 "/usr/local/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/lock.h"
 1087              		.file 16 "Inc/tim.h"
 1088              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1089              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1090              		.file 19 "Inc/main.h"
 1091              		.file 20 "<built-in>"
ARM GAS  /tmp/cc5klTu4.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/cc5klTu4.s:16     .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/cc5klTu4.s:24     .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/cc5klTu4.s:135    .text.MX_TIM3_Init:0000000000000068 $d
                            *COM*:00000000000000b4 htim3
     /tmp/cc5klTu4.s:141    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/cc5klTu4.s:148    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/cc5klTu4.s:258    .text.MX_TIM4_Init:0000000000000068 $d
                            *COM*:00000000000000b4 htim4
     /tmp/cc5klTu4.s:264    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc5klTu4.s:271    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc5klTu4.s:416    .text.HAL_TIM_Base_MspInit:00000000000000a0 $d
     /tmp/cc5klTu4.s:424    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc5klTu4.s:431    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc5klTu4.s:551    .text.HAL_TIM_MspPostInit:0000000000000078 $d
     /tmp/cc5klTu4.s:558    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/cc5klTu4.s:565    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/cc5klTu4.s:788    .text.MX_TIM1_Init:00000000000000e0 $d
                            *COM*:00000000000000b4 htim1
     /tmp/cc5klTu4.s:794    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/cc5klTu4.s:801    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/cc5klTu4.s:964    .text.MX_TIM2_Init:00000000000000a8 $d
                            *COM*:00000000000000b4 htim2
     /tmp/cc5klTu4.s:969    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc5klTu4.s:976    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc5klTu4.s:1060   .text.HAL_TIM_Base_MspDeInit:0000000000000060 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
