# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:43 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 10:55:43 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:43 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 10:55:43 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:43 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 10:55:43 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:43 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 10:55:43 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:44 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 10:55:44 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:44 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 10:55:44 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:44 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 10:55:44 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 10:55:44 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(22): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top/u_seg_drive File: G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(22): [TFMPC] - Missing connection for port 'sel'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(33)
#    Time: 20020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 33
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 10:56:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 10:56:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# ** Error (suppressible): G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(15): (vlog-2388) 'seg' already declared in this scope (distance_top).
# End time: 10:56:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./distance_top_run_msim_rtl_verilog.do line 10
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}"
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 10:57:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 10:57:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 10:57:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 10:57:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 10:57:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:38 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 10:57:38 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:38 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 10:57:38 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 10:57:40 on Jun 14,2022, Elapsed time: 0:01:56
# Errors: 3, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 10:57:40 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(33)
#    Time: 20020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 33
add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:45 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 10:58:45 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:45 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 10:58:45 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:45 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 10:58:45 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:45 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 10:58:46 on Jun 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:46 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 10:58:46 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:46 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 10:58:46 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:46 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 10:58:46 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 10:58:47 on Jun 14,2022, Elapsed time: 0:01:07
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 10:58:47 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(33)
#    Time: 20020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 33
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:00 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:00:00 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:00 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:00:00 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:00 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:00:00 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:00 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:00:00 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:00 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:00:01 on Jun 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:01 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:00:01 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:01 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:00:01 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:00:03 on Jun 14,2022, Elapsed time: 0:01:16
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:00:03 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(9): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(33)
#    Time: 20020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 33
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:40 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:00:40 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:40 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:00:40 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:40 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# ** Error (suppressible): G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(15): (vlog-2388) 'trig' already declared in this scope (distance_top).
# End time: 11:00:40 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./distance_top_run_msim_rtl_verilog.do line 10
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}"
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:36 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:01:36 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:36 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:01:36 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:36 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:01:36 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:36 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:01:36 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:36 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:01:36 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:01:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# ** Error: G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(28): (vlog-2730) Undefined variable: 'tirg'.
# End time: 11:01:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./distance_top_run_msim_rtl_verilog.do line 15
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v..."
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:01:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:01:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:01:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:01:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:01:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:01:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# ** Error: G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(28): (vlog-2730) Undefined variable: 'tirg'.
# End time: 11:01:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./distance_top_run_msim_rtl_verilog.do line 15
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v..."
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:59 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:01:59 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:59 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:01:59 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:59 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:01:59 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:59 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:01:59 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:59 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:01:59 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:59 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:01:59 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:59 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# ** Error: G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(27): (vlog-2730) Undefined variable: 'tirg'.
# End time: 11:01:59 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./distance_top_run_msim_rtl_verilog.do line 15
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v..."
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:02:26 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:02:26 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:02:26 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:27 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:02:27 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:27 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:02:27 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:27 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:02:27 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:27 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:02:27 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:02:32 on Jun 14,2022, Elapsed time: 0:02:29
# Errors: 15, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:02:32 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 20020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:04:07 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:04:07 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:04:07 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:08 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:04:08 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:08 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:04:08 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:08 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:04:08 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:08 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:04:08 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:04:10 on Jun 14,2022, Elapsed time: 0:01:38
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:04:10 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 20020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:06:26 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:06:26 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:06:26 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:06:26 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:06:26 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:06:27 on Jun 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:27 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:06:27 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:06:28 on Jun 14,2022, Elapsed time: 0:02:18
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:06:28 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 20020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:08:34 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:08:34 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:08:34 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:08:34 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:08:34 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:08:34 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:34 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:08:34 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:08:37 on Jun 14,2022, Elapsed time: 0:02:09
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:08:37 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 200020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:09:21 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:09:21 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:09:21 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:09:21 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:09:21 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:21 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:09:21 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:22 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:09:22 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:09:23 on Jun 14,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:09:23 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 2000020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:10:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:10:49 on Jun 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:10:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:10:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:10:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:10:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:10:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:10:53 on Jun 14,2022, Elapsed time: 0:01:30
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:10:53 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 200020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:24 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:12:24 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:24 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:12:24 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:24 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:12:24 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:24 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:12:24 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:25 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:12:25 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:25 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:12:25 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:25 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:12:25 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:12:28 on Jun 14,2022, Elapsed time: 0:01:35
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:12:28 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(30)
#    Time: 600020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 30
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:14:26 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:26 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:14:27 on Jun 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:27 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:14:27 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:27 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:14:27 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:27 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:14:27 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:27 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:14:27 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:27 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# ** Error: (vlog-13069) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(30): near "<=": syntax error, unexpected <=.
# End time: 11:14:27 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./distance_top_run_msim_rtl_verilog.do line 15
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v..."
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:14:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:14:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:14:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:14:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:14:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:14:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:50 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:14:50 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:14:51 on Jun 14,2022, Elapsed time: 0:02:23
# Errors: 4, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:14:51 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 602020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:17:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:17:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:17:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:17:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:17:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:17:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:49 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:17:49 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:17:57 on Jun 14,2022, Elapsed time: 0:03:06
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:17:57 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 620020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:21 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:20:21 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:21 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:20:21 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:21 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:20:22 on Jun 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:22 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# ** Error: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v(44): (vlog-2730) Undefined variable: 'display_data'.
# End time: 11:20:22 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./distance_top_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}"
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:36 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:20:36 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:36 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:20:36 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:20:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:20:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:20:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:20:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:37 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:20:37 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:20:39 on Jun 14,2022, Elapsed time: 0:02:42
# Errors: 4, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:20:39 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 620020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:19 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:46:19 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:19 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:46:19 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:19 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:46:19 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:19 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:46:19 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:19 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:46:19 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:19 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:46:20 on Jun 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:20 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:46:20 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:46:23 on Jun 14,2022, Elapsed time: 0:25:44
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:46:23 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(36): [PCDPC] - Port size (20) does not match connection size (25) for port 'distance_data'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top/u_distance File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 26020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:46 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:48:46 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:46 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:48:46 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:46 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:48:46 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:46 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:48:46 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:48:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:48:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:48:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:48:50 on Jun 14,2022, Elapsed time: 0:02:27
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:48:50 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(36): [PCDPC] - Port size (20) does not match connection size (25) for port 'distance_data'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top/u_distance File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(32)
#    Time: 800020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 32
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:50:24 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:50:24 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:50:24 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:50:24 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:50:24 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:50:24 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:50:25 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:50:26 on Jun 14,2022, Elapsed time: 0:01:36
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:50:26 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(36): [PCDPC] - Port size (20) does not match connection size (25) for port 'distance_data'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top/u_distance File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(38)
#    Time: 1600020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 38
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:52:57 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:52:57 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:52:57 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:52:57 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:52:57 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:57 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:52:58 on Jun 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:58 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:52:58 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:53:00 on Jun 14,2022, Elapsed time: 0:02:34
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:53:00 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(36): [PCDPC] - Port size (20) does not match connection size (25) for port 'distance_data'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top/u_distance File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(36)
#    Time: 1400020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 36
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:14 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 11:55:14 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:15 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 11:55:15 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:15 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 11:55:15 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:15 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 11:55:15 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:15 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:55:15 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:15 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:55:15 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:15 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 11:55:15 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 11:55:17 on Jun 14,2022, Elapsed time: 0:02:17
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 11:55:17 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(36)
#    Time: 1400020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 36
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:58 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 13:20:58 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:58 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 13:20:58 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:58 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 13:20:58 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:58 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 13:20:58 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:58 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 13:20:58 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:58 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 13:20:58 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:59 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 13:20:59 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 13:21:00 on Jun 14,2022, Elapsed time: 1:25:43
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 13:21:00 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 110000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(36)
#    Time: 1400020 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 36
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:38 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 13:22:38 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:38 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 13:22:38 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:38 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 13:22:38 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:39 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 13:22:39 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:39 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 13:22:39 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:39 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 13:22:39 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:39 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 13:22:39 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 13:22:42 on Jun 14,2022, Elapsed time: 0:01:42
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 13:22:42 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 5000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(36)
#    Time: 140002 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 36
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:28 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 13:30:28 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 13:30:29 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 13:30:29 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 13:30:29 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 13:30:29 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 13:30:29 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 13:30:29 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 13:30:31 on Jun 14,2022, Elapsed time: 0:07:49
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 13:30:31 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 5000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(36)
#    Time: 140002 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 36
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 13:33:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 13:33:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 13:33:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 13:33:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 13:33:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 13:33:48 on Jun 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 13:33:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 13:33:49 on Jun 14,2022, Elapsed time: 0:03:18
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 13:33:49 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 5000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(36)
#    Time: 140002 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 36
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 14:10:07 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 14:10:07 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 14:10:07 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 14:10:07 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:10:07 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 14:10:07 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:07 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 14:10:07 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 14:10:09 on Jun 14,2022, Elapsed time: 0:36:20
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 14:10:09 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 5000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(36)
#    Time: 140002 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 36
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/distance/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 14:27:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:47 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 14:27:47 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 14:27:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 14:27:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:27:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 14:27:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:48 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 14:27:48 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 14:27:50 on Jun 14,2022, Elapsed time: 0:17:41
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 14:27:50 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 5000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(36)
#    Time: 140002 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 36
do distance_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/sel_drive.v 
# -- Compiling module sel_drive
# 
# Top level modules:
# 	sel_drive
# End time: 14:29:03 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/seg_drive.v 
# -- Compiling module seg_drive
# 
# Top level modules:
# 	seg_drive
# End time: 14:29:03 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v 
# -- Compiling module distance_top
# 
# Top level modules:
# 	distance_top
# End time: 14:29:03 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/src {G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:03 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/src" G:/FPGAProject/EP4CE6F17C8/distance/src/distance.v 
# -- Compiling module distance
# 
# Top level modules:
# 	distance
# End time: 14:29:03 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip {G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/ip" G:/FPGAProject/EP4CE6F17C8/distance/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:29:04 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db {G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/db" G:/FPGAProject/EP4CE6F17C8/distance/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 14:29:04 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim {G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:04 on Jun 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim" G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v 
# -- Compiling module distance_top_tb
# 
# Top level modules:
# 	distance_top_tb
# End time: 14:29:04 on Jun 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  distance_top_tb
# End time: 14:29:06 on Jun 14,2022, Elapsed time: 0:01:16
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" distance_top_tb 
# Start time: 14:29:06 on Jun 14,2022
# Loading work.distance_top_tb
# Loading work.distance_top
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.seg_drive
# Loading work.sel_drive
# Loading work.distance
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (6) does not match connection size (1) for port 'sel'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (8) does not match connection size (1) for port 'seg'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(8): [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /distance_top_tb/u_distance_top File: G:/FPGAProject/EP4CE6F17C8/distance/src/distance_top.v
# 
# add wave *
# add wave -position insertpoint sim:/distance_top_tb/u_distance_top/u_distance/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 5000  Instance: distance_top_tb.u_distance_top.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v(36)
#    Time: 140002 ns  Iteration: 0  Instance: /distance_top_tb
# Break in Module distance_top_tb at G:/FPGAProject/EP4CE6F17C8/distance/prj/../sim/distance_top_tb.v line 36
# End time: 16:45:00 on Jun 14,2022, Elapsed time: 2:15:54
# Errors: 0, Warnings: 3
