$date
	Mon Oct 21 09:57:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module reg_8_bit_tb $end
$var wire 8 ! q [7:0] $end
$var wire 8 " nq [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$var reg 8 % d [7:0] $end
$var reg 1 & pr $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
b1010101 %
x$
0#
b10101010 "
b1010101 !
$end
#10
1#
#20
0#
#27
b10101010 %
#30
1#
#35
b0 %
#40
b11111111 "
b0 !
0#
#50
1#
#60
0#
#70
1#
