Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 13 18:56:09 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clock_timing_summary_routed.rpt -pb clock_timing_summary_routed.pb -rpx clock_timing_summary_routed.rpx -warn_on_violation
| Design       : clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_ClkDiv_10Hz/r_tick_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_ClkDiv_1s/r_tick_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_Counter_s/r_tick_1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FndController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.405        0.000                      0                   71        0.264        0.000                      0                   71        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.405        0.000                      0                   71        0.264        0.000                      0                   71        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.211ns (26.377%)  route 3.380ns (73.623%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_ClkDiv_10Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.809     6.383    U_ClkDiv_10Hz/counter_reg_n_0_[21]
    SLICE_X65Y13         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.295     6.974    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.098 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.404     7.502    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.553     8.180    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.319     9.622    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.746 r  U_ClkDiv_10Hz/counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.746    U_ClkDiv_10Hz/counter[18]
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.515    14.856    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[18]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X65Y12         FDCE (Setup_fdce_C_D)        0.031    15.151    U_ClkDiv_10Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.239ns (26.823%)  route 3.380ns (73.177%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_ClkDiv_10Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.809     6.383    U_ClkDiv_10Hz/counter_reg_n_0_[21]
    SLICE_X65Y13         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.295     6.974    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.098 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.404     7.502    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.553     8.180    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.319     9.622    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.152     9.774 r  U_ClkDiv_10Hz/counter[21]_i_1__0/O
                         net (fo=1, routed)           0.000     9.774    U_ClkDiv_10Hz/counter[21]
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.515    14.856    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X65Y12         FDCE (Setup_fdce_C_D)        0.075    15.195    U_ClkDiv_10Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.211ns (27.254%)  route 3.232ns (72.746%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_ClkDiv_10Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.809     6.383    U_ClkDiv_10Hz/counter_reg_n_0_[21]
    SLICE_X65Y13         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.295     6.974    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.098 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.404     7.502    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.553     8.180    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.171     9.475    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.599 r  U_ClkDiv_10Hz/counter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.599    U_ClkDiv_10Hz/counter[19]
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.515    14.856    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X65Y12         FDCE (Setup_fdce_C_D)        0.031    15.151    U_ClkDiv_10Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.241ns (27.742%)  route 3.232ns (72.258%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_ClkDiv_10Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.809     6.383    U_ClkDiv_10Hz/counter_reg_n_0_[21]
    SLICE_X65Y13         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.295     6.974    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.098 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.404     7.502    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.553     8.180    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.171     9.475    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.154     9.629 r  U_ClkDiv_10Hz/counter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     9.629    U_ClkDiv_10Hz/counter[20]
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.515    14.856    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X65Y12         FDCE (Setup_fdce_C_D)        0.075    15.195    U_ClkDiv_10Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.211ns (27.767%)  route 3.150ns (72.233%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_ClkDiv_10Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.809     6.383    U_ClkDiv_10Hz/counter_reg_n_0_[21]
    SLICE_X65Y13         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.295     6.974    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.098 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.404     7.502    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.553     8.180    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.089     9.393    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.517 r  U_ClkDiv_10Hz/counter[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.517    U_ClkDiv_10Hz/counter[22]
    SLICE_X65Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.514    14.855    U_ClkDiv_10Hz/CLK
    SLICE_X65Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y13         FDCE (Setup_fdce_C_D)        0.029    15.123    U_ClkDiv_10Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.211ns (27.717%)  route 3.158ns (72.283%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_ClkDiv_10Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.809     6.383    U_ClkDiv_10Hz/counter_reg_n_0_[21]
    SLICE_X65Y13         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.295     6.974    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.098 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.404     7.502    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.553     8.180    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.097     9.400    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.524 r  U_ClkDiv_10Hz/counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     9.524    U_ClkDiv_10Hz/counter[14]
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.515    14.856    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[14]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X65Y12         FDCE (Setup_fdce_C_D)        0.029    15.149    U_ClkDiv_10Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.237ns (28.195%)  route 3.150ns (71.805%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_ClkDiv_10Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.809     6.383    U_ClkDiv_10Hz/counter_reg_n_0_[21]
    SLICE_X65Y13         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.295     6.974    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.098 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.404     7.502    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.553     8.180    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.089     9.393    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y13         LUT2 (Prop_lut2_I0_O)        0.150     9.543 r  U_ClkDiv_10Hz/counter[23]_i_1__0/O
                         net (fo=1, routed)           0.000     9.543    U_ClkDiv_10Hz/counter[23]
    SLICE_X65Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.514    14.855    U_ClkDiv_10Hz/CLK
    SLICE_X65Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y13         FDCE (Setup_fdce_C_D)        0.075    15.169    U_ClkDiv_10Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.211ns (27.932%)  route 3.125ns (72.068%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_ClkDiv_10Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.809     6.383    U_ClkDiv_10Hz/counter_reg_n_0_[21]
    SLICE_X65Y13         LUT4 (Prop_lut4_I1_O)        0.296     6.679 f  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.295     6.974    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.098 f  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.404     7.502    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.553     8.180    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.063     9.367    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124     9.491 r  U_ClkDiv_10Hz/r_tick_i_1/O
                         net (fo=1, routed)           0.000     9.491    U_ClkDiv_10Hz/r_tick_i_1_n_0
    SLICE_X63Y14         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.514    14.855    U_ClkDiv_10Hz/CLK
    SLICE_X63Y14         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y14         FDRE (Setup_fdre_C_D)        0.029    15.123    U_ClkDiv_10Hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.237ns (28.145%)  route 3.158ns (71.855%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_ClkDiv_10Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.809     6.383    U_ClkDiv_10Hz/counter_reg_n_0_[21]
    SLICE_X65Y13         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.295     6.974    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.098 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.404     7.502    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.553     8.180    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.097     9.400    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.150     9.550 r  U_ClkDiv_10Hz/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.550    U_ClkDiv_10Hz/counter[17]
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.515    14.856    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[17]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X65Y12         FDCE (Setup_fdce_C_D)        0.075    15.195    U_ClkDiv_10Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.211ns (28.703%)  route 3.008ns (71.297%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X65Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_ClkDiv_10Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.809     6.383    U_ClkDiv_10Hz/counter_reg_n_0_[21]
    SLICE_X65Y13         LUT4 (Prop_lut4_I1_O)        0.296     6.679 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.295     6.974    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.098 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.404     7.502    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.626 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.553     8.180    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.304 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.947     9.250    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.374 r  U_ClkDiv_10Hz/counter[10]_i_1__2/O
                         net (fo=1, routed)           0.000     9.374    U_ClkDiv_10Hz/counter[10]
    SLICE_X65Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.516    14.857    U_ClkDiv_10Hz/CLK
    SLICE_X65Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[10]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y11         FDCE (Setup_fdce_C_D)        0.029    15.125    U_ClkDiv_10Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.447    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y13         FDRE                                         r  U_FndController/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  U_FndController/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.175     1.786    U_FndController/U_ClkDiv/CLK
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  U_FndController/U_ClkDiv/r_tick_i_1__1/O
                         net (fo=1, routed)           0.000     1.831    U_FndController/U_ClkDiv/r_tick_i_1__1_n_0
    SLICE_X56Y13         FDRE                                         r  U_FndController/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.832     1.959    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y13         FDRE                                         r  U_FndController/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.120     1.567    U_FndController/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_ClkDiv_1s/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.565     1.448    U_ClkDiv_1s/r_tick_reg_0
    SLICE_X53Y9          FDCE                                         r  U_ClkDiv_1s/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_ClkDiv_1s/counter_reg[0]/Q
                         net (fo=3, routed)           0.179     1.768    U_ClkDiv_1s/counter[0]
    SLICE_X53Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.813 r  U_ClkDiv_1s/counter[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.813    U_ClkDiv_1s/counter_0[0]
    SLICE_X53Y9          FDCE                                         r  U_ClkDiv_1s/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.836     1.963    U_ClkDiv_1s/r_tick_reg_0
    SLICE_X53Y9          FDCE                                         r  U_ClkDiv_1s/counter_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y9          FDCE (Hold_fdce_C_D)         0.091     1.539    U_ClkDiv_1s/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.477    U_ClkDiv_10Hz/CLK
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_ClkDiv_10Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.230     1.848    U_ClkDiv_10Hz/counter_reg_n_0_[0]
    SLICE_X65Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  U_ClkDiv_10Hz/counter[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.893    U_ClkDiv_10Hz/counter[0]
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.865     1.992    U_ClkDiv_10Hz/CLK
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y8          FDCE (Hold_fdce_C_D)         0.092     1.569    U_ClkDiv_10Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.258ns (45.065%)  route 0.315ns (54.935%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_FndController/U_ClkDiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.190     1.797    U_FndController/U_ClkDiv/counter_reg_n_0_[5]
    SLICE_X54Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  U_FndController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.124     1.967    U_FndController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.049     2.016 r  U_FndController/U_ClkDiv/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.016    U_FndController/U_ClkDiv/counter[4]
    SLICE_X54Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.830     1.957    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[4]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.131     1.589    U_FndController/U_ClkDiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.254ns (44.678%)  route 0.315ns (55.322%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_FndController/U_ClkDiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.190     1.797    U_FndController/U_ClkDiv/counter_reg_n_0_[5]
    SLICE_X54Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  U_FndController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.124     1.967    U_FndController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.045     2.012 r  U_FndController/U_ClkDiv/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.012    U_FndController/U_ClkDiv/counter[2]
    SLICE_X54Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.830     1.957    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[2]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.121     1.579    U_FndController/U_ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.231ns (43.849%)  route 0.296ns (56.151%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.477    U_ClkDiv_10Hz/CLK
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_ClkDiv_10Hz/counter_reg[2]/Q
                         net (fo=2, routed)           0.178     1.796    U_ClkDiv_10Hz/counter_reg_n_0_[2]
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.118     1.959    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.045     2.004 r  U_ClkDiv_10Hz/counter[4]_i_1__4/O
                         net (fo=1, routed)           0.000     2.004    U_ClkDiv_10Hz/counter[4]
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.865     1.992    U_ClkDiv_10Hz/CLK
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y8          FDCE (Hold_fdce_C_D)         0.092     1.569    U_ClkDiv_10Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 U_ClkDiv_1s/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.564%)  route 0.368ns (66.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.567     1.450    U_ClkDiv_1s/r_tick_reg_0
    SLICE_X57Y9          FDRE                                         r  U_ClkDiv_1s/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  U_ClkDiv_1s/r_tick_reg/Q
                         net (fo=8, routed)           0.368     1.959    U_ClkDiv_1s/CLK
    SLICE_X57Y9          LUT3 (Prop_lut3_I2_O)        0.045     2.004 r  U_ClkDiv_1s/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     2.004    U_ClkDiv_1s/r_tick_i_1__0_n_0
    SLICE_X57Y9          FDRE                                         r  U_ClkDiv_1s/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.836     1.963    U_ClkDiv_1s/r_tick_reg_0
    SLICE_X57Y9          FDRE                                         r  U_ClkDiv_1s/r_tick_reg/C
                         clock pessimism             -0.513     1.450    
    SLICE_X57Y9          FDRE (Hold_fdre_C_D)         0.091     1.541    U_ClkDiv_1s/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.234ns (40.010%)  route 0.351ns (59.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.477    U_ClkDiv_10Hz/CLK
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_ClkDiv_10Hz/counter_reg[2]/Q
                         net (fo=2, routed)           0.178     1.796    U_ClkDiv_10Hz/counter_reg_n_0_[2]
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.173     2.014    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.048     2.062 r  U_ClkDiv_10Hz/counter[3]_i_1__4/O
                         net (fo=1, routed)           0.000     2.062    U_ClkDiv_10Hz/counter[3]
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.865     1.992    U_ClkDiv_10Hz/CLK
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y8          FDCE (Hold_fdce_C_D)         0.107     1.584    U_ClkDiv_10Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.156%)  route 0.392ns (67.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    U_ClkDiv_10Hz/CLK
    SLICE_X63Y14         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U_ClkDiv_10Hz/r_tick_reg/Q
                         net (fo=15, routed)          0.392     2.008    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I2_O)        0.045     2.053 r  U_ClkDiv_10Hz/r_tick_i_1/O
                         net (fo=1, routed)           0.000     2.053    U_ClkDiv_10Hz/r_tick_i_1_n_0
    SLICE_X63Y14         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    U_ClkDiv_10Hz/CLK
    SLICE_X63Y14         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.091     1.565    U_ClkDiv_10Hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.231ns (39.701%)  route 0.351ns (60.299%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.477    U_ClkDiv_10Hz/CLK
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_ClkDiv_10Hz/counter_reg[2]/Q
                         net (fo=2, routed)           0.178     1.796    U_ClkDiv_10Hz/counter_reg_n_0_[2]
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.173     2.014    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.045     2.059 r  U_ClkDiv_10Hz/counter[2]_i_1__4/O
                         net (fo=1, routed)           0.000     2.059    U_ClkDiv_10Hz/counter[2]
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.865     1.992    U_ClkDiv_10Hz/CLK
    SLICE_X65Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y8          FDCE (Hold_fdce_C_D)         0.091     1.568    U_ClkDiv_10Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.491    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y14   U_ClkDiv_10Hz/r_tick_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y13   U_ClkDiv_1s/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y13   U_ClkDiv_1s/counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y9    U_ClkDiv_1s/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y13   U_ClkDiv_1s/counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y14   U_ClkDiv_1s/counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y14   U_ClkDiv_1s/counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y14   U_ClkDiv_1s/counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y14   U_ClkDiv_1s/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   U_ClkDiv_1s/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   U_ClkDiv_1s/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   U_ClkDiv_1s/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   U_ClkDiv_1s/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   U_ClkDiv_1s/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   U_ClkDiv_1s/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   U_ClkDiv_1s/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   U_ClkDiv_1s/counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   U_ClkDiv_1s/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   U_ClkDiv_1s/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y9    U_ClkDiv_1s/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y9    U_ClkDiv_1s/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y9    U_ClkDiv_1s/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y9    U_ClkDiv_1s/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   U_ClkDiv_1s/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   U_ClkDiv_1s/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   U_ClkDiv_1s/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   U_ClkDiv_1s/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   U_ClkDiv_1s/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    U_ClkDiv_1s/r_tick_reg/C



