<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.06.13.19:14:44"
 outputDirectory="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA4U23C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_1_RW_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AVMM_1_RW_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="avmm_1_rw" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="1" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port name="avmm_1_rw_address" direction="output" role="address" width="32" />
   <port
       name="avmm_1_rw_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
   <port name="avmm_1_rw_read" direction="output" role="read" width="1" />
   <port
       name="avmm_1_rw_readdata"
       direction="input"
       role="readdata"
       width="32" />
   <port name="avmm_1_rw_write" direction="output" role="write" width="1" />
   <port
       name="avmm_1_rw_writedata"
       direction="output"
       role="writedata"
       width="32" />
  </interface>
  <interface name="call" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="start" direction="input" role="valid" width="1" />
   <port name="busy" direction="output" role="stall" width="1" />
  </interface>
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock" direction="input" role="clk" width="1" />
  </interface>
  <interface name="cov" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="cov" direction="input" role="data" width="64" />
  </interface>
  <interface name="data" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="data" direction="input" role="data" width="64" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="resetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="return" kind="conduit" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <port name="done" direction="output" role="valid" width="1" />
   <port name="stall" direction="input" role="stall" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="covariance:1.0:AUTO_AVMM_1_RW_ADDRESS_MAP=,AUTO_AVMM_1_RW_ADDRESS_WIDTH=AddressWidth = -1,AUTO_CLOCK_CLOCK_DOMAIN=-1,AUTO_CLOCK_CLOCK_RATE=-1,AUTO_CLOCK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA4U23C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1686676477,AUTO_UNIQUE_ID=(covariance_internal:1.0:)"
   instancePathKey="covariance"
   kind="covariance"
   version="1.0"
   name="covariance">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_AVMM_1_RW_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1686676477" />
  <parameter name="AUTO_DEVICE" value="5CSEMA4U23C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_AVMM_1_RW_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/covariance.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_data_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ll_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ll_ram_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_dspba_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_staging_reg.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_pop.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_push.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_token_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_pipeline.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_dspba_buffer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_enable_sink.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iord.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iord_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iord_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ffwdsrc.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ffwddst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_work_group_limiter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_work_group_limiter_dspba.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_full_detector.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_tessellated_incr_decr_decr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_top.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_permute_address.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_pipelined.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_enabled.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_basic_coalescer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_simple.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_streaming.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_burst_host.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_bursting_load_stores.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_non_aligned_write.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_read_cache.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_atomic.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_prefetch_block.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_wide_wrapper.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_streaming_prefetch.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_aligned_burst_coalesced_lsu.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_toggle_detect.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_debug_mem.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_burst_coalesced_pipelined_write.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_burst_coalesced_pipelined_read.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_fifo_stall_valid_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_global_load_store.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_burst_coalescer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_coalescer_dynamic_timeout.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_data_aligner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_read_cache.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_read_data_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_unaligned_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_word_coalescer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_write_data_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_write_kernel_downstream.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_loop_exit_reorder_counter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_loop_profiler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_loop_limiter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_reset_wire.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B10_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B11_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B12_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B13_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_iord_bl_call_unnamed_covariance1_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_source_s_str0000ariance2_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_wt_entry_s_c0_enter28_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter28_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going75_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond76_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c1_in_wt_entry_s_c1_enter_covariance5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i16_reorder_limiter_count_pop17_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i16_reorder_limiter_count_push17_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_source_p10250000nnamed_3_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B2_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B3_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B4_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B5_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B5_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_body4_s_c0_enter21131_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit220_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0001ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0001iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_body40000ter21131_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_dest_s_struc0000ariance5_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_source_p10250000nnamed_7_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going57_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_exitcond1089_pop34_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop2095_pop37_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_notcmp6991_pop35_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_cleanups60_pop32_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_initerations55_pop31_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_i_075_pop29_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_j_077_pop1993_pop36_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext80_pop33_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop28_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_exitcond1089_push34_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_lastiniteration59_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi_pop2095_push37_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notcmp6991_push35_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_cleanups60_push32_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_initerations55_push31_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_i_075_push29_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_j_077_pop1993_push36_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext80_push33_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv_push28_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c1_in_for_body4_s_c1_enter228_covariance5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_exit231_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c1_in_for_body40000enter228_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_m_074_pop30_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_m_074_push30_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_unnamed_8_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_readdata_reg_unnamed_8_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B5_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B5_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B5_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B6_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B7_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B8_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B9_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B10_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B10_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_cond31_preh0000ter31533_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit336_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0004ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0004iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_cond30000ter31533_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going28_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_exitcond21102_pop55_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi3_pop25106_pop57_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_notcmp31104_pop56_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_i21_072_pop2498_pop53_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_j26_071_pop49_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext83_pop51_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_mul47100_pop54_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_reorder_limiter_enter87_pop52_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i33_fpga_indvars_iv16_pop48_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_exitcond21102_push55_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi3_pop25106_push57_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notcmp31104_push56_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond29_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_i21_072_pop2498_push53_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_j26_071_push49_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext83_push51_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_mul47100_push54_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_reorder_limiter_enter87_push52_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i33_fpga_indvars_iv16_push48_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi2_pop50_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi2_pop50_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B10_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B10_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B11.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B11_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi3_push25_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi3_push25_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B11_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B11_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B12.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B12_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_cond_cleanu0000enter353_covariance7.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit359_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0005ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0005iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_cond_0000enter353_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast849023_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_memdep_1_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi2_push50_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi2_push50_12_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B12_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B12_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B13.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B13_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B13_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_body34_s_c0_enter37234_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit405_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0006ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0006iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_body30000ter37234_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast828624_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast828625_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_exitcond18109_pop71_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_exitcond21103_pop67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_forked27108_pop70_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi2_pop50112_pop74_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi3_pop25107_pop69_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_notcmp26110_pop72_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_notcmp31105_pop68_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_cleanups_pop62_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_initerations_pop61_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_i21_072_pop2499_pop65_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_j26_071_pop49111_pop73_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_k_069_pop59_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext84_pop63_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_mul47101_pop66_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_reorder_limiter_enter88_pop64_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv11_pop58_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_exitcond18109_push71_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_exitcond21103_push67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_forked27108_push70_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_lastiniteration_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi2_pop50112_push74_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi3_pop25107_push69_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notcmp26110_push72_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notcmp31105_push68_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_cleanups_push62_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_initerations_push61_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_i21_072_pop2499_push65_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_j26_071_pop49111_push73_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_k_069_push59_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext84_push63_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_mul47101_push66_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_reorder_limiter_enter88_push64_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv11_push58_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c1_in_for_body34_s_c1_enter431_covariance6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_exit437_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c1_in_for_body30000enter431_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_c_068_pop60_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_c_068_push60_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_unnamed_16_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_readdata_reg_unnamed_16_covariance2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_unnamed_17_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_readdata_reg_unnamed_17_covariance3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B13_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B13_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_dest_p1025s_0000c_mm_hosts_cov9222_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_source_p10250000nnamed_4_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B3_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_body_s_c0_enter20229_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit206_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_body_0000ter20229_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going71_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_j_077_pop19_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext79_pop21_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv8_pop18_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond72_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_j_077_push19_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext79_push21_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv8_push18_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop20_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop20_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B4_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B4_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B4_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B6_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi_push20_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi_push20_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B6_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B6_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B7.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B7_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B7_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_body11_s_c0_enter24032_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit258_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0002ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0002iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_body10000ter24032_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going41_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_exitcond1090_pop43_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_notcmp6992_pop44_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_cleanups44_pop41_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_initerations39_pop40_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_i7_076_pop39_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_j_077_pop1994_pop45_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext81_pop42_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop38_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_p1025i32_mptr_bitcast828697_pop47_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_exitcond1090_push43_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_lastiniteration43_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notcmp6992_push44_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond51_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_cleanups44_push41_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_initerations39_push40_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_i7_076_push39_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_j_077_pop1994_push45_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext81_push42_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv5_push38_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_p1025i32_mptr_bitcast828697_push47_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c1_in_for_body11_s_c1_enter272_covariance5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_exit277_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c1_in_for_body10000enter272_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_mul696_pop46_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_mul696_push46_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_memdep_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_unnamed_10_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_readdata_reg_unnamed_10_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B7_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B7_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B8.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B8_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B8_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_cond31_preh0000ter28230_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit296_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0003ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0003iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_cond30000ter28230_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going33_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_i21_072_pop24_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext82_pop26_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_reorder_limiter_enter86_pop27_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i33_fpga_indvars_iv14_pop23_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv19_pop22_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond34_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_i21_072_push24_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext82_push26_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_reorder_limiter_enter86_push27_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i33_fpga_indvars_iv14_push23_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv19_push22_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi3_pop25_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi3_pop25_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B8_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B8_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B9.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B9_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_iowr_bl_return_unnamed_covariance12_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_wg_limiter_exit_unnamed_11_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_wgl_exit_storage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B9_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B9_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going28_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going33_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going33_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going41_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going41_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going57_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going57_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going71_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going71_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going75_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going75_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_avm_to_ic.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_host_endpoint.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_arb_intf.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_intf.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_agent_endpoint.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_agent_rrp.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_agent_wrp.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_arb2.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_to_avm.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_internal.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/components/covariance/covariance.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/components/covariance/covariance_internal_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="covariance">queue size: 0 starting:covariance "covariance"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="covariance"><![CDATA["<b>covariance</b>" reuses <b>covariance_internal</b> "<b>submodules/covariance_internal</b>"]]></message>
   <message level="Debug" culprit="covariance">queue size: 0 starting:covariance_internal "submodules/covariance_internal"</message>
   <message level="Info" culprit="covariance_internal_inst"><![CDATA["<b>covariance</b>" instantiated <b>covariance_internal</b> "<b>covariance_internal_inst</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="covariance_internal:1.0:"
   instancePathKey="covariance:.:covariance_internal_inst"
   kind="covariance_internal"
   version="1.0"
   name="covariance_internal">
  <generatedFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_data_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ll_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ll_ram_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_dspba_valid_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_staging_reg.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_pop.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_push.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_token_fifo_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_pipeline.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_dspba_buffer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_enable_sink.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iord.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iord_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iord_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ffwdsrc.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ffwddst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_work_group_limiter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_work_group_limiter_dspba.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_full_detector.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_tessellated_incr_decr_decr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_top.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_permute_address.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_pipelined.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_enabled.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_basic_coalescer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_simple.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_streaming.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_burst_host.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_bursting_load_stores.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_non_aligned_write.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_read_cache.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_atomic.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_prefetch_block.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_wide_wrapper.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_streaming_prefetch.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_aligned_burst_coalesced_lsu.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_toggle_detect.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_debug_mem.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_burst_coalesced_pipelined_write.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/lsu_burst_coalesced_pipelined_read.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_fifo_stall_valid_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_global_load_store.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_burst_coalescer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_coalescer_dynamic_timeout.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_data_aligner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_read_cache.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_read_data_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_unaligned_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_word_coalescer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_write_data_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_lsu_write_kernel_downstream.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_loop_exit_reorder_counter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_loop_profiler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_loop_limiter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_reset_wire.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B10_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B11_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B12_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B13_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B1_start.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B1_start_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B1_start_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_iord_bl_call_unnamed_covariance1_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_source_s_str0000ariance2_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_wt_entry_s_c0_enter28_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter28_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going75_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond76_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c1_in_wt_entry_s_c1_enter_covariance5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i16_reorder_limiter_count_pop17_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i16_reorder_limiter_count_push17_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_source_p10250000nnamed_3_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B1_start_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B1_start_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B2_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B3_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B4_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B5_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B5_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_body4_s_c0_enter21131_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit220_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0001ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0001iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_body40000ter21131_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_dest_s_struc0000ariance5_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_source_p10250000nnamed_7_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going57_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_exitcond1089_pop34_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop2095_pop37_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_notcmp6991_pop35_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_cleanups60_pop32_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_initerations55_pop31_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_i_075_pop29_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_j_077_pop1993_pop36_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext80_pop33_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop28_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_exitcond1089_push34_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_lastiniteration59_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi_pop2095_push37_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notcmp6991_push35_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_cleanups60_push32_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_initerations55_push31_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_i_075_push29_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_j_077_pop1993_push36_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext80_push33_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv_push28_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c1_in_for_body4_s_c1_enter228_covariance5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_exit231_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c1_in_for_body40000enter228_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_m_074_pop30_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_m_074_push30_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_unnamed_8_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_readdata_reg_unnamed_8_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B5_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B5_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B5_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B6_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B7_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B8_sr_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B9_sr_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B0_runOnce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B0_runOnce_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B0_runOnce_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B0_runOnce_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B0_runOnce_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B10.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B10_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B10_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_cond31_preh0000ter31533_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit336_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0004ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0004iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_cond30000ter31533_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going28_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_exitcond21102_pop55_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi3_pop25106_pop57_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_notcmp31104_pop56_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_i21_072_pop2498_pop53_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_j26_071_pop49_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext83_pop51_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_mul47100_pop54_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_reorder_limiter_enter87_pop52_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i33_fpga_indvars_iv16_pop48_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_exitcond21102_push55_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi3_pop25106_push57_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notcmp31104_push56_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond29_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_i21_072_pop2498_push53_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_j26_071_push49_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext83_push51_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_mul47100_push54_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_reorder_limiter_enter87_push52_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i33_fpga_indvars_iv16_push48_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi2_pop50_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi2_pop50_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B10_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B10_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B11.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B11_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi3_push25_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi3_push25_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B11_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B11_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B12.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B12_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_cond_cleanu0000enter353_covariance7.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit359_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0005ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0005iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_cond_0000enter353_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast849023_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_memdep_1_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi2_push50_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi2_push50_12_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B12_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B12_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B13.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B13_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B13_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_body34_s_c0_enter37234_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit405_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0006ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0006iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_body30000ter37234_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast828624_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast828625_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_exitcond18109_pop71_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_exitcond21103_pop67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_forked27108_pop70_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi2_pop50112_pop74_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi3_pop25107_pop69_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_notcmp26110_pop72_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_notcmp31105_pop68_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_cleanups_pop62_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_initerations_pop61_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_i21_072_pop2499_pop65_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_j26_071_pop49111_pop73_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_k_069_pop59_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext84_pop63_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_mul47101_pop66_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_reorder_limiter_enter88_pop64_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv11_pop58_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_exitcond18109_push71_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_exitcond21103_push67_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_forked27108_push70_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_lastiniteration_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi2_pop50112_push74_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi3_pop25107_push69_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notcmp26110_push72_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notcmp31105_push68_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_cleanups_push62_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_initerations_push61_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_i21_072_pop2499_push65_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_j26_071_pop49111_push73_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_k_069_push59_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext84_push63_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_mul47101_push66_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_reorder_limiter_enter88_push64_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv11_push58_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c1_in_for_body34_s_c1_enter431_covariance6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_exit437_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c1_in_for_body30000enter431_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_c_068_pop60_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_c_068_push60_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_unnamed_16_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_readdata_reg_unnamed_16_covariance2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_unnamed_17_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_readdata_reg_unnamed_17_covariance3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B13_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B13_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B2_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_dest_p1025s_0000c_mm_hosts_cov9222_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_ffwd_source_p10250000nnamed_4_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B2_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B2_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B3_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B3_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_body_s_c0_enter20229_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit206_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_body_0000ter20229_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going71_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_j_077_pop19_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext79_pop21_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv8_pop18_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond72_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_j_077_push19_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext79_push21_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv8_push18_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop20_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi_pop20_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B3_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B3_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B4_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B4_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B4_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B6.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B6_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi_push20_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_memdep_phi_push20_0_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B6_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B6_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B7.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B7_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B7_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_body11_s_c0_enter24032_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit258_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0002ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0002iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_body10000ter24032_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going41_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_exitcond1090_pop43_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_notcmp6992_pop44_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_cleanups44_pop41_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i2_initerations39_pop40_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_i7_076_pop39_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_j_077_pop1994_pop45_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext81_pop42_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv5_pop38_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_p1025i32_mptr_bitcast828697_pop47_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_exitcond1090_push43_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_lastiniteration43_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notcmp6992_push44_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond51_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_cleanups44_push41_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i2_initerations39_push40_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_i7_076_push39_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_j_077_pop1994_push45_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext81_push42_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv5_push38_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_p1025i32_mptr_bitcast828697_push47_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c1_in_for_body11_s_c1_enter272_covariance5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c1_out0000_exit277_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c1_in_for_body10000enter272_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_mul696_pop46_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_mul696_push46_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_memdep_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_mem_unnamed_10_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_readdata_reg_unnamed_10_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B7_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B7_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B8.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B8_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B8_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_s_c0_in_for_cond31_preh0000ter28230_covariance1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0000_exit296_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0003ovariance1_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_sfc_exit_s_c0_out0003iance1_full_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_sfc_logic_s_c0_in_for_cond30000ter28230_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going33_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_i21_072_pop24_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_lim_ext82_pop26_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i32_reorder_limiter_enter86_pop27_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i33_fpga_indvars_iv14_pop23_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i6_fpga_indvars_iv19_pop22_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i1_notexitcond34_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_i21_072_push24_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_lim_ext82_push26_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i32_reorder_limiter_enter86_push27_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i33_fpga_indvars_iv14_push23_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_i6_fpga_indvars_iv19_push22_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi3_pop25_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pop_i1_memdep_phi3_pop25_3_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B8_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B8_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B9.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_bb_B9_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_iowr_bl_return_unnamed_covariance12_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_push_token_i1_throttle_push_2_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_wg_limiter_exit_unnamed_11_covariance0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_wgl_exit_storage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B9_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_B9_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going28_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going28_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going33_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going33_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going41_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going41_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going57_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going57_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going71_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going71_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going75_2_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going75_2_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_loop_limiter_5.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_avm_to_ic.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_host_endpoint.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_arb_intf.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_intf.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_agent_endpoint.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_agent_rrp.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_agent_wrp.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_arb2.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/acl_ic_to_avm.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/quartus/db/ip/covariance/submodules/covariance_internal.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/covariance/test-fpga.prj/components/covariance/covariance_internal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="covariance" as="covariance_internal_inst" />
  <messages>
   <message level="Debug" culprit="covariance">queue size: 0 starting:covariance_internal "submodules/covariance_internal"</message>
   <message level="Info" culprit="covariance_internal_inst"><![CDATA["<b>covariance</b>" instantiated <b>covariance_internal</b> "<b>covariance_internal_inst</b>"]]></message>
  </messages>
 </entity>
</deploy>
