{C:\Semco\Vivado\Demods\stcDemod/testBenches/Brik1_tb.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/Brik1_tb.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity Brik1_tb
-- Compiling architecture rtl of Brik1_tb

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/TrellisCheck.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/TrellisCheck.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity TrellisCheck
-- Compiling architecture rtl of TrellisCheck

} {} {}} C:/Semco/Vivado/Demods/stcDemod/testBenches/STC_HW_TB.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/STC_HW_TB.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity STC_HW_TB
-- Compiling architecture rtl of STC_HW_TB

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity clk_wiz_0_clk_wiz_0_clk_wiz
-- Compiling architecture STRUCTURE of clk_wiz_0_clk_wiz_0_clk_wiz
-- Compiling entity clk_wiz_0
-- Compiling architecture STRUCTURE of clk_wiz_0
-- Loading entity clk_wiz_0_clk_wiz_0_clk_wiz

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/mpy18x18PL1.v {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/mpy18x18PL1.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module mpy18x18PL1

Top level modules:
	mpy18x18PL1

} {} {}} C:/Semco/Vivado/Demods/stcMod/shift34to18.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/shift34to18.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module shift34to18

Top level modules:
	shift34to18

} {} {}} C:/Semco/Vivado/Demods/stcDemod/FireberdDrive.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/FireberdDrive.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Loading package VCOMPONENTS
-- Compiling entity FireberdDrive
-- Compiling architecture rtl of FireberdDrive

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/stageSetup.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/stageSetup.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stageSetup

Top level modules:
	stageSetup

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/CmplxAbs.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/CmplxAbs.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity CmplxAbs
-- Compiling architecture rtl of CmplxAbs

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/cmagSquared18.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/cmagSquared18.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module cmagSquared18

Top level modules:
	cmagSquared18

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/PD_Fft_FIfo.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/PD_Fft_FIfo.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package VCOMPONENTS
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity PD_Fft_Fifo
-- Compiling architecture rtl of PD_Fft_Fifo

} {} {}} C:/Semco/Vivado/Demods/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity clk_wiz_0_clk_wiz_0_clk_wiz
-- Compiling architecture STRUCTURE of clk_wiz_0_clk_wiz_0_clk_wiz
-- Compiling entity clk_wiz_0
-- Compiling architecture STRUCTURE of clk_wiz_0
-- Loading entity clk_wiz_0_clk_wiz_0_clk_wiz

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p0_r_c/p0_r_c_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p0_r_c/p0_r_c_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity p0_r_c_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_prim_wrapper_init
-- Compiling entity p0_r_c_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_prim_width
-- Loading entity p0_r_c_blk_mem_gen_prim_wrapper_init
-- Compiling entity p0_r_c_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_generic_cstr
-- Loading entity p0_r_c_blk_mem_gen_prim_width
-- Compiling entity p0_r_c_blk_mem_gen_top
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_top
-- Loading entity p0_r_c_blk_mem_gen_generic_cstr
-- Compiling entity p0_r_c_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_v8_3_6_synth
-- Loading entity p0_r_c_blk_mem_gen_top
-- Compiling entity p0_r_c_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_v8_3_6
-- Loading entity p0_r_c_blk_mem_gen_v8_3_6_synth
-- Compiling entity p0_r_c
-- Compiling architecture STRUCTURE of p0_r_c
-- Loading entity p0_r_c_blk_mem_gen_v8_3_6

} {} {}} C:/Semco/Vivado/Demods/Latest/stcModTopRegs.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/Latest/stcModTopRegs.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stcModTopRegs

Top level modules:
	stcModTopRegs

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemodTop.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods/Latest +define+STC_DEMOD -stats=none C:/Semco/Vivado/Demods/Latest/stcDemodTop.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stcDemodTop

Top level modules:
	stcDemodTop

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Brik2.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Brik2.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity Brik2
-- Compiling architecture rtl of Brik2

} {} {}} C:/Semco/Vivado/Demods/stcMod.srcs/sources_1/ip/systemClockStcMod/systemClockStcMod_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcMod.srcs/sources_1/ip/systemClockStcMod/systemClockStcMod_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity systemClockStcMod_systemClockStcMod_clk_wiz
-- Compiling architecture STRUCTURE of systemClockStcMod_systemClockStcMod_clk_wiz
-- Compiling entity systemClockStcMod
-- Compiling architecture STRUCTURE of systemClockStcMod
-- Loading entity systemClockStcMod_systemClockStcMod_clk_wiz

} {} {}} C:/Semco/Vivado/Demods/stcDemod/ReadFilesFolder/ChannelEstimate.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/ReadFilesFolder/ChannelEstimate.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity ChannelEstimate
-- Compiling architecture rtl of ChannelEstimate

} {} {}} C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IReal_QImag/y8_IReal_QImag_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IReal_QImag/y8_IReal_QImag_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity y8_IReal_QImag_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IReal_QImag_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_prim_width
-- Loading entity y8_IReal_QImag_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IReal_QImag_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_generic_cstr
-- Loading entity y8_IReal_QImag_blk_mem_gen_prim_width
-- Compiling entity y8_IReal_QImag_blk_mem_gen_top
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_top
-- Loading entity y8_IReal_QImag_blk_mem_gen_generic_cstr
-- Compiling entity y8_IReal_QImag_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_v8_3_6_synth
-- Loading entity y8_IReal_QImag_blk_mem_gen_top
-- Compiling entity y8_IReal_QImag_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_v8_3_6
-- Loading entity y8_IReal_QImag_blk_mem_gen_v8_3_6_synth
-- Compiling entity y8_IReal_QImag
-- Compiling architecture STRUCTURE of y8_IReal_QImag
-- Loading entity y8_IReal_QImag_blk_mem_gen_v8_3_6

} {} {}} C:/Semco/Vivado/Demods/stcDemod/testBenches/HalfPilotPhase_tb.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/HalfPilotPhase_tb.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity HalfPilotPhase_tb
-- Compiling architecture rtl of HalfPilotPhase_tb

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/DetectionFilter/DetectionFilter_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/DetectionFilter/DetectionFilter_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity DetectionFilter_fir_compiler_v7_2_8
-- Compiling architecture STRUCTURE of DetectionFilter_fir_compiler_v7_2_8
-- Compiling entity DetectionFilter
-- Compiling architecture STRUCTURE of DetectionFilter
-- Loading entity DetectionFilter_fir_compiler_v7_2_8

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem40x4/twoPortBlkMem40x4_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem40x4/twoPortBlkMem40x4_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortBlkMem40x4
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_generic_cstr
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_prim_width
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_prim_wrapper
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_top
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_v8_3_6
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_v8_3_6_synth
-- Compiling module glbl

Top level modules:
	twoPortBlkMem40x4
	glbl

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage7Wide.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage7Wide.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage7Wide

Top level modules:
	acsStage7Wide

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Semco_pkg.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Semco_pkg.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Compiling package Semco_pkg
-- Compiling package body Semco_pkg
-- Loading package Semco_pkg

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem32x18/twoPortDistMem32x18_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem32x18/twoPortDistMem32x18_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem32x18
-- Compiling module twoPortDistMem32x18_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem32x18_dpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem32x18
	glbl

} {} {}} C:/Semco/Vivado/Demods/stcMod/soqpsk_encoders_test.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/soqpsk_encoders_test.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module soqpsk_encoders_test

Top level modules:
	soqpsk_encoders_test

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/PilotTemplates.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/PilotTemplates.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity PilotTemplates
-- Compiling architecture rtl of PilotTemplates

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/Semco_pkg.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Semco_pkg.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Compiling package Semco_pkg
-- Compiling package body Semco_pkg
-- Loading package Semco_pkg

} {} {}} C:/Semco/Vivado/Demods/mpy18x18WithCe.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/mpy18x18WithCe.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module mpy18x18WithCe

Top level modules:
	mpy18x18WithCe

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/vm_cordic_fast.v {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/vm_cordic_fast.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module vm_cordic_fast

Top level modules:
	vm_cordic_fast

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/acsStage4.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/acsStage4.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage4

Top level modules:
	acsStage4

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p1_r_c/p1_r_c_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p1_r_c/p1_r_c_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity p1_r_c_blk_mem_gen_prim_wrapper
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_prim_wrapper
-- Compiling entity p1_r_c_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_prim_width
-- Loading entity p1_r_c_blk_mem_gen_prim_wrapper
-- Compiling entity p1_r_c_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_generic_cstr
-- Loading entity p1_r_c_blk_mem_gen_prim_width
-- Compiling entity p1_r_c_blk_mem_gen_top
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_top
-- Loading entity p1_r_c_blk_mem_gen_generic_cstr
-- Compiling entity p1_r_c_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_v8_3_6_synth
-- Loading entity p1_r_c_blk_mem_gen_top
-- Compiling entity p1_r_c_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_v8_3_6
-- Loading entity p1_r_c_blk_mem_gen_v8_3_6_synth
-- Compiling entity p1_r_c
-- Compiling architecture STRUCTURE of p1_r_c
-- Loading entity p1_r_c_blk_mem_gen_v8_3_6

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem56x16/twoPortDistMem56x16_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem56x16/twoPortDistMem56x16_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem56x16
-- Compiling module twoPortDistMem56x16_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem56x16_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem56x16_sdpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem56x16
	glbl

} {} {}} {C:\Semco\Vivado/Demods/Latest\stcDemod/PilotSync.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/PilotSync.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity PilotSync
-- Compiling architecture rtl of PilotSync

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/ReadFilesFolder/RAM_2Reads_1Write.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/ReadFilesFolder/RAM_2Reads_1Write.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package fixed_pkg
-- Compiling entity RAM_2Reads_1Write
-- Compiling architecture rtl of RAM_2Reads_1Write

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/bert/bert_lfsr.v {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/bert/bert_lfsr.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module bert_lfsr

Top level modules:
	bert_lfsr

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/stageSetup.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/stageSetup.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stageSetup

Top level modules:
	stageSetup

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/CmplxAbs.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/CmplxAbs.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity CmplxAbs
-- Compiling architecture rtl of CmplxAbs

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/ReadFilesFolder/RAM_2Reads_1Write.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/ReadFilesFolder/RAM_2Reads_1Write.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package fixed_pkg
-- Compiling entity RAM_2Reads_1Write
-- Compiling architecture rtl of RAM_2Reads_1Write

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/DFT_Search.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/DFT_Search.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity DFT_Search
-- Compiling architecture rtl of DFT_Search

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage5.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage5.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage5

Top level modules:
	acsStage5

} {} {}} C:/Semco/Vivado/Demods/interpolate.v {1 {vlog -work work +define+STC_MOD +incdir+C:/Semco/Vivado/Demods -stats=none C:/Semco/Vivado/Demods/interpolate.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module interpolate

Top level modules:
	interpolate

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/trellisDetector.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/trellisDetector.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module trellisDetector

Top level modules:
	trellisDetector

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage6Wide.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage6Wide.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage6Wide

Top level modules:
	acsStage6Wide

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/xadcConvert.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/xadcConvert.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity xadcConvert
-- Compiling architecture rtl of xadcConvert

} {} {}} C:/Semco/Vivado/Demods/Latest/stcStandAlone/TrellisAlone/TrellisAlone.sim/sim_1/impl/func/trellisProcess_func_impl.vhd {1 vcom\ -work\ work\ -2008\ -explicit\ -stats=none\ C:/Semco/Vivado/Demods/Latest/stcStandAlone/TrellisAlone/TrellisAlone.sim/sim_1/impl/func/trellisProcess_func_impl.vhd\nModel\ Technology\ ModelSim\ PE\ vcom\ 10.5c\ Compiler\ 2016.07\ Jul\ 21\ 2016\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ CmplxMultPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMultPostImpl\n--\ Compiling\ entity\ CmplxMult_10\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_10\n--\ Compiling\ entity\ CmplxMult_11\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_11\n--\ Compiling\ entity\ CmplxMult_12\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_12\n--\ Compiling\ entity\ CmplxMult_13\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_13\n--\ Compiling\ entity\ CmplxMult_14\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_14\n--\ Compiling\ entity\ CmplxMult_15\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_15\n--\ Compiling\ entity\ CmplxMult_16\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_16\n--\ Compiling\ entity\ CmplxMult_17\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_17\n--\ Compiling\ entity\ CmplxMult_3\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_3\n--\ Compiling\ entity\ CmplxMult_4\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_4\n--\ Compiling\ entity\ CmplxMult_5\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_5\n--\ Compiling\ entity\ CmplxMult_6\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_6\n--\ Compiling\ entity\ CmplxMult_7\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_7\n--\ Compiling\ entity\ CmplxMult_8\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_8\n--\ Compiling\ entity\ CmplxMult_9\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_9\n--\ Compiling\ entity\ RAM_2Reads_1WritePostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ RAM_2Reads_1WritePostImpl\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ acsFifoPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifoPostImpl\n--\ Compiling\ entity\ acsFifo_134\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_134\n--\ Compiling\ entity\ acsFifo_135\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_135\n--\ Compiling\ entity\ acsFifo_136\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_136\n--\ Compiling\ entity\ acsFifo_137\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_137\n--\ Compiling\ entity\ acsFifo_138\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_138\n--\ Compiling\ entity\ acsFifo_139\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_139\n--\ Compiling\ entity\ acsFifo_140\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_140\n--\ Compiling\ entity\ acsFifo_141\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_141\n--\ Compiling\ entity\ acsFifo_142\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_142\n--\ Compiling\ entity\ acsFifo_143\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_143\n--\ Compiling\ entity\ acsFifo_144\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_144\n--\ Compiling\ entity\ acsFifo_145\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_145\n--\ Compiling\ entity\ acsFifo_146\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_146\n--\ Compiling\ entity\ acsFifo_147\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_147\n--\ Compiling\ entity\ acsFifo_148\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_148\n--\ Compiling\ entity\ \\acsFifo__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_100\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_100\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_101\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_101\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_55\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_55\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_56\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_56\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_57\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_57\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_58\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_58\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_59\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_59\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_60\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_60\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_61\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_61\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_94\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_94\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_95\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_95\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_96\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_96\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_97\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_97\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_98\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_98\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_99\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_99\\\n--\ Compiling\ entity\ \\acsFifo__parameterized1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized1\\\n--\ Compiling\ entity\ interpolatorPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ interpolatorPostImpl\n--\ Compiling\ entity\ interpolator_0\n--\ Compiling\ architecture\ STRUCTURE\ of\ interpolator_0\n--\ Compiling\ entity\ interpolator_1\n--\ Compiling\ architecture\ STRUCTURE\ of\ interpolator_1\n--\ Compiling\ entity\ interpolator_2\n--\ Compiling\ architecture\ STRUCTURE\ of\ interpolator_2\n--\ Compiling\ entity\ mpy18x18PL1PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1PostImpl\n--\ Compiling\ entity\ mpy18x18PL1_103\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_103\n--\ Compiling\ entity\ mpy18x18PL1_104\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_104\n--\ Compiling\ entity\ mpy18x18PL1_106\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_106\n--\ Compiling\ entity\ mpy18x18PL1_107\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_107\n--\ Compiling\ entity\ mpy18x18PL1_109\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_109\n--\ Compiling\ entity\ mpy18x18PL1_110\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_110\n--\ Compiling\ entity\ mpy18x18PL1_112\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_112\n--\ Compiling\ entity\ mpy18x18PL1_113\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_113\n--\ Compiling\ entity\ mpy18x18PL1_115\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_115\n--\ Compiling\ entity\ mpy18x18PL1_116\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_116\n--\ Compiling\ entity\ mpy18x18PL1_118\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_118\n--\ Compiling\ entity\ mpy18x18PL1_119\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_119\n--\ Compiling\ entity\ mpy18x18PL1_121\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_121\n--\ Compiling\ entity\ mpy18x18PL1_122\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_122\n--\ Compiling\ entity\ mpy18x18PL1_124\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_124\n--\ Compiling\ entity\ mpy18x18PL1_125\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_125\n--\ Compiling\ entity\ mpy18x18PL1_150\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_150\n--\ Compiling\ entity\ mpy18x18PL1_151\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_151\n--\ Compiling\ entity\ mpy18x18PL1_153\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_153\n--\ Compiling\ entity\ mpy18x18PL1_154\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_154\n--\ Compiling\ entity\ mpy18x18PL1_156\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_156\n--\ Compiling\ entity\ mpy18x18PL1_157\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_157\n--\ Compiling\ entity\ mpy18x18PL1_159\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_159\n--\ Compiling\ entity\ mpy18x18PL1_160\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_160\n--\ Compiling\ entity\ mpy18x18PL1_162\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_162\n--\ Compiling\ entity\ mpy18x18PL1_163\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_163\n--\ Compiling\ entity\ mpy18x18PL1_165\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_165\n--\ Compiling\ entity\ mpy18x18PL1_166\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_166\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ mpy18x18PL1_168\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_168\n--\ Compiling\ entity\ mpy18x18PL1_169\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_169\n--\ Compiling\ entity\ mpy18x18PL1_171\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_171\n--\ Compiling\ entity\ mpy18x18PL1_172\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_172\n--\ Compiling\ entity\ mpy18x18PL1_178\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_178\n--\ Compiling\ entity\ mpy18x18PL1_179\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_179\n--\ Compiling\ entity\ mpy18x18PL1_181\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_181\n--\ Compiling\ entity\ mpy18x18PL1_182\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_182\n--\ Compiling\ entity\ mpy18x18PL1_184\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_184\n--\ Compiling\ entity\ mpy18x18PL1_185\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_185\n--\ Compiling\ entity\ mpy18x18PL1_187\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_187\n--\ Compiling\ entity\ mpy18x18PL1_188\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_188\n--\ Compiling\ entity\ mpy18x18PL1_192\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_192\n--\ Compiling\ entity\ mpy18x18PL1_193\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_193\n--\ Compiling\ entity\ mpy18x18PL1_195\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_195\n--\ Compiling\ entity\ mpy18x18PL1_196\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_196\n--\ Compiling\ entity\ mpy18x18PL1_199\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_199\n--\ Compiling\ entity\ mpy18x18PL1_200\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_200\n--\ Compiling\ entity\ mpy18x18PL1_203\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_203\n--\ Compiling\ entity\ mpy18x18PL1_204\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_204\n--\ Compiling\ entity\ mpy18x18PL1_25\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_25\n--\ Compiling\ entity\ mpy18x18PL1_27\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_27\n--\ Compiling\ entity\ mpy18x18PL1_28\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_28\n--\ Compiling\ entity\ mpy18x18PL1_30\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_30\n--\ Compiling\ entity\ mpy18x18PL1_31\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_31\n--\ Compiling\ entity\ mpy18x18PL1_33\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_33\n--\ Compiling\ entity\ mpy18x18PL1_34\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_34\n--\ Compiling\ entity\ mpy18x18PL1_36\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_36\n--\ Compiling\ entity\ mpy18x18PL1_37\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_37\n--\ Compiling\ entity\ mpy18x18PL1_39\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_39\n--\ Compiling\ entity\ mpy18x18PL1_40\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_40\n--\ Compiling\ entity\ mpy18x18PL1_42\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_42\n--\ Compiling\ entity\ mpy18x18PL1_43\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_43\n--\ Compiling\ entity\ mpy18x18PL1_45\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_45\n--\ Compiling\ entity\ mpy18x18PL1_46\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_46\n--\ Compiling\ entity\ mpy18x18PL1_63\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_63\n--\ Compiling\ entity\ mpy18x18PL1_64\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_64\n--\ Compiling\ entity\ mpy18x18PL1_66\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_66\n--\ Compiling\ entity\ mpy18x18PL1_67\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_67\n--\ Compiling\ entity\ mpy18x18PL1_69\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_69\n--\ Compiling\ entity\ mpy18x18PL1_70\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_70\n--\ Compiling\ entity\ mpy18x18PL1_72\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_72\n--\ Compiling\ entity\ mpy18x18PL1_73\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_73\n--\ Compiling\ entity\ mpy18x18PL1_75\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_75\n--\ Compiling\ entity\ mpy18x18PL1_76\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_76\n--\ Compiling\ entity\ mpy18x18PL1_78\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_78\n--\ Compiling\ entity\ mpy18x18PL1_79\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_79\n--\ Compiling\ entity\ mpy18x18PL1_81\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_81\n--\ Compiling\ entity\ mpy18x18PL1_82\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_82\n--\ Compiling\ entity\ mpy18x18PL1_84\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_84\n--\ Compiling\ entity\ mpy18x18PL1_85\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_85\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_dpramPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD119\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD119\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD123\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD123\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD127\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD127\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD131\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD131\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD135\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD135\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD139\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD139\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD143\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD143\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD147\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD147\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD151\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD151\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD155\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD155\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD159\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD159\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD163\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD163\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD167\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD167\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD171\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD171\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD175\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD175\n--\ Compiling\ entity\ twoPortDistMem32x18_dpramPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD13\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD13\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD17\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD17\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD21\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD21\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD25\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD25\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD29\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD29\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD33\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD33\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD37\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD37\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD41\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD41\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD45\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD45\n--\ Compiling\ entity\ twoPortDistMem56x16_sdpramPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem56x16_sdpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x16_sdpramPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x16_sdpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_dpramPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD100\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD100\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD60\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD60\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD64\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD64\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD68\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD68\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD72\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD72\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD76\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD76\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD80\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD80\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD84\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD84\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD88\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD88\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD92\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD92\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD96\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD96\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ entity\ RAM_2Reads_1WriteVerWrapPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ RAM_2Reads_1WriteVerWrapPostImpl\n--\ Loading\ entity\ RAM_2Reads_1WritePostImpl\n--\ Compiling\ entity\ cmagSquared18PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18PostImpl\n--\ Loading\ entity\ mpy18x18PL1PostImpl\n--\ Loading\ entity\ mpy18x18PL1_25\n--\ Compiling\ entity\ cmagSquared18_102\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_102\n--\ Loading\ entity\ mpy18x18PL1_103\n--\ Loading\ entity\ mpy18x18PL1_104\n--\ Compiling\ entity\ cmagSquared18_105\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_105\n--\ Loading\ entity\ mpy18x18PL1_106\n--\ Loading\ entity\ mpy18x18PL1_107\n--\ Compiling\ entity\ cmagSquared18_108\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_108\n--\ Loading\ entity\ mpy18x18PL1_109\n--\ Loading\ entity\ mpy18x18PL1_110\n--\ Compiling\ entity\ cmagSquared18_111\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_111\n--\ Loading\ entity\ mpy18x18PL1_112\n--\ Loading\ entity\ mpy18x18PL1_113\n--\ Compiling\ entity\ cmagSquared18_114\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_114\n--\ Loading\ entity\ mpy18x18PL1_115\n--\ Loading\ entity\ mpy18x18PL1_116\n--\ Compiling\ entity\ cmagSquared18_117\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_117\n--\ Loading\ entity\ mpy18x18PL1_118\n--\ Loading\ entity\ mpy18x18PL1_119\n--\ Compiling\ entity\ cmagSquared18_120\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_120\n--\ Loading\ entity\ mpy18x18PL1_121\n--\ Loading\ entity\ mpy18x18PL1_122\n--\ Compiling\ entity\ cmagSquared18_123\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_123\n--\ Loading\ entity\ mpy18x18PL1_124\n--\ Loading\ entity\ mpy18x18PL1_125\n--\ Compiling\ entity\ cmagSquared18_149\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_149\n--\ Loading\ entity\ mpy18x18PL1_150\n--\ Loading\ entity\ mpy18x18PL1_151\n--\ Compiling\ entity\ cmagSquared18_152\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_152\n--\ Loading\ entity\ mpy18x18PL1_153\n--\ Loading\ entity\ mpy18x18PL1_154\n--\ Compiling\ entity\ cmagSquared18_155\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_155\n--\ Loading\ entity\ mpy18x18PL1_156\n--\ Loading\ entity\ mpy18x18PL1_157\n--\ Compiling\ entity\ cmagSquared18_158\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_158\n--\ Loading\ entity\ mpy18x18PL1_159\n--\ Loading\ entity\ mpy18x18PL1_160\n--\ Compiling\ entity\ cmagSquared18_161\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_161\n--\ Loading\ entity\ mpy18x18PL1_162\n--\ Loading\ entity\ mpy18x18PL1_163\n--\ Compiling\ entity\ cmagSquared18_164\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_164\n--\ Loading\ entity\ mpy18x18PL1_165\n--\ Loading\ entity\ mpy18x18PL1_166\n--\ Compiling\ entity\ cmagSquared18_167\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_167\n--\ Loading\ entity\ mpy18x18PL1_168\n--\ Loading\ entity\ mpy18x18PL1_169\n--\ Compiling\ entity\ cmagSquared18_170\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_170\n--\ Loading\ entity\ mpy18x18PL1_171\n--\ Loading\ entity\ mpy18x18PL1_172\n--\ Compiling\ entity\ cmagSquared18_177\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_177\n--\ Loading\ entity\ mpy18x18PL1_178\n--\ Loading\ entity\ mpy18x18PL1_179\n--\ Compiling\ entity\ cmagSquared18_180\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_180\n--\ Loading\ entity\ mpy18x18PL1_181\n--\ Loading\ entity\ mpy18x18PL1_182\n--\ Compiling\ entity\ cmagSquared18_183\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_183\n--\ Loading\ entity\ mpy18x18PL1_184\n--\ Loading\ entity\ mpy18x18PL1_185\n--\ Compiling\ entity\ cmagSquared18_186\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_186\n--\ Loading\ entity\ mpy18x18PL1_187\n--\ Loading\ entity\ mpy18x18PL1_188\n--\ Compiling\ entity\ cmagSquared18_191\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_191\n--\ Loading\ entity\ mpy18x18PL1_192\n--\ Loading\ entity\ mpy18x18PL1_193\n--\ Compiling\ entity\ cmagSquared18_194\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_194\n--\ Loading\ entity\ mpy18x18PL1_195\n--\ Loading\ entity\ mpy18x18PL1_196\n--\ Compiling\ entity\ cmagSquared18_198\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_198\n--\ Loading\ entity\ mpy18x18PL1_199\n--\ Loading\ entity\ mpy18x18PL1_200\n--\ Compiling\ entity\ cmagSquared18_202\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_202\n--\ Loading\ entity\ mpy18x18PL1_203\n--\ Loading\ entity\ mpy18x18PL1_204\n--\ Compiling\ entity\ cmagSquared18_26\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_26\n--\ Loading\ entity\ mpy18x18PL1_27\n--\ Loading\ entity\ mpy18x18PL1_28\n--\ Compiling\ entity\ cmagSquared18_29\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_29\n--\ Loading\ entity\ mpy18x18PL1_30\n--\ Loading\ entity\ mpy18x18PL1_31\n--\ Compiling\ entity\ cmagSquared18_32\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_32\n--\ Loading\ entity\ mpy18x18PL1_33\n--\ Loading\ entity\ mpy18x18PL1_34\n--\ Compiling\ entity\ cmagSquared18_35\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_35\n--\ Loading\ entity\ mpy18x18PL1_36\n--\ Loading\ entity\ mpy18x18PL1_37\n--\ Compiling\ entity\ cmagSquared18_38\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_38\n--\ Loading\ entity\ mpy18x18PL1_39\n--\ Loading\ entity\ mpy18x18PL1_40\n--\ Compiling\ entity\ cmagSquared18_41\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_41\n--\ Loading\ entity\ mpy18x18PL1_42\n--\ Loading\ entity\ mpy18x18PL1_43\n--\ Compiling\ entity\ cmagSquared18_44\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_44\n--\ Loading\ entity\ mpy18x18PL1_45\n--\ Loading\ entity\ mpy18x18PL1_46\n--\ Compiling\ entity\ cmagSquared18_62\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_62\n--\ Loading\ entity\ mpy18x18PL1_63\n--\ Loading\ entity\ mpy18x18PL1_64\n--\ Compiling\ entity\ cmagSquared18_65\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_65\n--\ Loading\ entity\ mpy18x18PL1_66\n--\ Loading\ entity\ mpy18x18PL1_67\n--\ Compiling\ entity\ cmagSquared18_68\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_68\n--\ Loading\ entity\ mpy18x18PL1_69\n--\ Loading\ entity\ mpy18x18PL1_70\n--\ Compiling\ entity\ cmagSquared18_71\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_71\n--\ Loading\ entity\ mpy18x18PL1_72\n--\ Loading\ entity\ mpy18x18PL1_73\n--\ Compiling\ entity\ cmagSquared18_74\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_74\n--\ Loading\ entity\ mpy18x18PL1_75\n--\ Loading\ entity\ mpy18x18PL1_76\n--\ Compiling\ entity\ cmagSquared18_77\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_77\n--\ Loading\ entity\ mpy18x18PL1_78\n--\ Loading\ entity\ mpy18x18PL1_79\n--\ Compiling\ entity\ cmagSquared18_80\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_80\n--\ Loading\ entity\ mpy18x18PL1_81\n--\ Loading\ entity\ mpy18x18PL1_82\n--\ Compiling\ entity\ cmagSquared18_83\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_83\n--\ Loading\ entity\ mpy18x18PL1_84\n--\ Loading\ entity\ mpy18x18PL1_85\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_prim_widthPostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_prim_widthPostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Loading\ package\ vl_types\n--\ Loading\ entity\ twoPortDistMem128x18_dpram\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD118\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD118\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD119\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD122\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD122\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD123\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD126\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD126\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD127\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD130\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD130\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD131\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD134\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD134\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD135\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD138\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD138\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD139\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD142\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD142\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD143\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD146\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD146\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD147\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD150\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD150\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD151\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD154\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD154\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD155\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD158\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD158\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD159\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD162\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD162\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD163\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD166\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD166\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD167\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD170\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD170\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD171\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD174\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD174\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD175\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Loading\ entity\ twoPortDistMem32x18_dpram\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD12\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD12\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD13\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD16\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD16\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD17\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD20\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD20\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD21\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD24\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD24\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD25\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD28\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD28\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD29\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD32\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD32\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD33\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD36\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD36\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD37\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD40\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD40\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD41\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD44\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD44\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD45\n--\ Compiling\ entity\ twoPortDistMem56x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem56x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Loading\ entity\ twoPortDistMem56x16_sdpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Loading\ entity\ twoPortDistMem64x16_sdpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Loading\ entity\ twoPortDistMem64x18_dpram\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD59\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD59\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD60\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD63\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD63\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD64\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD67\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD67\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD68\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD71\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD71\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD72\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD75\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD75\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD76\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD79\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD79\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD80\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD83\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD83\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD84\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD87\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD87\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD88\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD91\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD91\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD92\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD95\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD95\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD96\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD99\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD99\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD100\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_prim_widthPostImpl\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_prim_widthPostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ entity\ acsOpPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOpPostImpl\n--\ Loading\ entity\ cmagSquared18_44\n--\ Compiling\ entity\ acsOp_126\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_126\n--\ Loading\ entity\ cmagSquared18_170\n--\ Compiling\ entity\ acsOp_127\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_127\n--\ Loading\ entity\ cmagSquared18_167\n--\ Compiling\ entity\ acsOp_128\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_128\n--\ Loading\ entity\ cmagSquared18_164\n--\ Compiling\ entity\ acsOp_129\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_129\n--\ Loading\ entity\ cmagSquared18_161\n--\ Compiling\ entity\ acsOp_130\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_130\n--\ Loading\ entity\ cmagSquared18_158\n--\ Compiling\ entity\ acsOp_131\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_131\n--\ Loading\ entity\ cmagSquared18_155\n--\ Compiling\ entity\ acsOp_132\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_132\n--\ Loading\ entity\ cmagSquared18_152\n--\ Compiling\ entity\ acsOp_133\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_133\n--\ Loading\ entity\ cmagSquared18_149\n--\ Compiling\ entity\ acsOp_173\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_173\n--\ Loading\ entity\ cmagSquared18_186\n--\ Compiling\ entity\ acsOp_174\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_174\n--\ Loading\ entity\ cmagSquared18_183\n--\ Compiling\ entity\ acsOp_175\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_175\n--\ Loading\ entity\ cmagSquared18_180\n--\ Compiling\ entity\ acsOp_176\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_176\n--\ Loading\ entity\ cmagSquared18_177\n--\ Compiling\ entity\ acsOp_18\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_18\n--\ Loading\ entity\ cmagSquared18_41\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ acsOp_189\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_189\n--\ Loading\ entity\ cmagSquared18_194\n--\ Compiling\ entity\ acsOp_19\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_19\n--\ Loading\ entity\ cmagSquared18_38\n--\ Compiling\ entity\ acsOp_190\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_190\n--\ Loading\ entity\ cmagSquared18_191\n--\ Compiling\ entity\ acsOp_197\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_197\n--\ Loading\ entity\ cmagSquared18_198\n--\ Compiling\ entity\ acsOp_20\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_20\n--\ Loading\ entity\ cmagSquared18_35\n--\ Compiling\ entity\ acsOp_201\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_201\n--\ Loading\ entity\ cmagSquared18_202\n--\ Compiling\ entity\ acsOp_21\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_21\n--\ Loading\ entity\ cmagSquared18_32\n--\ Compiling\ entity\ acsOp_22\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_22\n--\ Loading\ entity\ cmagSquared18_29\n--\ Compiling\ entity\ acsOp_23\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_23\n--\ Loading\ entity\ cmagSquared18_26\n--\ Compiling\ entity\ acsOp_24\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_24\n--\ Loading\ entity\ cmagSquared18PostImpl\n--\ Compiling\ entity\ acsOp_47\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_47\n--\ Loading\ entity\ cmagSquared18_83\n--\ Compiling\ entity\ acsOp_48\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_48\n--\ Loading\ entity\ cmagSquared18_80\n--\ Compiling\ entity\ acsOp_49\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_49\n--\ Loading\ entity\ cmagSquared18_77\n--\ Compiling\ entity\ acsOp_50\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_50\n--\ Loading\ entity\ cmagSquared18_74\n--\ Compiling\ entity\ acsOp_51\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_51\n--\ Loading\ entity\ cmagSquared18_71\n--\ Compiling\ entity\ acsOp_52\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_52\n--\ Loading\ entity\ cmagSquared18_68\n--\ Compiling\ entity\ acsOp_53\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_53\n--\ Loading\ entity\ cmagSquared18_65\n--\ Compiling\ entity\ acsOp_54\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_54\n--\ Loading\ entity\ cmagSquared18_62\n--\ Compiling\ entity\ acsOp_86\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_86\n--\ Loading\ entity\ cmagSquared18_123\n--\ Compiling\ entity\ acsOp_87\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_87\n--\ Loading\ entity\ cmagSquared18_120\n--\ Compiling\ entity\ acsOp_88\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_88\n--\ Loading\ entity\ cmagSquared18_117\n--\ Compiling\ entity\ acsOp_89\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_89\n--\ Loading\ entity\ cmagSquared18_114\n--\ Compiling\ entity\ acsOp_90\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_90\n--\ Loading\ entity\ cmagSquared18_111\n--\ Compiling\ entity\ acsOp_91\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_91\n--\ Loading\ entity\ cmagSquared18_108\n--\ Compiling\ entity\ acsOp_92\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_92\n--\ Loading\ entity\ cmagSquared18_105\n--\ Compiling\ entity\ acsOp_93\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_93\n--\ Loading\ entity\ cmagSquared18_102\n--\ Compiling\ entity\ frameAlignmentPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ frameAlignmentPostImpl\n--\ Loading\ entity\ RAM_2Reads_1WriteVerWrapPostImpl\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_generic_cstrPostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_generic_cstrPostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11PostImpl\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD117\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD117\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD118\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD121\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD121\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD122\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD125\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD125\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD126\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD129\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD129\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD130\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD133\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD133\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD134\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD137\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD137\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD138\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD141\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD141\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD142\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD145\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD145\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD146\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD149\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD149\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD150\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD153\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD153\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD154\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD157\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD157\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD158\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD161\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD161\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD162\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD165\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD165\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD166\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD169\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD169\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD170\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD173\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD173\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD174\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11PostImpl\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD11\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD11\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD12\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD15\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD15\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD16\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD19\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD19\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD20\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD23\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD23\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD24\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD27\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD27\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD28\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD31\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD31\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD32\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD35\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD35\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD36\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD39\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD39\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD40\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD43\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD43\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD44\n--\ Compiling\ entity\ twoPortDistMem56x16_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem56x16_dist_mem_gen_v8_0_11PostImpl\n--\ Loading\ entity\ twoPortDistMem56x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x16_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x16_dist_mem_gen_v8_0_11PostImpl\n--\ Loading\ entity\ twoPortDistMem64x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11PostImpl\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD58\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD58\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD59\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD62\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD62\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD63\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD66\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD66\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD67\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD70\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD70\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD71\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD74\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD74\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD75\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD78\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD78\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD79\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD82\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD82\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD83\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD86\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD86\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD87\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD90\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD90\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD91\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD94\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD94\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD95\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD98\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD98\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD99\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_generic_cstrPostImpl\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_generic_cstrPostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ entity\ acsStage0PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage0PostImpl\n--\ Loading\ entity\ acsOp_201\n--\ Compiling\ entity\ acsStage1PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage1PostImpl\n--\ Loading\ entity\ acsOp_197\n--\ Compiling\ entity\ twoPortDistMem128x18PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18PostImpl\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_HD116\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD116\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD117\n--\ Compiling\ entity\ twoPortDistMem128x18_HD120\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD120\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD121\n--\ Compiling\ entity\ twoPortDistMem128x18_HD124\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD124\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD125\n--\ Compiling\ entity\ twoPortDistMem128x18_HD128\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD128\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD129\n--\ Compiling\ entity\ twoPortDistMem128x18_HD132\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD132\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD133\n--\ Compiling\ entity\ twoPortDistMem128x18_HD136\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD136\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD137\n--\ Compiling\ entity\ twoPortDistMem128x18_HD140\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD140\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD141\n--\ Compiling\ entity\ twoPortDistMem128x18_HD144\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD144\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD145\n--\ Compiling\ entity\ twoPortDistMem128x18_HD148\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD148\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD149\n--\ Compiling\ entity\ twoPortDistMem128x18_HD152\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD152\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD153\n--\ Compiling\ entity\ twoPortDistMem128x18_HD156\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD156\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD157\n--\ Compiling\ entity\ twoPortDistMem128x18_HD160\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD160\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD161\n--\ Compiling\ entity\ twoPortDistMem128x18_HD164\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD164\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD165\n--\ Compiling\ entity\ twoPortDistMem128x18_HD168\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD168\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD169\n--\ Compiling\ entity\ twoPortDistMem128x18_HD172\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD172\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD173\n--\ Compiling\ entity\ twoPortDistMem32x18PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18PostImpl\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ entity\ twoPortDistMem32x18_HD10\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD10\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD11\n--\ Compiling\ entity\ twoPortDistMem32x18_HD14\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD14\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD15\n--\ Compiling\ entity\ twoPortDistMem32x18_HD18\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD18\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD19\n--\ Compiling\ entity\ twoPortDistMem32x18_HD22\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD22\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD23\n--\ Compiling\ entity\ twoPortDistMem32x18_HD26\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD26\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD27\n--\ Compiling\ entity\ twoPortDistMem32x18_HD30\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD30\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD31\n--\ Compiling\ entity\ twoPortDistMem32x18_HD34\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD34\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD35\n--\ Compiling\ entity\ twoPortDistMem32x18_HD38\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD38\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD39\n--\ Compiling\ entity\ twoPortDistMem32x18_HD42\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD42\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD43\n--\ Compiling\ entity\ twoPortDistMem56x16PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem56x16PostImpl\n--\ Loading\ entity\ twoPortDistMem56x16_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ entity\ twoPortDistMem64x16PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x16PostImpl\n--\ Loading\ entity\ twoPortDistMem64x16_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18PostImpl\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_HD57\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD57\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD58\n--\ Compiling\ entity\ twoPortDistMem64x18_HD61\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD61\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD62\n--\ Compiling\ entity\ twoPortDistMem64x18_HD65\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD65\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD66\n--\ Compiling\ entity\ twoPortDistMem64x18_HD69\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD69\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD70\n--\ Compiling\ entity\ twoPortDistMem64x18_HD73\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD73\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD74\n--\ Compiling\ entity\ twoPortDistMem64x18_HD77\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD77\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD78\n--\ Compiling\ entity\ twoPortDistMem64x18_HD81\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD81\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD82\n--\ Compiling\ entity\ twoPortDistMem64x18_HD85\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD85\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD86\n--\ Compiling\ entity\ twoPortDistMem64x18_HD89\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD89\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD90\n--\ Compiling\ entity\ twoPortDistMem64x18_HD93\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD93\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD94\n--\ Compiling\ entity\ twoPortDistMem64x18_HD97\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD97\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD98\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_topPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_topPostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_topPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_topPostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_topPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_topPostImpl\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_topPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_topPostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ entity\ acsStage2PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage2PostImpl\n--\ Loading\ entity\ acsOp_189\n--\ Loading\ entity\ acsOp_190\n--\ Loading\ entity\ twoPortDistMem32x18PostImpl\n--\ Loading\ entity\ twoPortDistMem32x18_HD10\n--\ Compiling\ entity\ acsStage3PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage3PostImpl\n--\ Loading\ entity\ acsOp_173\n--\ Loading\ entity\ acsOp_174\n--\ Loading\ entity\ acsOp_175\n--\ Loading\ entity\ acsOp_176\n--\ Loading\ entity\ twoPortDistMem64x18PostImpl\n--\ Loading\ entity\ twoPortDistMem64x18_HD57\n--\ Loading\ entity\ twoPortDistMem64x18_HD61\n--\ Loading\ entity\ twoPortDistMem64x18_HD65\n--\ Compiling\ entity\ acsStage4PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage4PostImpl\n--\ Loading\ entity\ acsOp_126\n--\ Loading\ entity\ acsOp_127\n--\ Loading\ entity\ acsOp_128\n--\ Loading\ entity\ acsOp_129\n--\ Loading\ entity\ acsOp_130\n--\ Loading\ entity\ acsOp_131\n--\ Loading\ entity\ acsOp_132\n--\ Loading\ entity\ acsOp_133\n--\ Loading\ entity\ twoPortDistMem128x18PostImpl\n--\ Loading\ entity\ twoPortDistMem128x18_HD116\n--\ Loading\ entity\ twoPortDistMem128x18_HD120\n--\ Loading\ entity\ twoPortDistMem128x18_HD124\n--\ Loading\ entity\ twoPortDistMem128x18_HD128\n--\ Loading\ entity\ twoPortDistMem128x18_HD132\n--\ Loading\ entity\ twoPortDistMem128x18_HD136\n--\ Loading\ entity\ twoPortDistMem128x18_HD140\n--\ Loading\ entity\ acsFifoPostImpl\n--\ Loading\ entity\ acsFifo_134\n--\ Loading\ entity\ acsFifo_135\n--\ Loading\ entity\ acsFifo_136\n--\ Loading\ entity\ acsFifo_137\n--\ Loading\ entity\ acsFifo_138\n--\ Loading\ entity\ acsFifo_139\n--\ Loading\ entity\ acsFifo_140\n--\ Loading\ entity\ acsFifo_141\n--\ Loading\ entity\ acsFifo_142\n--\ Loading\ entity\ acsFifo_143\n--\ Loading\ entity\ acsFifo_144\n--\ Loading\ entity\ acsFifo_145\n--\ Loading\ entity\ acsFifo_146\n--\ Loading\ entity\ acsFifo_147\n--\ Loading\ entity\ acsFifo_148\n--\ Loading\ entity\ twoPortDistMem64x16PostImpl\n--\ Compiling\ entity\ acsStage5WidePostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage5WidePostImpl\n--\ Loading\ entity\ acsOp_86\n--\ Loading\ entity\ acsOp_87\n--\ Loading\ entity\ acsOp_88\n--\ Loading\ entity\ acsOp_89\n--\ Loading\ entity\ acsOp_90\n--\ Loading\ entity\ acsOp_91\n--\ Loading\ entity\ acsOp_92\n--\ Loading\ entity\ acsOp_93\n--\ Loading\ entity\ twoPortDistMem128x18_HD144\n--\ Loading\ entity\ twoPortDistMem128x18_HD148\n--\ Loading\ entity\ twoPortDistMem128x18_HD152\n--\ Loading\ entity\ twoPortDistMem128x18_HD156\n--\ Loading\ entity\ twoPortDistMem128x18_HD160\n--\ Loading\ entity\ twoPortDistMem128x18_HD164\n--\ Loading\ entity\ twoPortDistMem128x18_HD168\n--\ Loading\ entity\ twoPortDistMem128x18_HD172\n--\ Loading\ entity\ \\acsFifo__parameterized0_94\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_95\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_96\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_97\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_98\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_99\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_100\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_101\\\n--\ Loading\ entity\ twoPortDistMem56x16PostImpl\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ DetectionFilterPostSynth_fir_compiler_v7_2_8\n--\ Compiling\ architecture\ STRUCTURE\ of\ DetectionFilterPostSynth_fir_compiler_v7_2_8\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_topPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_topPostImpl\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_topPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_topPostImpl\n--\ Compiling\ entity\ DetectionFilterPostSynth\n--\ Compiling\ architecture\ STRUCTURE\ of\ DetectionFilterPostSynth\n--\ Loading\ entity\ DetectionFilterPostSynth_fir_compiler_v7_2_8\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6PostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6PostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6PostImpl\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD276\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD276\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD283\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD283\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD290\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD290\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD297\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD297\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD304\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD304\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD311\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD311\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD318\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD318\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD325\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD325\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD332\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD332\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD339\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD339\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD346\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD346\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6PostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD188\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD188\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD195\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD195\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD202\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD202\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD209\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD209\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD216\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD216\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD223\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD223\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD230\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD230\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD237\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD237\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD244\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD244\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD251\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD251\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD258\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD258\n--\ Compiling\ entity\ twoPortBlkMem40x4PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4PostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8PostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ entity\ y8_IImag_QReal\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ entity\ y8_IImag_QReal_HD275\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD275\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD276\n--\ Compiling\ entity\ y8_IImag_QReal_HD282\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD282\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD283\n--\ Compiling\ entity\ y8_IImag_QReal_HD289\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD289\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD290\n--\ Compiling\ entity\ y8_IImag_QReal_HD296\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD296\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD297\n--\ Compiling\ entity\ y8_IImag_QReal_HD303\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD303\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD304\n--\ Compiling\ entity\ y8_IImag_QReal_HD310\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD310\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD311\n--\ Compiling\ entity\ y8_IImag_QReal_HD317\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD317\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD318\n--\ Compiling\ entity\ y8_IImag_QReal_HD324\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD324\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD325\n--\ Compiling\ entity\ y8_IImag_QReal_HD331\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD331\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD332\n--\ Compiling\ entity\ y8_IImag_QReal_HD338\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD338\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD339\n--\ Compiling\ entity\ y8_IImag_QReal_HD345\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD345\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD346\n--\ Compiling\ entity\ y8_IReal_QImagPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImagPostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_HD187\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD187\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD188\n--\ Compiling\ entity\ y8_IReal_QImag_HD194\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD194\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD195\n--\ Compiling\ entity\ y8_IReal_QImag_HD201\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD201\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD202\n--\ Compiling\ entity\ y8_IReal_QImag_HD208\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD208\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD209\n--\ Compiling\ entity\ y8_IReal_QImag_HD215\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD215\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD216\n--\ Compiling\ entity\ y8_IReal_QImag_HD222\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD222\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD223\n--\ Compiling\ entity\ y8_IReal_QImag_HD229\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD229\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD230\n--\ Compiling\ entity\ y8_IReal_QImag_HD236\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD236\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD237\n--\ Compiling\ entity\ y8_IReal_QImag_HD243\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD243\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD244\n--\ Compiling\ entity\ y8_IReal_QImag_HD250\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD250\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD251\n--\ Compiling\ entity\ y8_IReal_QImag_HD257\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD257\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD258\n--\ Compiling\ entity\ acsStage6WidePostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage6WidePostImpl\n--\ Loading\ entity\ acsOp_47\n--\ Loading\ entity\ acsOp_48\n--\ Loading\ entity\ acsOp_49\n--\ Loading\ entity\ acsOp_50\n--\ Loading\ entity\ acsOp_51\n--\ Loading\ entity\ acsOp_52\n--\ Loading\ entity\ acsOp_53\n--\ Loading\ entity\ acsOp_54\n--\ Loading\ entity\ twoPortDistMem64x18_HD69\n--\ Loading\ entity\ twoPortDistMem64x18_HD73\n--\ Loading\ entity\ twoPortDistMem64x18_HD77\n--\ Loading\ entity\ twoPortDistMem64x18_HD81\n--\ Loading\ entity\ twoPortDistMem64x18_HD85\n--\ Loading\ entity\ twoPortDistMem64x18_HD89\n--\ Loading\ entity\ twoPortDistMem64x18_HD93\n--\ Loading\ entity\ twoPortDistMem64x18_HD97\n--\ Loading\ entity\ \\acsFifo__parameterized0\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_55\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_56\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_57\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_58\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_59\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_60\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_61\\\n--\ Loading\ entity\ twoPortBlkMem48x8PostImpl\n--\ Compiling\ entity\ acsStage7WidePostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage7WidePostImpl\n--\ Loading\ entity\ acsOpPostImpl\n--\ Loading\ entity\ acsOp_18\n--\ Loading\ entity\ acsOp_19\n--\ Loading\ entity\ acsOp_20\n--\ Loading\ entity\ acsOp_21\n--\ Loading\ entity\ acsOp_22\n--\ Loading\ entity\ acsOp_23\n--\ Loading\ entity\ acsOp_24\n--\ Loading\ entity\ twoPortDistMem32x18_HD14\n--\ Loading\ entity\ twoPortDistMem32x18_HD18\n--\ Loading\ entity\ twoPortDistMem32x18_HD22\n--\ Loading\ entity\ twoPortDistMem32x18_HD26\n--\ Loading\ entity\ twoPortDistMem32x18_HD30\n--\ Loading\ entity\ twoPortDistMem32x18_HD34\n--\ Loading\ entity\ twoPortDistMem32x18_HD38\n--\ Loading\ entity\ twoPortDistMem32x18_HD42\n--\ Loading\ package\ vl_types\n--\ Loading\ entity\ twoPortBlkMem40x4\n--\ Compiling\ entity\ stageSetupPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ stageSetupPostImpl\n--\ Loading\ entity\ CmplxMult_16\n--\ Loading\ entity\ CmplxMult_17\n--\ Loading\ entity\ y8_IReal_QImag\n--\ Loading\ entity\ y8_IImag_QReal\n--\ Compiling\ entity\ \\stageSetup__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized0\\\n--\ Loading\ entity\ CmplxMult_14\n--\ Loading\ entity\ CmplxMult_15\n--\ Loading\ entity\ y8_IReal_QImag_HD187\n--\ Loading\ entity\ y8_IImag_QReal_HD275\n--\ Loading\ entity\ y8_IImag_QReal_HD282\n--\ Loading\ entity\ y8_IReal_QImag_HD194\n--\ Compiling\ entity\ \\stageSetup__parameterized1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized1\\\n--\ Loading\ entity\ CmplxMult_12\n--\ Loading\ entity\ CmplxMult_13\n--\ Loading\ entity\ y8_IImag_QReal_HD289\n--\ Loading\ entity\ y8_IReal_QImag_HD201\n--\ Compiling\ entity\ \\stageSetup__parameterized2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized2\\\n--\ Loading\ entity\ CmplxMult_10\n--\ Loading\ entity\ CmplxMult_11\n--\ Loading\ entity\ y8_IImag_QReal_HD296\n--\ Loading\ entity\ y8_IReal_QImag_HD208\n--\ Loading\ entity\ y8_IReal_QImag_HD215\n--\ Loading\ entity\ y8_IImag_QReal_HD303\n--\ Compiling\ entity\ \\stageSetup__parameterized3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized3\\\n--\ Loading\ entity\ CmplxMult_8\n--\ Loading\ entity\ CmplxMult_9\n--\ Loading\ entity\ y8_IReal_QImag_HD222\n--\ Loading\ entity\ y8_IImag_QReal_HD310\n--\ Compiling\ entity\ \\stageSetup__parameterized4\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized4\\\n--\ Loading\ entity\ CmplxMult_6\n--\ Loading\ entity\ CmplxMult_7\n--\ Loading\ entity\ y8_IReal_QImag_HD229\n--\ Loading\ entity\ y8_IImag_QReal_HD317\n--\ Loading\ entity\ y8_IImag_QReal_HD324\n--\ Loading\ entity\ y8_IReal_QImag_HD236\n--\ Compiling\ entity\ \\stageSetup__parameterized5\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized5\\\n--\ Loading\ entity\ CmplxMult_4\n--\ Loading\ entity\ CmplxMult_5\n--\ Loading\ entity\ y8_IImag_QReal_HD331\n--\ Loading\ entity\ y8_IReal_QImag_HD243\n--\ Compiling\ entity\ \\stageSetup__parameterized6\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized6\\\n--\ Loading\ entity\ CmplxMultPostImpl\n--\ Loading\ entity\ CmplxMult_3\n--\ Loading\ entity\ y8_IImag_QReal_HD338\n--\ Loading\ entity\ y8_IReal_QImag_HD250\n--\ Loading\ entity\ y8_IReal_QImag_HD257\n--\ Loading\ entity\ y8_IImag_QReal_HD345\n--\ Compiling\ entity\ trellisDetectorPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ trellisDetectorPostImpl\n--\ Loading\ entity\ \\acsFifo__parameterized1\\\n--\ Loading\ entity\ acsStage0PostImpl\n--\ Loading\ entity\ acsStage1PostImpl\n--\ Loading\ entity\ acsStage2PostImpl\n--\ Loading\ entity\ acsStage3PostImpl\n--\ Loading\ entity\ acsStage4PostImpl\n--\ Loading\ entity\ acsStage5WidePostImpl\n--\ Loading\ entity\ acsStage6WidePostImpl\n--\ Loading\ entity\ acsStage7WidePostImpl\n--\ Loading\ entity\ stageSetupPostImpl\n--\ Loading\ entity\ \\stageSetup__parameterized0\\\n--\ Loading\ entity\ \\stageSetup__parameterized1\\\n--\ Loading\ entity\ \\stageSetup__parameterized2\\\n--\ Loading\ entity\ \\stageSetup__parameterized3\\\n--\ Loading\ entity\ \\stageSetup__parameterized4\\\n--\ Loading\ entity\ \\stageSetup__parameterized5\\\n--\ Loading\ entity\ \\stageSetup__parameterized6\\\n--\ Compiling\ entity\ trellisProcessPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ trellisProcessPostImpl\n--\ Loading\ entity\ interpolatorPostImpl\n--\ Loading\ entity\ interpolator_0\n--\ Loading\ entity\ interpolator_1\n--\ Loading\ entity\ interpolator_2\n--\ Loading\ entity\ DetectionFilterPostSynth\n--\ Loading\ entity\ frameAlignmentPostImpl\n--\ Loading\ entity\ trellisDetectorPostImpl\n\n {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/acsStage1.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/acsStage1.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage1

Top level modules:
	acsStage1

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/cmpy18x18/cmpy18x18_funcsim.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/cmpy18x18/cmpy18x18_funcsim.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module cmpy18x18
-- Compiling module cmpy18x18_cmpy_v6_0
-- Compiling module glbl

Top level modules:
	cmpy18x18
	glbl

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/fixed_pkg_2008.vhd} {2 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/fixed_pkg_2008.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package fixed_pkg
-- Loading package MATH_REAL
-- Loading package std_logic_textio
-- Compiling package body fixed_pkg
-- Loading package fixed_pkg
** Warning: C:/Semco/Vivado/Demods/stcDemod/fixed_pkg_2008.vhd(1283): (vcom-1246) Range 0 downto 1 is null.
** Warning: C:/Semco/Vivado/Demods/stcDemod/fixed_pkg_2008.vhd(1284): (vcom-1246) Range 0 downto 1 is null.
** Warning: C:/Semco/Vivado/Demods/stcDemod/fixed_pkg_2008.vhd(1285): (vcom-1246) Range 0 downto 1 is null.
** Warning: C:/Semco/Vivado/Demods/stcDemod/fixed_pkg_2008.vhd(6240): (vcom-1246) Range 2 to 1 is null.

} {} {}} C:/Semco/Vivado/Demods/mpy18x18PL1.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/mpy18x18PL1.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module mpy18x18PL1

Top level modules:
	mpy18x18PL1

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/DFT.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/DFT.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity DFT
-- Compiling architecture rtl of DFT

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/FireberdDrive.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/FireberdDrive.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Loading package VCOMPONENTS
-- Compiling entity FireberdDrive
-- Compiling architecture rtl of FireberdDrive

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/CmplxMult.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/CmplxMult.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity CmplxMult
-- Compiling architecture rtl of CmplxMult

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/RAM_2Reads_1WriteVerWrap.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/RAM_2Reads_1WriteVerWrap.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package fixed_pkg
-- Compiling entity RAM_2Reads_1WriteVerWrap
-- Compiling architecture rtl of RAM_2Reads_1WriteVerWrap

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage2.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage2.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage2

Top level modules:
	acsStage2

} {} {}} C:/Semco/Vivado/Demods/interpRegs.v {1 {vlog -work work +define+STC_MOD +incdir+C:/Semco/Vivado/Demods -stats=none C:/Semco/Vivado/Demods/interpRegs.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module interpRegs

Top level modules:
	interpRegs

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/fixed_pkg_2008.vhd} {2 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/fixed_pkg_2008.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package fixed_pkg
-- Loading package MATH_REAL
-- Loading package std_logic_textio
-- Compiling package body fixed_pkg
-- Loading package fixed_pkg
** Warning: C:/Semco/Vivado/DemodRepos/Latest/stcDemod/fixed_pkg_2008.vhd(1283): (vcom-1246) Range 0 downto 1 is null.
** Warning: C:/Semco/Vivado/DemodRepos/Latest/stcDemod/fixed_pkg_2008.vhd(1284): (vcom-1246) Range 0 downto 1 is null.
** Warning: C:/Semco/Vivado/DemodRepos/Latest/stcDemod/fixed_pkg_2008.vhd(1285): (vcom-1246) Range 0 downto 1 is null.
** Warning: C:/Semco/Vivado/DemodRepos/Latest/stcDemod/fixed_pkg_2008.vhd(6240): (vcom-1246) Range 2 to 1 is null.

} {} {}} C:/Semco/Vivado/Demods/stcDemod/interpolator.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/interpolator.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module interpolator

Top level modules:
	interpolator

} {} {}} C:/Semco/Vivado/Demods/stcDemod/testBenches/TrellisVsC_TB.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/TrellisVsC_TB.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity TrellisTB
-- Compiling architecture rtl of TrellisTB

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/acsStage4.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/acsStage4.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage4

Top level modules:
	acsStage4

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage5Wide.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage5Wide.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage5Wide

Top level modules:
	acsStage5Wide

} {} {}} C:/Semco/Vivado/Demods/Latest/vm_cordic_fast.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/vm_cordic_fast.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module vm_cordic_fast

Top level modules:
	vm_cordic_fast

} {} {}} C:/Semco/Vivado/Demods/stcMod.srcs/sources_1/ip/flexbusClock/flexbusClock_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcMod.srcs/sources_1/ip/flexbusClock/flexbusClock_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity flexbusClock_flexbusClock_clk_wiz
-- Compiling architecture STRUCTURE of flexbusClock_flexbusClock_clk_wiz
-- Compiling entity flexbusClock
-- Compiling architecture STRUCTURE of flexbusClock
-- Loading entity flexbusClock_flexbusClock_clk_wiz

} {} {}} C:/Semco/Vivado/Demods/Latest/bert/bert_correlator.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/bert/bert_correlator.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module bert_correlator

Top level modules:
	bert_correlator

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/trellisProcess.v {1 {vlog -work work +define+TD_OLD -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/trellisProcess.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module trellisProcess

Top level modules:
	trellisProcess

} {} {}} C:/Semco/Vivado/Demods/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/dds_sin_cos/dds_sin_cos_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/dds_sin_cos/dds_sin_cos_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity dds_sin_cos_dds_compiler_v6_0_13
-- Compiling architecture STRUCTURE of dds_sin_cos_dds_compiler_v6_0_13
-- Compiling entity dds_sin_cos
-- Compiling architecture STRUCTURE of dds_sin_cos
-- Loading entity dds_sin_cos_dds_compiler_v6_0_13

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/PilotSync.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/PilotSync.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity PilotSync
-- Compiling architecture rtl of PilotSync

} {} {}} C:/Semco/Vivado/Demods/stcMod/stcFramer.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/stcFramer.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stcFramer

Top level modules:
	stcFramer

} {} {}} C:/Semco/Vivado/Demods/stcDemod/testBenches/stcModDemod_TB.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/stcModDemod_TB.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stcModDemod_TB

Top level modules:
	stcModDemod_TB

} {} {}} C:/Semco/Vivado/Demods/stcDemod/testBenches/TrellisTB.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/TrellisTB.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity TrellisTB
-- Compiling architecture rtl of TrellisTB

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/DFT_Search.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/DFT_Search.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity DFT_Search
-- Compiling architecture rtl of DFT_Search

} {} {}} C:/Semco/Vivado/Demods/STC_StandAlone/STC_StandAlone.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/STC_StandAlone/STC_StandAlone.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity clk_wiz_0_clk_wiz_0_clk_wiz
-- Compiling architecture STRUCTURE of clk_wiz_0_clk_wiz_0_clk_wiz
-- Compiling entity clk_wiz_0
-- Compiling architecture STRUCTURE of clk_wiz_0
-- Loading entity clk_wiz_0_clk_wiz_0_clk_wiz

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/acsStage1.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/acsStage1.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage1

Top level modules:
	acsStage1

} {} {}} C:/Semco/Vivado/Demods/stcMod/soqpsk_differential_encoder.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/soqpsk_differential_encoder.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module soqpsk_differential_encoder

Top level modules:
	soqpsk_differential_encoder

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/TimingEstimate.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/TimingEstimate.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity TimingEstimate
-- Compiling architecture rtl of TimingEstimate

} {} {}} C:/Semco/Vivado/Demods/cicCompMpy.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/cicCompMpy.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module cicCompMpy

Top level modules:
	cicCompMpy

} {} {}} C:/Semco/Vivado/Demods/stcDemod/frameAlignment.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/frameAlignment.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module frameAlignment

Top level modules:
	frameAlignment

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/STC.vhd} {1 {vcom -work work -2008 -explicit -stats=none {C:\Semco\Vivado\Demods\stcDemod\STC.vhd}
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity STC
-- Compiling architecture rtl of STC

} {} {}} C:/Semco/Vivado/Demods/stcMod/soqpsk_ternary_encoder.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/soqpsk_ternary_encoder.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module soqpsk_ternary_encoder

Top level modules:
	soqpsk_ternary_encoder

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/PilotDetectSliding.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/PilotDetectSliding.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity PilotDetectSliding
-- Compiling architecture rtl of PilotDetectSliding

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/TimingEstimate.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/TimingEstimate.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity TimingEstimate
-- Compiling architecture rtl of TimingEstimate

} {} {}} C:/Semco/Vivado/Demods/stcModTopRegs.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcModTopRegs.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stcModTopRegs

Top level modules:
	stcModTopRegs

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod.srcs/sources_1/ip/Fifo8k4to1/Fifo8k4to1_sim_netlist.vhdl {1 vcom\ -work\ work\ -2008\ -explicit\ -stats=none\ C:/Semco/Vivado/DemodRepos/Latest/stcDemod.srcs/sources_1/ip/Fifo8k4to1/Fifo8k4to1_sim_netlist.vhdl\nModel\ Technology\ ModelSim\ PE\ vcom\ 10.5c\ Compiler\ 2016.07\ Jul\ 21\ 2016\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ Fifo8k4to1_blk_mem_gen_prim_wrapper\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_blk_mem_gen_prim_wrapper\n--\ Compiling\ entity\ Fifo8k4to1_compare\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_compare\n--\ Compiling\ entity\ Fifo8k4to1_compare_1\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_compare_1\n--\ Compiling\ entity\ \\Fifo8k4to1_compare__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\Fifo8k4to1_compare__parameterized0\\\n--\ Compiling\ entity\ \\Fifo8k4to1_compare__parameterized0_0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\Fifo8k4to1_compare__parameterized0_0\\\n--\ Compiling\ entity\ Fifo8k4to1_dc_ss\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_dc_ss\n--\ Compiling\ entity\ Fifo8k4to1_rd_bin_cntr\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_rd_bin_cntr\n--\ Compiling\ entity\ Fifo8k4to1_wr_bin_cntr\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_wr_bin_cntr\n--\ Compiling\ entity\ Fifo8k4to1_wr_pf_ss\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_wr_pf_ss\n--\ Compiling\ entity\ Fifo8k4to1_blk_mem_gen_prim_width\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_blk_mem_gen_prim_width\n--\ Loading\ entity\ Fifo8k4to1_blk_mem_gen_prim_wrapper\n--\ Compiling\ entity\ Fifo8k4to1_rd_status_flags_ss\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_rd_status_flags_ss\n--\ Loading\ entity\ Fifo8k4to1_compare\n--\ Loading\ entity\ Fifo8k4to1_compare_1\n--\ Compiling\ entity\ Fifo8k4to1_wr_status_flags_ss\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_wr_status_flags_ss\n--\ Loading\ entity\ \\Fifo8k4to1_compare__parameterized0\\\n--\ Loading\ entity\ \\Fifo8k4to1_compare__parameterized0_0\\\n--\ Compiling\ entity\ Fifo8k4to1_blk_mem_gen_generic_cstr\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_blk_mem_gen_generic_cstr\n--\ Loading\ entity\ Fifo8k4to1_blk_mem_gen_prim_width\n--\ Compiling\ entity\ Fifo8k4to1_rd_logic\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_rd_logic\n--\ Loading\ entity\ Fifo8k4to1_rd_status_flags_ss\n--\ Loading\ entity\ Fifo8k4to1_rd_bin_cntr\n--\ Compiling\ entity\ Fifo8k4to1_wr_logic\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_wr_logic\n--\ Loading\ entity\ Fifo8k4to1_wr_pf_ss\n--\ Loading\ entity\ Fifo8k4to1_dc_ss\n--\ Loading\ entity\ Fifo8k4to1_wr_status_flags_ss\n--\ Loading\ entity\ Fifo8k4to1_wr_bin_cntr\n--\ Compiling\ entity\ Fifo8k4to1_blk_mem_gen_top\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_blk_mem_gen_top\n--\ Loading\ entity\ Fifo8k4to1_blk_mem_gen_generic_cstr\n--\ Compiling\ entity\ Fifo8k4to1_blk_mem_gen_v8_3_6_synth\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_blk_mem_gen_v8_3_6_synth\n--\ Loading\ entity\ Fifo8k4to1_blk_mem_gen_top\n--\ Compiling\ entity\ Fifo8k4to1_blk_mem_gen_v8_3_6\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_blk_mem_gen_v8_3_6\n--\ Loading\ entity\ Fifo8k4to1_blk_mem_gen_v8_3_6_synth\n--\ Compiling\ entity\ Fifo8k4to1_memory\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_memory\n--\ Loading\ entity\ Fifo8k4to1_blk_mem_gen_v8_3_6\n--\ Compiling\ entity\ Fifo8k4to1_fifo_generator_ramfifo\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_fifo_generator_ramfifo\n--\ Loading\ entity\ Fifo8k4to1_rd_logic\n--\ Loading\ entity\ Fifo8k4to1_wr_logic\n--\ Loading\ entity\ Fifo8k4to1_memory\n--\ Compiling\ entity\ Fifo8k4to1_fifo_generator_top\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_fifo_generator_top\n--\ Loading\ entity\ Fifo8k4to1_fifo_generator_ramfifo\n--\ Compiling\ entity\ Fifo8k4to1_fifo_generator_v13_1_4_synth\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_fifo_generator_v13_1_4_synth\n--\ Loading\ entity\ Fifo8k4to1_fifo_generator_top\n--\ Compiling\ entity\ Fifo8k4to1_fifo_generator_v13_1_4\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1_fifo_generator_v13_1_4\n--\ Loading\ entity\ Fifo8k4to1_fifo_generator_v13_1_4_synth\n--\ Compiling\ entity\ Fifo8k4to1\n--\ Compiling\ architecture\ STRUCTURE\ of\ Fifo8k4to1\n--\ Loading\ entity\ Fifo8k4to1_fifo_generator_v13_1_4\n\n {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IImag_QReal/y8_IImag_QReal_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IImag_QReal/y8_IImag_QReal_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity y8_IImag_QReal_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IImag_QReal_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_prim_width
-- Loading entity y8_IImag_QReal_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IImag_QReal_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_generic_cstr
-- Loading entity y8_IImag_QReal_blk_mem_gen_prim_width
-- Compiling entity y8_IImag_QReal_blk_mem_gen_top
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_top
-- Loading entity y8_IImag_QReal_blk_mem_gen_generic_cstr
-- Compiling entity y8_IImag_QReal_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_v8_3_6_synth
-- Loading entity y8_IImag_QReal_blk_mem_gen_top
-- Compiling entity y8_IImag_QReal_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_v8_3_6
-- Loading entity y8_IImag_QReal_blk_mem_gen_v8_3_6_synth
-- Compiling entity y8_IImag_QReal
-- Compiling architecture STRUCTURE of y8_IImag_QReal
-- Loading entity y8_IImag_QReal_blk_mem_gen_v8_3_6

} {} {}} C:/Semco/Vivado/Demods/STC_StandAlone/STC_StandAlone.srcs/sources_1/ip/dds_sin_cos/dds_sin_cos_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/STC_StandAlone/STC_StandAlone.srcs/sources_1/ip/dds_sin_cos/dds_sin_cos_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity dds_sin_cos_dds_compiler_v6_0_13
-- Compiling architecture STRUCTURE of dds_sin_cos_dds_compiler_v6_0_13
-- Compiling entity dds_sin_cos
-- Compiling architecture STRUCTURE of dds_sin_cos
-- Loading entity dds_sin_cos_dds_compiler_v6_0_13

} {} {}} C:/Semco/Vivado/Demods/stcDemod/TimingEstimateScan.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/TimingEstimateScan.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity TimingEstimateScan
-- Compiling architecture rtl of TimingEstimateScan

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/frameAlignment.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/frameAlignment.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module frameAlignment

Top level modules:
	frameAlignment

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem40x4/twoPortBlkMem40x4_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem40x4/twoPortBlkMem40x4_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortBlkMem40x4
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_generic_cstr
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_prim_width
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_prim_wrapper
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_top
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_v8_3_6
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_v8_3_6_synth
-- Compiling module glbl

Top level modules:
	twoPortBlkMem40x4
	glbl

} {} {}} C:/Semco/Vivado/Demods/stcDemod/DelayLineSlv.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/DelayLineSlv.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity DelayLineSlv
-- Compiling architecture rtl of DelayLineSlv

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/BurstDumpFIfo.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/BurstDumpFIfo.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity BurstDumpFifo
-- Compiling architecture rtl of BurstDumpFifo

} {} {}} C:/Semco/Vivado/Demods/vm_cordic_fast.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/vm_cordic_fast.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module vm_cordic_fast

Top level modules:
	vm_cordic_fast

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem32x18/twoPortDistMem32x18_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem32x18/twoPortDistMem32x18_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem32x18
-- Compiling module twoPortDistMem32x18_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem32x18_dpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem32x18
	glbl

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/cmag18.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/cmag18.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module cmag18

Top level modules:
	cmag18

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p0_i_c/p0_i_c_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p0_i_c/p0_i_c_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity p0_i_c_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_prim_wrapper_init
-- Compiling entity p0_i_c_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_prim_width
-- Loading entity p0_i_c_blk_mem_gen_prim_wrapper_init
-- Compiling entity p0_i_c_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_generic_cstr
-- Loading entity p0_i_c_blk_mem_gen_prim_width
-- Compiling entity p0_i_c_blk_mem_gen_top
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_top
-- Loading entity p0_i_c_blk_mem_gen_generic_cstr
-- Compiling entity p0_i_c_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_v8_3_6_synth
-- Loading entity p0_i_c_blk_mem_gen_top
-- Compiling entity p0_i_c_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_v8_3_6
-- Loading entity p0_i_c_blk_mem_gen_v8_3_6_synth
-- Compiling entity p0_i_c
-- Compiling architecture STRUCTURE of p0_i_c
-- Loading entity p0_i_c_blk_mem_gen_v8_3_6

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/RAM_2Reads_1WriteVerWrap.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/RAM_2Reads_1WriteVerWrap.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package fixed_pkg
-- Compiling entity RAM_2Reads_1WriteVerWrap
-- Compiling architecture rtl of RAM_2Reads_1WriteVerWrap

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/SinvLuts.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/SinvLuts.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity SinvLuts
-- Compiling architecture rtl of SinvLuts

} {} {}} C:/Semco/Vivado/Demods/stcDemod/testStcDemod.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/testStcDemod.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module test

Top level modules:
	test

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/mpy18x18/mpy18x18_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/mpy18x18/mpy18x18_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity mpy18x18_mult_gen_v12_0_12
-- Compiling architecture STRUCTURE of mpy18x18_mult_gen_v12_0_12
-- Compiling entity mpy18x18
-- Compiling architecture STRUCTURE of mpy18x18
-- Loading entity mpy18x18_mult_gen_v12_0_12

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/acsStage7Wide.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/acsStage7Wide.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage7Wide

Top level modules:
	acsStage7Wide

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/Brik1.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Brik1.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity Brik1
-- Compiling architecture rtl of Brik1

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/Brik2Scan.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Brik2Scan.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity Brik2Scan
-- Compiling architecture rtl of Brik2Scan

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem56x16/twoPortDistMem56x16_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem56x16/twoPortDistMem56x16_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem56x16
-- Compiling module twoPortDistMem56x16_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem56x16_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem56x16_sdpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem56x16
	glbl

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p1_i_c/p1_i_c_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p1_i_c/p1_i_c_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity p1_i_c_blk_mem_gen_prim_wrapper
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_prim_wrapper
-- Compiling entity p1_i_c_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_prim_width
-- Loading entity p1_i_c_blk_mem_gen_prim_wrapper
-- Compiling entity p1_i_c_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_generic_cstr
-- Loading entity p1_i_c_blk_mem_gen_prim_width
-- Compiling entity p1_i_c_blk_mem_gen_top
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_top
-- Loading entity p1_i_c_blk_mem_gen_generic_cstr
-- Compiling entity p1_i_c_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_v8_3_6_synth
-- Loading entity p1_i_c_blk_mem_gen_top
-- Compiling entity p1_i_c_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_v8_3_6
-- Loading entity p1_i_c_blk_mem_gen_v8_3_6_synth
-- Compiling entity p1_i_c
-- Compiling architecture STRUCTURE of p1_i_c
-- Loading entity p1_i_c_blk_mem_gen_v8_3_6

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/HalfPilotPhase.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/HalfPilotPhase.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity HalfPilotPhase
-- Compiling architecture rtl of HalfPilotPhase

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/testBenches/Brik1_Hw_tb.vhd} {1 {vcom -work work -2008 -explicit -check_synthesis -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/Brik1_Hw_tb.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity Brik1_Hw_tb
-- Compiling architecture rtl of Brik1_Hw_tb

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/DetectionFilter/DetectionFilter_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/DetectionFilter/DetectionFilter_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity DetectionFilter_fir_compiler_v7_2_8
-- Compiling architecture STRUCTURE of DetectionFilter_fir_compiler_v7_2_8
-- Compiling entity DetectionFilter
-- Compiling architecture STRUCTURE of DetectionFilter
-- Loading entity DetectionFilter_fir_compiler_v7_2_8

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem128x18/twoPortDistMem128x18_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem128x18/twoPortDistMem128x18_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem128x18
-- Compiling module twoPortDistMem128x18_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem128x18_dpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem128x18
	glbl

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/CmplxMult.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/CmplxMult.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity CmplxMult
-- Compiling architecture rtl of CmplxMult

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/trellisDetector.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/trellisDetector.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module trellisDetector

Top level modules:
	trellisDetector

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity xadc_wiz_0_drp_to_axi4stream
-- Compiling architecture STRUCTURE of xadc_wiz_0_drp_to_axi4stream
-- Compiling entity xadc_wiz_0_xadc_wiz_0_xadc_core_drp
-- Compiling architecture STRUCTURE of xadc_wiz_0_xadc_wiz_0_xadc_core_drp
-- Loading entity xadc_wiz_0_drp_to_axi4stream
-- Compiling entity xadc_wiz_0_xadc_wiz_0_axi_xadc
-- Compiling architecture STRUCTURE of xadc_wiz_0_xadc_wiz_0_axi_xadc
-- Loading entity xadc_wiz_0_xadc_wiz_0_xadc_core_drp
-- Compiling entity xadc_wiz_0
-- Compiling architecture STRUCTURE of xadc_wiz_0
-- Loading entity xadc_wiz_0_xadc_wiz_0_axi_xadc

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/PD_Fft_FIfo.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/PD_Fft_FIfo.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package VCOMPONENTS
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity PD_Fft_Fifo
-- Compiling architecture rtl of PD_Fft_Fifo

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/CmplxMult.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/CmplxMult.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity CmplxMult
-- Compiling architecture rtl of CmplxMult

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/cmagSquared18.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/cmagSquared18.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module cmagSquared18

Top level modules:
	cmagSquared18

} {} {}} C:/Semco/Vivado/coregen/IntBy5/IntBy5_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/coregen/IntBy5/IntBy5_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity IntBy5_fir_compiler_v7_2_8
-- Compiling architecture STRUCTURE of IntBy5_fir_compiler_v7_2_8
-- Compiling entity IntBy5
-- Compiling architecture STRUCTURE of IntBy5
-- Loading entity IntBy5_fir_compiler_v7_2_8

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/STC.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/STC.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity STC
-- Compiling architecture rtl of STC

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/acsStage6Wide.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/acsStage6Wide.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage6Wide

Top level modules:
	acsStage6Wide

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem48x8/twoPortBlkMem48x8_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem48x8/twoPortBlkMem48x8_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortBlkMem48x8
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_generic_cstr
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_prim_width
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_prim_wrapper
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_top
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_v8_3_6
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_v8_3_6_synth
-- Compiling module glbl

Top level modules:
	twoPortBlkMem48x8
	glbl

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/Decimate512By64.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Decimate512By64.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity Decimate512By64
-- Compiling architecture rtl of Decimate512By64
-- Compiling entity DecimateBy2
-- Compiling architecture rtl of DecimateBy2

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/SinvLuts.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/SinvLuts.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity SinvLuts
-- Compiling architecture rtl of SinvLuts

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/OverlapAddAbs.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/OverlapAddAbs.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity OverlapAddAbs
-- Compiling architecture rtl of OverlapAddAbs

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Brik1.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Brik1.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity Brik1
-- Compiling architecture rtl of Brik1

} {} {}} C:/Semco/Vivado/Demods/stcDemod/frameAlignment628.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/frameAlignment628.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module frameAlignment628

Top level modules:
	frameAlignment628

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/FireberdDrive.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/FireberdDrive.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Loading package VCOMPONENTS
-- Compiling entity FireberdDrive
-- Compiling architecture rtl of FireberdDrive

} {} {}} C:/Semco/Vivado/Demods/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/vio_0/vio_0_sim_netlist.vhdl {1 vcom\ -work\ work\ -2008\ -explicit\ -stats=none\ C:/Semco/Vivado/Demods/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/vio_0/vio_0_sim_netlist.vhdl\nModel\ Technology\ ModelSim\ PE\ vcom\ 10.5c\ Compiler\ 2016.07\ Jul\ 21\ 2016\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_decoder\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_decoder\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_in_one\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_in_one\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_out_one\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_out_one\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_0\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_2\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_3\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2_1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2_1\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized4\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized4\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized5\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized5\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized6\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized6\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized7\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized7\\\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_width\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_width\n--\ Compiling\ entity\ vio_0_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_out_all\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_out_all\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_out_one\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized6\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized7\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_0\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2_1\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_2\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_3\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized4\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized5\\\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_vio\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_vio\n--\ Loading\ entity\ vio_0_vio_v3_0_16_decoder\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_in_one\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_out_all\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_width\n--\ Loading\ entity\ vio_0_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ entity\ vio_0\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0\n--\ Loading\ entity\ vio_0_vio_v3_0_16_vio\n\n {} {}} C:/Semco/Vivado/Demods/stcMod/stcFramerLK.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/stcFramerLK.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stcFramerLK

Top level modules:
	stcFramerLK

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage6.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage6.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage6

Top level modules:
	acsStage6

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/ReadFilesFolder/ChannelEstimate.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/ReadFilesFolder/ChannelEstimate.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity ChannelEstimate
-- Compiling architecture rtl of ChannelEstimate

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/acsStage2.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/acsStage2.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage2

Top level modules:
	acsStage2

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x16/twoPortDistMem64x16_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x16/twoPortDistMem64x16_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem64x16
-- Compiling module twoPortDistMem64x16_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem64x16_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem64x16_sdpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem64x16
	glbl

} {} {}} C:/Semco/Vivado/Demods/stcDemod/ReadFilesFolder/RAM_2Reads_1Write.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/ReadFilesFolder/RAM_2Reads_1Write.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package fixed_pkg
-- Compiling entity RAM_2Reads_1Write
-- Compiling architecture rtl of RAM_2Reads_1Write

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/acsFifo.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/acsFifo.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsFifo

Top level modules:
	acsFifo

} {} {}} C:/Semco/Vivado/Demods/stcModTopLK.v {1 {vlog -work work +define+STC_MOD +incdir+C:/Semco/Vivado/Demods +define+SIMULATE -stats=none C:/Semco/Vivado/Demods/stcModTopLK.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stcModTopLK

Top level modules:
	stcModTopLK

} {} {}} C:/Semco/Vivado/Demods/cicInterpolate.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/cicInterpolate.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module cicInterpolate

Top level modules:
	cicInterpolate

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/fixed_pkg_2008.vhd} {2 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/fixed_pkg_2008.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package fixed_pkg
-- Loading package MATH_REAL
-- Loading package std_logic_textio
-- Compiling package body fixed_pkg
-- Loading package fixed_pkg
** Warning: C:/Semco/Vivado/Demods/Latest/stcDemod/fixed_pkg_2008.vhd(1283): (vcom-1246) Range 0 downto 1 is null.
** Warning: C:/Semco/Vivado/Demods/Latest/stcDemod/fixed_pkg_2008.vhd(1284): (vcom-1246) Range 0 downto 1 is null.
** Warning: C:/Semco/Vivado/Demods/Latest/stcDemod/fixed_pkg_2008.vhd(1285): (vcom-1246) Range 0 downto 1 is null.
** Warning: C:/Semco/Vivado/Demods/Latest/stcDemod/fixed_pkg_2008.vhd(6240): (vcom-1246) Range 2 to 1 is null.

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/acsStage5Wide.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/acsStage5Wide.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage5Wide

Top level modules:
	acsStage5Wide

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x18/twoPortDistMem64x18_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x18/twoPortDistMem64x18_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem64x18
-- Compiling module twoPortDistMem64x18_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem64x18_dpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem64x18
	glbl

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/acsFifo.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/acsFifo.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsFifo

Top level modules:
	acsFifo

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/PilotDetectSliding.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/PilotDetectSliding.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity PilotDetectSliding
-- Compiling architecture rtl of PilotDetectSliding

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/SinCosLut/SinCosLut_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/SinCosLut/SinCosLut_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity SinCosLut_dds_compiler_v6_0_13
-- Compiling architecture STRUCTURE of SinCosLut_dds_compiler_v6_0_13
-- Compiling entity SinCosLut
-- Compiling architecture STRUCTURE of SinCosLut
-- Loading entity SinCosLut_dds_compiler_v6_0_13

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage3.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage3.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage3

Top level modules:
	acsStage3

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/TrellisCheck.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/TrellisCheck.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity TrellisCheck
-- Compiling architecture rtl of TrellisCheck

} {} {}} C:/Semco/Vivado/Demods/stcDemod/PilotDetectSliding.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/PilotDetectSliding.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity PilotDetectSliding
-- Compiling architecture rtl of PilotDetectSliding

} {} {}} C:/Semco/Vivado/Demods/stcDemod.srcs/sources_1/ip/Vio2x18/Vio2x18_sim_netlist.vhdl {1 vcom\ -work\ work\ -2008\ -explicit\ -stats=none\ C:/Semco/Vivado/Demods/stcDemod.srcs/sources_1/ip/Vio2x18/Vio2x18_sim_netlist.vhdl\nModel\ Technology\ ModelSim\ PE\ vcom\ 10.5c\ Compiler\ 2016.07\ Jul\ 21\ 2016\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ Vio2x18_vio_v3_0_16_decoder\n--\ Compiling\ architecture\ STRUCTURE\ of\ Vio2x18_vio_v3_0_16_decoder\n--\ Compiling\ entity\ Vio2x18_vio_v3_0_16_probe_out_one\n--\ Compiling\ architecture\ STRUCTURE\ of\ Vio2x18_vio_v3_0_16_probe_out_one\n--\ Compiling\ entity\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Compiling\ entity\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized0_0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized0_0\\\n--\ Compiling\ entity\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Compiling\ entity\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ entity\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Compiling\ entity\ Vio2x18_vio_v3_0_16_probe_width\n--\ Compiling\ architecture\ STRUCTURE\ of\ Vio2x18_vio_v3_0_16_probe_width\n--\ Compiling\ entity\ Vio2x18_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ architecture\ STRUCTURE\ of\ Vio2x18_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ entity\ Vio2x18_vio_v3_0_16_probe_out_all\n--\ Compiling\ architecture\ STRUCTURE\ of\ Vio2x18_vio_v3_0_16_probe_out_all\n--\ Loading\ entity\ Vio2x18_vio_v3_0_16_probe_out_one\n--\ Loading\ entity\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Loading\ entity\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized0_0\\\n--\ Loading\ entity\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Loading\ entity\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Loading\ entity\ \\Vio2x18_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Compiling\ entity\ Vio2x18_vio_v3_0_16_vio\n--\ Compiling\ architecture\ STRUCTURE\ of\ Vio2x18_vio_v3_0_16_vio\n--\ Loading\ entity\ Vio2x18_vio_v3_0_16_decoder\n--\ Loading\ entity\ Vio2x18_vio_v3_0_16_probe_out_all\n--\ Loading\ entity\ Vio2x18_vio_v3_0_16_probe_width\n--\ Loading\ entity\ Vio2x18_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ entity\ Vio2x18\n--\ Compiling\ architecture\ STRUCTURE\ of\ Vio2x18\n--\ Loading\ entity\ Vio2x18_vio_v3_0_16_vio\n\n {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/cmag18.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/cmag18.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module cmag18

Top level modules:
	cmag18

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem128x18/twoPortDistMem128x18_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem128x18/twoPortDistMem128x18_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem128x18
-- Compiling module twoPortDistMem128x18_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem128x18_dpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem128x18
	glbl

} {} {}} C:/Semco/Vivado/Demods/stcDemodTop.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_DEMOD -stats=none C:/Semco/Vivado/Demods/stcDemodTop.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stcDemodTop

Top level modules:
	stcDemodTop

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcStandAlone/TrellisAlone/TrellisAlone.sim/sim_1/impl/func/trellisProcess_func_impl.vhd {1 vcom\ -work\ work\ -2008\ -explicit\ -stats=none\ C:/Semco/Vivado/DemodRepos/Latest/stcStandAlone/TrellisAlone/TrellisAlone.sim/sim_1/impl/func/trellisProcess_func_impl.vhd\nModel\ Technology\ ModelSim\ PE\ vcom\ 10.5c\ Compiler\ 2016.07\ Jul\ 21\ 2016\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ CmplxMultPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMultPostImpl\n--\ Compiling\ entity\ CmplxMult_10\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_10\n--\ Compiling\ entity\ CmplxMult_11\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_11\n--\ Compiling\ entity\ CmplxMult_12\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_12\n--\ Compiling\ entity\ CmplxMult_13\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_13\n--\ Compiling\ entity\ CmplxMult_14\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_14\n--\ Compiling\ entity\ CmplxMult_15\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_15\n--\ Compiling\ entity\ CmplxMult_16\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_16\n--\ Compiling\ entity\ CmplxMult_17\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_17\n--\ Compiling\ entity\ CmplxMult_3\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_3\n--\ Compiling\ entity\ CmplxMult_4\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_4\n--\ Compiling\ entity\ CmplxMult_5\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_5\n--\ Compiling\ entity\ CmplxMult_6\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_6\n--\ Compiling\ entity\ CmplxMult_7\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_7\n--\ Compiling\ entity\ CmplxMult_8\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_8\n--\ Compiling\ entity\ CmplxMult_9\n--\ Compiling\ architecture\ STRUCTURE\ of\ CmplxMult_9\n--\ Compiling\ entity\ RAM_2Reads_1WritePostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ RAM_2Reads_1WritePostImpl\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ acsFifoPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifoPostImpl\n--\ Compiling\ entity\ acsFifo_134\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_134\n--\ Compiling\ entity\ acsFifo_135\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_135\n--\ Compiling\ entity\ acsFifo_136\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_136\n--\ Compiling\ entity\ acsFifo_137\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_137\n--\ Compiling\ entity\ acsFifo_138\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_138\n--\ Compiling\ entity\ acsFifo_139\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_139\n--\ Compiling\ entity\ acsFifo_140\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_140\n--\ Compiling\ entity\ acsFifo_141\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_141\n--\ Compiling\ entity\ acsFifo_142\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_142\n--\ Compiling\ entity\ acsFifo_143\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_143\n--\ Compiling\ entity\ acsFifo_144\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_144\n--\ Compiling\ entity\ acsFifo_145\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_145\n--\ Compiling\ entity\ acsFifo_146\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_146\n--\ Compiling\ entity\ acsFifo_147\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_147\n--\ Compiling\ entity\ acsFifo_148\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsFifo_148\n--\ Compiling\ entity\ \\acsFifo__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_100\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_100\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_101\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_101\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_55\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_55\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_56\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_56\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_57\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_57\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_58\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_58\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_59\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_59\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_60\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_60\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_61\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_61\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_94\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_94\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_95\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_95\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_96\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_96\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_97\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_97\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_98\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_98\\\n--\ Compiling\ entity\ \\acsFifo__parameterized0_99\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized0_99\\\n--\ Compiling\ entity\ \\acsFifo__parameterized1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\acsFifo__parameterized1\\\n--\ Compiling\ entity\ interpolatorPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ interpolatorPostImpl\n--\ Compiling\ entity\ interpolator_0\n--\ Compiling\ architecture\ STRUCTURE\ of\ interpolator_0\n--\ Compiling\ entity\ interpolator_1\n--\ Compiling\ architecture\ STRUCTURE\ of\ interpolator_1\n--\ Compiling\ entity\ interpolator_2\n--\ Compiling\ architecture\ STRUCTURE\ of\ interpolator_2\n--\ Compiling\ entity\ mpy18x18PL1PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1PostImpl\n--\ Compiling\ entity\ mpy18x18PL1_103\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_103\n--\ Compiling\ entity\ mpy18x18PL1_104\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_104\n--\ Compiling\ entity\ mpy18x18PL1_106\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_106\n--\ Compiling\ entity\ mpy18x18PL1_107\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_107\n--\ Compiling\ entity\ mpy18x18PL1_109\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_109\n--\ Compiling\ entity\ mpy18x18PL1_110\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_110\n--\ Compiling\ entity\ mpy18x18PL1_112\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_112\n--\ Compiling\ entity\ mpy18x18PL1_113\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_113\n--\ Compiling\ entity\ mpy18x18PL1_115\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_115\n--\ Compiling\ entity\ mpy18x18PL1_116\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_116\n--\ Compiling\ entity\ mpy18x18PL1_118\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_118\n--\ Compiling\ entity\ mpy18x18PL1_119\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_119\n--\ Compiling\ entity\ mpy18x18PL1_121\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_121\n--\ Compiling\ entity\ mpy18x18PL1_122\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_122\n--\ Compiling\ entity\ mpy18x18PL1_124\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_124\n--\ Compiling\ entity\ mpy18x18PL1_125\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_125\n--\ Compiling\ entity\ mpy18x18PL1_150\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_150\n--\ Compiling\ entity\ mpy18x18PL1_151\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_151\n--\ Compiling\ entity\ mpy18x18PL1_153\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_153\n--\ Compiling\ entity\ mpy18x18PL1_154\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_154\n--\ Compiling\ entity\ mpy18x18PL1_156\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_156\n--\ Compiling\ entity\ mpy18x18PL1_157\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_157\n--\ Compiling\ entity\ mpy18x18PL1_159\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_159\n--\ Compiling\ entity\ mpy18x18PL1_160\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_160\n--\ Compiling\ entity\ mpy18x18PL1_162\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_162\n--\ Compiling\ entity\ mpy18x18PL1_163\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_163\n--\ Compiling\ entity\ mpy18x18PL1_165\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_165\n--\ Compiling\ entity\ mpy18x18PL1_166\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_166\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ mpy18x18PL1_168\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_168\n--\ Compiling\ entity\ mpy18x18PL1_169\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_169\n--\ Compiling\ entity\ mpy18x18PL1_171\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_171\n--\ Compiling\ entity\ mpy18x18PL1_172\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_172\n--\ Compiling\ entity\ mpy18x18PL1_178\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_178\n--\ Compiling\ entity\ mpy18x18PL1_179\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_179\n--\ Compiling\ entity\ mpy18x18PL1_181\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_181\n--\ Compiling\ entity\ mpy18x18PL1_182\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_182\n--\ Compiling\ entity\ mpy18x18PL1_184\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_184\n--\ Compiling\ entity\ mpy18x18PL1_185\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_185\n--\ Compiling\ entity\ mpy18x18PL1_187\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_187\n--\ Compiling\ entity\ mpy18x18PL1_188\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_188\n--\ Compiling\ entity\ mpy18x18PL1_192\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_192\n--\ Compiling\ entity\ mpy18x18PL1_193\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_193\n--\ Compiling\ entity\ mpy18x18PL1_195\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_195\n--\ Compiling\ entity\ mpy18x18PL1_196\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_196\n--\ Compiling\ entity\ mpy18x18PL1_199\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_199\n--\ Compiling\ entity\ mpy18x18PL1_200\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_200\n--\ Compiling\ entity\ mpy18x18PL1_203\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_203\n--\ Compiling\ entity\ mpy18x18PL1_204\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_204\n--\ Compiling\ entity\ mpy18x18PL1_25\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_25\n--\ Compiling\ entity\ mpy18x18PL1_27\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_27\n--\ Compiling\ entity\ mpy18x18PL1_28\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_28\n--\ Compiling\ entity\ mpy18x18PL1_30\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_30\n--\ Compiling\ entity\ mpy18x18PL1_31\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_31\n--\ Compiling\ entity\ mpy18x18PL1_33\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_33\n--\ Compiling\ entity\ mpy18x18PL1_34\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_34\n--\ Compiling\ entity\ mpy18x18PL1_36\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_36\n--\ Compiling\ entity\ mpy18x18PL1_37\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_37\n--\ Compiling\ entity\ mpy18x18PL1_39\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_39\n--\ Compiling\ entity\ mpy18x18PL1_40\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_40\n--\ Compiling\ entity\ mpy18x18PL1_42\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_42\n--\ Compiling\ entity\ mpy18x18PL1_43\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_43\n--\ Compiling\ entity\ mpy18x18PL1_45\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_45\n--\ Compiling\ entity\ mpy18x18PL1_46\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_46\n--\ Compiling\ entity\ mpy18x18PL1_63\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_63\n--\ Compiling\ entity\ mpy18x18PL1_64\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_64\n--\ Compiling\ entity\ mpy18x18PL1_66\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_66\n--\ Compiling\ entity\ mpy18x18PL1_67\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_67\n--\ Compiling\ entity\ mpy18x18PL1_69\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_69\n--\ Compiling\ entity\ mpy18x18PL1_70\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_70\n--\ Compiling\ entity\ mpy18x18PL1_72\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_72\n--\ Compiling\ entity\ mpy18x18PL1_73\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_73\n--\ Compiling\ entity\ mpy18x18PL1_75\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_75\n--\ Compiling\ entity\ mpy18x18PL1_76\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_76\n--\ Compiling\ entity\ mpy18x18PL1_78\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_78\n--\ Compiling\ entity\ mpy18x18PL1_79\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_79\n--\ Compiling\ entity\ mpy18x18PL1_81\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_81\n--\ Compiling\ entity\ mpy18x18PL1_82\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_82\n--\ Compiling\ entity\ mpy18x18PL1_84\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_84\n--\ Compiling\ entity\ mpy18x18PL1_85\n--\ Compiling\ architecture\ STRUCTURE\ of\ mpy18x18PL1_85\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_dpramPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD119\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD119\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD123\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD123\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD127\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD127\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD131\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD131\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD135\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD135\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD139\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD139\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD143\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD143\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD147\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD147\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD151\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD151\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD155\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD155\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD159\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD159\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD163\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD163\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD167\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD167\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD171\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD171\n--\ Compiling\ entity\ twoPortDistMem128x18_dpram_HD175\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dpram_HD175\n--\ Compiling\ entity\ twoPortDistMem32x18_dpramPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD13\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD13\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD17\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD17\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD21\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD21\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD25\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD25\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD29\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD29\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD33\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD33\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD37\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD37\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD41\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD41\n--\ Compiling\ entity\ twoPortDistMem32x18_dpram_HD45\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dpram_HD45\n--\ Compiling\ entity\ twoPortDistMem56x16_sdpramPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem56x16_sdpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x16_sdpramPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x16_sdpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_dpramPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD100\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD100\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD60\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD60\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD64\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD64\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD68\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD68\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD72\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD72\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD76\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD76\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD80\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD80\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD84\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD84\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD88\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD88\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD92\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD92\n--\ Compiling\ entity\ twoPortDistMem64x18_dpram_HD96\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dpram_HD96\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ entity\ RAM_2Reads_1WriteVerWrapPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ RAM_2Reads_1WriteVerWrapPostImpl\n--\ Loading\ entity\ RAM_2Reads_1WritePostImpl\n--\ Compiling\ entity\ cmagSquared18PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18PostImpl\n--\ Loading\ entity\ mpy18x18PL1PostImpl\n--\ Loading\ entity\ mpy18x18PL1_25\n--\ Compiling\ entity\ cmagSquared18_102\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_102\n--\ Loading\ entity\ mpy18x18PL1_103\n--\ Loading\ entity\ mpy18x18PL1_104\n--\ Compiling\ entity\ cmagSquared18_105\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_105\n--\ Loading\ entity\ mpy18x18PL1_106\n--\ Loading\ entity\ mpy18x18PL1_107\n--\ Compiling\ entity\ cmagSquared18_108\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_108\n--\ Loading\ entity\ mpy18x18PL1_109\n--\ Loading\ entity\ mpy18x18PL1_110\n--\ Compiling\ entity\ cmagSquared18_111\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_111\n--\ Loading\ entity\ mpy18x18PL1_112\n--\ Loading\ entity\ mpy18x18PL1_113\n--\ Compiling\ entity\ cmagSquared18_114\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_114\n--\ Loading\ entity\ mpy18x18PL1_115\n--\ Loading\ entity\ mpy18x18PL1_116\n--\ Compiling\ entity\ cmagSquared18_117\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_117\n--\ Loading\ entity\ mpy18x18PL1_118\n--\ Loading\ entity\ mpy18x18PL1_119\n--\ Compiling\ entity\ cmagSquared18_120\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_120\n--\ Loading\ entity\ mpy18x18PL1_121\n--\ Loading\ entity\ mpy18x18PL1_122\n--\ Compiling\ entity\ cmagSquared18_123\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_123\n--\ Loading\ entity\ mpy18x18PL1_124\n--\ Loading\ entity\ mpy18x18PL1_125\n--\ Compiling\ entity\ cmagSquared18_149\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_149\n--\ Loading\ entity\ mpy18x18PL1_150\n--\ Loading\ entity\ mpy18x18PL1_151\n--\ Compiling\ entity\ cmagSquared18_152\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_152\n--\ Loading\ entity\ mpy18x18PL1_153\n--\ Loading\ entity\ mpy18x18PL1_154\n--\ Compiling\ entity\ cmagSquared18_155\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_155\n--\ Loading\ entity\ mpy18x18PL1_156\n--\ Loading\ entity\ mpy18x18PL1_157\n--\ Compiling\ entity\ cmagSquared18_158\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_158\n--\ Loading\ entity\ mpy18x18PL1_159\n--\ Loading\ entity\ mpy18x18PL1_160\n--\ Compiling\ entity\ cmagSquared18_161\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_161\n--\ Loading\ entity\ mpy18x18PL1_162\n--\ Loading\ entity\ mpy18x18PL1_163\n--\ Compiling\ entity\ cmagSquared18_164\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_164\n--\ Loading\ entity\ mpy18x18PL1_165\n--\ Loading\ entity\ mpy18x18PL1_166\n--\ Compiling\ entity\ cmagSquared18_167\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_167\n--\ Loading\ entity\ mpy18x18PL1_168\n--\ Loading\ entity\ mpy18x18PL1_169\n--\ Compiling\ entity\ cmagSquared18_170\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_170\n--\ Loading\ entity\ mpy18x18PL1_171\n--\ Loading\ entity\ mpy18x18PL1_172\n--\ Compiling\ entity\ cmagSquared18_177\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_177\n--\ Loading\ entity\ mpy18x18PL1_178\n--\ Loading\ entity\ mpy18x18PL1_179\n--\ Compiling\ entity\ cmagSquared18_180\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_180\n--\ Loading\ entity\ mpy18x18PL1_181\n--\ Loading\ entity\ mpy18x18PL1_182\n--\ Compiling\ entity\ cmagSquared18_183\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_183\n--\ Loading\ entity\ mpy18x18PL1_184\n--\ Loading\ entity\ mpy18x18PL1_185\n--\ Compiling\ entity\ cmagSquared18_186\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_186\n--\ Loading\ entity\ mpy18x18PL1_187\n--\ Loading\ entity\ mpy18x18PL1_188\n--\ Compiling\ entity\ cmagSquared18_191\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_191\n--\ Loading\ entity\ mpy18x18PL1_192\n--\ Loading\ entity\ mpy18x18PL1_193\n--\ Compiling\ entity\ cmagSquared18_194\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_194\n--\ Loading\ entity\ mpy18x18PL1_195\n--\ Loading\ entity\ mpy18x18PL1_196\n--\ Compiling\ entity\ cmagSquared18_198\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_198\n--\ Loading\ entity\ mpy18x18PL1_199\n--\ Loading\ entity\ mpy18x18PL1_200\n--\ Compiling\ entity\ cmagSquared18_202\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_202\n--\ Loading\ entity\ mpy18x18PL1_203\n--\ Loading\ entity\ mpy18x18PL1_204\n--\ Compiling\ entity\ cmagSquared18_26\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_26\n--\ Loading\ entity\ mpy18x18PL1_27\n--\ Loading\ entity\ mpy18x18PL1_28\n--\ Compiling\ entity\ cmagSquared18_29\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_29\n--\ Loading\ entity\ mpy18x18PL1_30\n--\ Loading\ entity\ mpy18x18PL1_31\n--\ Compiling\ entity\ cmagSquared18_32\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_32\n--\ Loading\ entity\ mpy18x18PL1_33\n--\ Loading\ entity\ mpy18x18PL1_34\n--\ Compiling\ entity\ cmagSquared18_35\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_35\n--\ Loading\ entity\ mpy18x18PL1_36\n--\ Loading\ entity\ mpy18x18PL1_37\n--\ Compiling\ entity\ cmagSquared18_38\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_38\n--\ Loading\ entity\ mpy18x18PL1_39\n--\ Loading\ entity\ mpy18x18PL1_40\n--\ Compiling\ entity\ cmagSquared18_41\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_41\n--\ Loading\ entity\ mpy18x18PL1_42\n--\ Loading\ entity\ mpy18x18PL1_43\n--\ Compiling\ entity\ cmagSquared18_44\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_44\n--\ Loading\ entity\ mpy18x18PL1_45\n--\ Loading\ entity\ mpy18x18PL1_46\n--\ Compiling\ entity\ cmagSquared18_62\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_62\n--\ Loading\ entity\ mpy18x18PL1_63\n--\ Loading\ entity\ mpy18x18PL1_64\n--\ Compiling\ entity\ cmagSquared18_65\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_65\n--\ Loading\ entity\ mpy18x18PL1_66\n--\ Loading\ entity\ mpy18x18PL1_67\n--\ Compiling\ entity\ cmagSquared18_68\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_68\n--\ Loading\ entity\ mpy18x18PL1_69\n--\ Loading\ entity\ mpy18x18PL1_70\n--\ Compiling\ entity\ cmagSquared18_71\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_71\n--\ Loading\ entity\ mpy18x18PL1_72\n--\ Loading\ entity\ mpy18x18PL1_73\n--\ Compiling\ entity\ cmagSquared18_74\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_74\n--\ Loading\ entity\ mpy18x18PL1_75\n--\ Loading\ entity\ mpy18x18PL1_76\n--\ Compiling\ entity\ cmagSquared18_77\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_77\n--\ Loading\ entity\ mpy18x18PL1_78\n--\ Loading\ entity\ mpy18x18PL1_79\n--\ Compiling\ entity\ cmagSquared18_80\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_80\n--\ Loading\ entity\ mpy18x18PL1_81\n--\ Loading\ entity\ mpy18x18PL1_82\n--\ Compiling\ entity\ cmagSquared18_83\n--\ Compiling\ architecture\ STRUCTURE\ of\ cmagSquared18_83\n--\ Loading\ entity\ mpy18x18PL1_84\n--\ Loading\ entity\ mpy18x18PL1_85\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_prim_widthPostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_prim_widthPostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_prim_wrapperPostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Loading\ package\ vl_types\n--\ Loading\ entity\ twoPortDistMem128x18_dpram\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD118\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD118\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD119\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD122\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD122\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD123\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD126\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD126\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD127\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD130\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD130\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD131\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD134\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD134\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD135\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD138\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD138\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD139\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD142\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD142\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD143\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD146\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD146\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD147\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD150\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD150\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD151\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD154\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD154\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD155\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD158\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD158\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD159\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD162\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD162\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD163\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD166\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD166\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD167\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD170\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD170\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD171\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD174\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD174\n--\ Loading\ entity\ twoPortDistMem128x18_dpram_HD175\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Loading\ entity\ twoPortDistMem32x18_dpram\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD12\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD12\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD13\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD16\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD16\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD17\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD20\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD20\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD21\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD24\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD24\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD25\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD28\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD28\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD29\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD32\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD32\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD33\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD36\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD36\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD37\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD40\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD40\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD41\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD44\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD44\n--\ Loading\ entity\ twoPortDistMem32x18_dpram_HD45\n--\ Compiling\ entity\ twoPortDistMem56x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem56x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Loading\ entity\ twoPortDistMem56x16_sdpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Loading\ entity\ twoPortDistMem64x16_sdpramPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Loading\ entity\ twoPortDistMem64x18_dpram\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD59\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD59\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD60\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD63\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD63\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD64\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD67\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD67\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD68\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD71\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD71\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD72\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD75\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD75\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD76\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD79\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD79\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD80\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD83\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD83\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD84\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD87\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD87\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD88\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD91\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD91\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD92\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD95\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD95\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD96\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD99\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD99\n--\ Loading\ entity\ twoPortDistMem64x18_dpram_HD100\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_prim_widthPostImpl\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_prim_widthPostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_prim_wrapper_initPostImpl\n--\ Compiling\ entity\ acsOpPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOpPostImpl\n--\ Loading\ entity\ cmagSquared18_44\n--\ Compiling\ entity\ acsOp_126\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_126\n--\ Loading\ entity\ cmagSquared18_170\n--\ Compiling\ entity\ acsOp_127\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_127\n--\ Loading\ entity\ cmagSquared18_167\n--\ Compiling\ entity\ acsOp_128\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_128\n--\ Loading\ entity\ cmagSquared18_164\n--\ Compiling\ entity\ acsOp_129\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_129\n--\ Loading\ entity\ cmagSquared18_161\n--\ Compiling\ entity\ acsOp_130\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_130\n--\ Loading\ entity\ cmagSquared18_158\n--\ Compiling\ entity\ acsOp_131\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_131\n--\ Loading\ entity\ cmagSquared18_155\n--\ Compiling\ entity\ acsOp_132\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_132\n--\ Loading\ entity\ cmagSquared18_152\n--\ Compiling\ entity\ acsOp_133\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_133\n--\ Loading\ entity\ cmagSquared18_149\n--\ Compiling\ entity\ acsOp_173\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_173\n--\ Loading\ entity\ cmagSquared18_186\n--\ Compiling\ entity\ acsOp_174\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_174\n--\ Loading\ entity\ cmagSquared18_183\n--\ Compiling\ entity\ acsOp_175\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_175\n--\ Loading\ entity\ cmagSquared18_180\n--\ Compiling\ entity\ acsOp_176\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_176\n--\ Loading\ entity\ cmagSquared18_177\n--\ Compiling\ entity\ acsOp_18\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_18\n--\ Loading\ entity\ cmagSquared18_41\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ acsOp_189\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_189\n--\ Loading\ entity\ cmagSquared18_194\n--\ Compiling\ entity\ acsOp_19\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_19\n--\ Loading\ entity\ cmagSquared18_38\n--\ Compiling\ entity\ acsOp_190\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_190\n--\ Loading\ entity\ cmagSquared18_191\n--\ Compiling\ entity\ acsOp_197\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_197\n--\ Loading\ entity\ cmagSquared18_198\n--\ Compiling\ entity\ acsOp_20\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_20\n--\ Loading\ entity\ cmagSquared18_35\n--\ Compiling\ entity\ acsOp_201\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_201\n--\ Loading\ entity\ cmagSquared18_202\n--\ Compiling\ entity\ acsOp_21\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_21\n--\ Loading\ entity\ cmagSquared18_32\n--\ Compiling\ entity\ acsOp_22\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_22\n--\ Loading\ entity\ cmagSquared18_29\n--\ Compiling\ entity\ acsOp_23\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_23\n--\ Loading\ entity\ cmagSquared18_26\n--\ Compiling\ entity\ acsOp_24\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_24\n--\ Loading\ entity\ cmagSquared18PostImpl\n--\ Compiling\ entity\ acsOp_47\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_47\n--\ Loading\ entity\ cmagSquared18_83\n--\ Compiling\ entity\ acsOp_48\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_48\n--\ Loading\ entity\ cmagSquared18_80\n--\ Compiling\ entity\ acsOp_49\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_49\n--\ Loading\ entity\ cmagSquared18_77\n--\ Compiling\ entity\ acsOp_50\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_50\n--\ Loading\ entity\ cmagSquared18_74\n--\ Compiling\ entity\ acsOp_51\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_51\n--\ Loading\ entity\ cmagSquared18_71\n--\ Compiling\ entity\ acsOp_52\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_52\n--\ Loading\ entity\ cmagSquared18_68\n--\ Compiling\ entity\ acsOp_53\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_53\n--\ Loading\ entity\ cmagSquared18_65\n--\ Compiling\ entity\ acsOp_54\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_54\n--\ Loading\ entity\ cmagSquared18_62\n--\ Compiling\ entity\ acsOp_86\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_86\n--\ Loading\ entity\ cmagSquared18_123\n--\ Compiling\ entity\ acsOp_87\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_87\n--\ Loading\ entity\ cmagSquared18_120\n--\ Compiling\ entity\ acsOp_88\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_88\n--\ Loading\ entity\ cmagSquared18_117\n--\ Compiling\ entity\ acsOp_89\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_89\n--\ Loading\ entity\ cmagSquared18_114\n--\ Compiling\ entity\ acsOp_90\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_90\n--\ Loading\ entity\ cmagSquared18_111\n--\ Compiling\ entity\ acsOp_91\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_91\n--\ Loading\ entity\ cmagSquared18_108\n--\ Compiling\ entity\ acsOp_92\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_92\n--\ Loading\ entity\ cmagSquared18_105\n--\ Compiling\ entity\ acsOp_93\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsOp_93\n--\ Loading\ entity\ cmagSquared18_102\n--\ Compiling\ entity\ frameAlignmentPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ frameAlignmentPostImpl\n--\ Loading\ entity\ RAM_2Reads_1WriteVerWrapPostImpl\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_generic_cstrPostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_generic_cstrPostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11PostImpl\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD117\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD117\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD118\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD121\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD121\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD122\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD125\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD125\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD126\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD129\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD129\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD130\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD133\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD133\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD134\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD137\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD137\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD138\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD141\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD141\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD142\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD145\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD145\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD146\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD149\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD149\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD150\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD153\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD153\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD154\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD157\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD157\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD158\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD161\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD161\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD162\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD165\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD165\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD166\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD169\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD169\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD170\n--\ Compiling\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD173\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD173\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth_HD174\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11PostImpl\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD11\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD11\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD12\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD15\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD15\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD16\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD19\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD19\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD20\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD23\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD23\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD24\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD27\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD27\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD28\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD31\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD31\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD32\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD35\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD35\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD36\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD39\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD39\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD40\n--\ Compiling\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD43\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD43\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth_HD44\n--\ Compiling\ entity\ twoPortDistMem56x16_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem56x16_dist_mem_gen_v8_0_11PostImpl\n--\ Loading\ entity\ twoPortDistMem56x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x16_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x16_dist_mem_gen_v8_0_11PostImpl\n--\ Loading\ entity\ twoPortDistMem64x16_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11PostImpl\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synthPostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD58\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD58\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD59\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD62\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD62\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD63\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD66\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD66\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD67\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD70\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD70\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD71\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD74\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD74\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD75\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD78\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD78\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD79\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD82\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD82\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD83\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD86\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD86\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD87\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD90\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD90\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD91\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD94\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD94\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD95\n--\ Compiling\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD98\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD98\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth_HD99\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_generic_cstrPostImpl\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_generic_cstrPostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_prim_widthPostImpl\n--\ Compiling\ entity\ acsStage0PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage0PostImpl\n--\ Loading\ entity\ acsOp_201\n--\ Compiling\ entity\ acsStage1PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage1PostImpl\n--\ Loading\ entity\ acsOp_197\n--\ Compiling\ entity\ twoPortDistMem128x18PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18PostImpl\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ entity\ twoPortDistMem128x18_HD116\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD116\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD117\n--\ Compiling\ entity\ twoPortDistMem128x18_HD120\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD120\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD121\n--\ Compiling\ entity\ twoPortDistMem128x18_HD124\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD124\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD125\n--\ Compiling\ entity\ twoPortDistMem128x18_HD128\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD128\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD129\n--\ Compiling\ entity\ twoPortDistMem128x18_HD132\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD132\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD133\n--\ Compiling\ entity\ twoPortDistMem128x18_HD136\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD136\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD137\n--\ Compiling\ entity\ twoPortDistMem128x18_HD140\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD140\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD141\n--\ Compiling\ entity\ twoPortDistMem128x18_HD144\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD144\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD145\n--\ Compiling\ entity\ twoPortDistMem128x18_HD148\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD148\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD149\n--\ Compiling\ entity\ twoPortDistMem128x18_HD152\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD152\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD153\n--\ Compiling\ entity\ twoPortDistMem128x18_HD156\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD156\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD157\n--\ Compiling\ entity\ twoPortDistMem128x18_HD160\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD160\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD161\n--\ Compiling\ entity\ twoPortDistMem128x18_HD164\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD164\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD165\n--\ Compiling\ entity\ twoPortDistMem128x18_HD168\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD168\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD169\n--\ Compiling\ entity\ twoPortDistMem128x18_HD172\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem128x18_HD172\n--\ Loading\ entity\ twoPortDistMem128x18_dist_mem_gen_v8_0_11_HD173\n--\ Compiling\ entity\ twoPortDistMem32x18PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18PostImpl\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ entity\ twoPortDistMem32x18_HD10\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD10\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD11\n--\ Compiling\ entity\ twoPortDistMem32x18_HD14\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD14\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD15\n--\ Compiling\ entity\ twoPortDistMem32x18_HD18\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD18\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD19\n--\ Compiling\ entity\ twoPortDistMem32x18_HD22\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD22\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD23\n--\ Compiling\ entity\ twoPortDistMem32x18_HD26\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD26\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD27\n--\ Compiling\ entity\ twoPortDistMem32x18_HD30\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD30\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD31\n--\ Compiling\ entity\ twoPortDistMem32x18_HD34\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD34\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD35\n--\ Compiling\ entity\ twoPortDistMem32x18_HD38\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD38\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD39\n--\ Compiling\ entity\ twoPortDistMem32x18_HD42\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem32x18_HD42\n--\ Loading\ entity\ twoPortDistMem32x18_dist_mem_gen_v8_0_11_HD43\n--\ Compiling\ entity\ twoPortDistMem56x16PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem56x16PostImpl\n--\ Loading\ entity\ twoPortDistMem56x16_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ entity\ twoPortDistMem64x16PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x16PostImpl\n--\ Loading\ entity\ twoPortDistMem64x16_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18PostImpl\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11PostImpl\n--\ Compiling\ entity\ twoPortDistMem64x18_HD57\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD57\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD58\n--\ Compiling\ entity\ twoPortDistMem64x18_HD61\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD61\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD62\n--\ Compiling\ entity\ twoPortDistMem64x18_HD65\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD65\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD66\n--\ Compiling\ entity\ twoPortDistMem64x18_HD69\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD69\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD70\n--\ Compiling\ entity\ twoPortDistMem64x18_HD73\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD73\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD74\n--\ Compiling\ entity\ twoPortDistMem64x18_HD77\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD77\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD78\n--\ Compiling\ entity\ twoPortDistMem64x18_HD81\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD81\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD82\n--\ Compiling\ entity\ twoPortDistMem64x18_HD85\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD85\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD86\n--\ Compiling\ entity\ twoPortDistMem64x18_HD89\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD89\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD90\n--\ Compiling\ entity\ twoPortDistMem64x18_HD93\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD93\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD94\n--\ Compiling\ entity\ twoPortDistMem64x18_HD97\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortDistMem64x18_HD97\n--\ Loading\ entity\ twoPortDistMem64x18_dist_mem_gen_v8_0_11_HD98\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_topPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_topPostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_topPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_topPostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_topPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_topPostImpl\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_topPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_topPostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_generic_cstrPostImpl\n--\ Compiling\ entity\ acsStage2PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage2PostImpl\n--\ Loading\ entity\ acsOp_189\n--\ Loading\ entity\ acsOp_190\n--\ Loading\ entity\ twoPortDistMem32x18PostImpl\n--\ Loading\ entity\ twoPortDistMem32x18_HD10\n--\ Compiling\ entity\ acsStage3PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage3PostImpl\n--\ Loading\ entity\ acsOp_173\n--\ Loading\ entity\ acsOp_174\n--\ Loading\ entity\ acsOp_175\n--\ Loading\ entity\ acsOp_176\n--\ Loading\ entity\ twoPortDistMem64x18PostImpl\n--\ Loading\ entity\ twoPortDistMem64x18_HD57\n--\ Loading\ entity\ twoPortDistMem64x18_HD61\n--\ Loading\ entity\ twoPortDistMem64x18_HD65\n--\ Compiling\ entity\ acsStage4PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage4PostImpl\n--\ Loading\ entity\ acsOp_126\n--\ Loading\ entity\ acsOp_127\n--\ Loading\ entity\ acsOp_128\n--\ Loading\ entity\ acsOp_129\n--\ Loading\ entity\ acsOp_130\n--\ Loading\ entity\ acsOp_131\n--\ Loading\ entity\ acsOp_132\n--\ Loading\ entity\ acsOp_133\n--\ Loading\ entity\ twoPortDistMem128x18PostImpl\n--\ Loading\ entity\ twoPortDistMem128x18_HD116\n--\ Loading\ entity\ twoPortDistMem128x18_HD120\n--\ Loading\ entity\ twoPortDistMem128x18_HD124\n--\ Loading\ entity\ twoPortDistMem128x18_HD128\n--\ Loading\ entity\ twoPortDistMem128x18_HD132\n--\ Loading\ entity\ twoPortDistMem128x18_HD136\n--\ Loading\ entity\ twoPortDistMem128x18_HD140\n--\ Loading\ entity\ acsFifoPostImpl\n--\ Loading\ entity\ acsFifo_134\n--\ Loading\ entity\ acsFifo_135\n--\ Loading\ entity\ acsFifo_136\n--\ Loading\ entity\ acsFifo_137\n--\ Loading\ entity\ acsFifo_138\n--\ Loading\ entity\ acsFifo_139\n--\ Loading\ entity\ acsFifo_140\n--\ Loading\ entity\ acsFifo_141\n--\ Loading\ entity\ acsFifo_142\n--\ Loading\ entity\ acsFifo_143\n--\ Loading\ entity\ acsFifo_144\n--\ Loading\ entity\ acsFifo_145\n--\ Loading\ entity\ acsFifo_146\n--\ Loading\ entity\ acsFifo_147\n--\ Loading\ entity\ acsFifo_148\n--\ Loading\ entity\ twoPortDistMem64x16PostImpl\n--\ Compiling\ entity\ acsStage5WidePostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage5WidePostImpl\n--\ Loading\ entity\ acsOp_86\n--\ Loading\ entity\ acsOp_87\n--\ Loading\ entity\ acsOp_88\n--\ Loading\ entity\ acsOp_89\n--\ Loading\ entity\ acsOp_90\n--\ Loading\ entity\ acsOp_91\n--\ Loading\ entity\ acsOp_92\n--\ Loading\ entity\ acsOp_93\n--\ Loading\ entity\ twoPortDistMem128x18_HD144\n--\ Loading\ entity\ twoPortDistMem128x18_HD148\n--\ Loading\ entity\ twoPortDistMem128x18_HD152\n--\ Loading\ entity\ twoPortDistMem128x18_HD156\n--\ Loading\ entity\ twoPortDistMem128x18_HD160\n--\ Loading\ entity\ twoPortDistMem128x18_HD164\n--\ Loading\ entity\ twoPortDistMem128x18_HD168\n--\ Loading\ entity\ twoPortDistMem128x18_HD172\n--\ Loading\ entity\ \\acsFifo__parameterized0_94\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_95\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_96\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_97\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_98\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_99\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_100\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_101\\\n--\ Loading\ entity\ twoPortDistMem56x16PostImpl\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ DetectionFilterPostSynth_fir_compiler_v7_2_8\n--\ Compiling\ architecture\ STRUCTURE\ of\ DetectionFilterPostSynth_fir_compiler_v7_2_8\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_topPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_topPostImpl\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_topPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_topPostImpl\n--\ Compiling\ entity\ DetectionFilterPostSynth\n--\ Compiling\ architecture\ STRUCTURE\ of\ DetectionFilterPostSynth\n--\ Loading\ entity\ DetectionFilterPostSynth_fir_compiler_v7_2_8\n--\ Compiling\ entity\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6PostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6PostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6PostImpl\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD276\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD276\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD283\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD283\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD290\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD290\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD297\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD297\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD304\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD304\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD311\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD311\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD318\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD318\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD325\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD325\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD332\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD332\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD339\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD339\n--\ Compiling\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD346\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD346\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6PostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_synthPostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD188\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD188\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD195\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD195\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD202\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD202\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD209\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD209\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD216\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD216\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD223\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD223\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD230\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD230\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD237\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD237\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD244\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD244\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD251\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD251\n--\ Compiling\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD258\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD258\n--\ Compiling\ entity\ twoPortBlkMem40x4PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem40x4PostImpl\n--\ Loading\ entity\ twoPortBlkMem40x4_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ entity\ twoPortBlkMem48x8PostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ twoPortBlkMem48x8PostImpl\n--\ Loading\ entity\ twoPortBlkMem48x8_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ entity\ y8_IImag_QReal\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ entity\ y8_IImag_QReal_HD275\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD275\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD276\n--\ Compiling\ entity\ y8_IImag_QReal_HD282\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD282\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD283\n--\ Compiling\ entity\ y8_IImag_QReal_HD289\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD289\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD290\n--\ Compiling\ entity\ y8_IImag_QReal_HD296\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD296\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD297\n--\ Compiling\ entity\ y8_IImag_QReal_HD303\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD303\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD304\n--\ Compiling\ entity\ y8_IImag_QReal_HD310\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD310\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD311\n--\ Compiling\ entity\ y8_IImag_QReal_HD317\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD317\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD318\n--\ Compiling\ entity\ y8_IImag_QReal_HD324\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD324\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD325\n--\ Compiling\ entity\ y8_IImag_QReal_HD331\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD331\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD332\n--\ Compiling\ entity\ y8_IImag_QReal_HD338\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD338\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD339\n--\ Compiling\ entity\ y8_IImag_QReal_HD345\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IImag_QReal_HD345\n--\ Loading\ entity\ y8_IImag_QReal_blk_mem_gen_v8_3_6_HD346\n--\ Compiling\ entity\ y8_IReal_QImagPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImagPostImpl\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6PostImpl\n--\ Compiling\ entity\ y8_IReal_QImag_HD187\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD187\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD188\n--\ Compiling\ entity\ y8_IReal_QImag_HD194\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD194\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD195\n--\ Compiling\ entity\ y8_IReal_QImag_HD201\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD201\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD202\n--\ Compiling\ entity\ y8_IReal_QImag_HD208\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD208\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD209\n--\ Compiling\ entity\ y8_IReal_QImag_HD215\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD215\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD216\n--\ Compiling\ entity\ y8_IReal_QImag_HD222\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD222\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD223\n--\ Compiling\ entity\ y8_IReal_QImag_HD229\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD229\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD230\n--\ Compiling\ entity\ y8_IReal_QImag_HD236\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD236\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD237\n--\ Compiling\ entity\ y8_IReal_QImag_HD243\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD243\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD244\n--\ Compiling\ entity\ y8_IReal_QImag_HD250\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD250\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD251\n--\ Compiling\ entity\ y8_IReal_QImag_HD257\n--\ Compiling\ architecture\ STRUCTURE\ of\ y8_IReal_QImag_HD257\n--\ Loading\ entity\ y8_IReal_QImag_blk_mem_gen_v8_3_6_HD258\n--\ Compiling\ entity\ acsStage6WidePostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage6WidePostImpl\n--\ Loading\ entity\ acsOp_47\n--\ Loading\ entity\ acsOp_48\n--\ Loading\ entity\ acsOp_49\n--\ Loading\ entity\ acsOp_50\n--\ Loading\ entity\ acsOp_51\n--\ Loading\ entity\ acsOp_52\n--\ Loading\ entity\ acsOp_53\n--\ Loading\ entity\ acsOp_54\n--\ Loading\ entity\ twoPortDistMem64x18_HD69\n--\ Loading\ entity\ twoPortDistMem64x18_HD73\n--\ Loading\ entity\ twoPortDistMem64x18_HD77\n--\ Loading\ entity\ twoPortDistMem64x18_HD81\n--\ Loading\ entity\ twoPortDistMem64x18_HD85\n--\ Loading\ entity\ twoPortDistMem64x18_HD89\n--\ Loading\ entity\ twoPortDistMem64x18_HD93\n--\ Loading\ entity\ twoPortDistMem64x18_HD97\n--\ Loading\ entity\ \\acsFifo__parameterized0\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_55\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_56\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_57\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_58\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_59\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_60\\\n--\ Loading\ entity\ \\acsFifo__parameterized0_61\\\n--\ Loading\ entity\ twoPortBlkMem48x8PostImpl\n--\ Compiling\ entity\ acsStage7WidePostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ acsStage7WidePostImpl\n--\ Loading\ entity\ acsOpPostImpl\n--\ Loading\ entity\ acsOp_18\n--\ Loading\ entity\ acsOp_19\n--\ Loading\ entity\ acsOp_20\n--\ Loading\ entity\ acsOp_21\n--\ Loading\ entity\ acsOp_22\n--\ Loading\ entity\ acsOp_23\n--\ Loading\ entity\ acsOp_24\n--\ Loading\ entity\ twoPortDistMem32x18_HD14\n--\ Loading\ entity\ twoPortDistMem32x18_HD18\n--\ Loading\ entity\ twoPortDistMem32x18_HD22\n--\ Loading\ entity\ twoPortDistMem32x18_HD26\n--\ Loading\ entity\ twoPortDistMem32x18_HD30\n--\ Loading\ entity\ twoPortDistMem32x18_HD34\n--\ Loading\ entity\ twoPortDistMem32x18_HD38\n--\ Loading\ entity\ twoPortDistMem32x18_HD42\n--\ Loading\ package\ vl_types\n--\ Loading\ entity\ twoPortBlkMem40x4\n--\ Compiling\ entity\ stageSetupPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ stageSetupPostImpl\n--\ Loading\ entity\ CmplxMult_16\n--\ Loading\ entity\ CmplxMult_17\n--\ Loading\ entity\ y8_IReal_QImag\n--\ Loading\ entity\ y8_IImag_QReal\n--\ Compiling\ entity\ \\stageSetup__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized0\\\n--\ Loading\ entity\ CmplxMult_14\n--\ Loading\ entity\ CmplxMult_15\n--\ Loading\ entity\ y8_IReal_QImag_HD187\n--\ Loading\ entity\ y8_IImag_QReal_HD275\n--\ Loading\ entity\ y8_IImag_QReal_HD282\n--\ Loading\ entity\ y8_IReal_QImag_HD194\n--\ Compiling\ entity\ \\stageSetup__parameterized1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized1\\\n--\ Loading\ entity\ CmplxMult_12\n--\ Loading\ entity\ CmplxMult_13\n--\ Loading\ entity\ y8_IImag_QReal_HD289\n--\ Loading\ entity\ y8_IReal_QImag_HD201\n--\ Compiling\ entity\ \\stageSetup__parameterized2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized2\\\n--\ Loading\ entity\ CmplxMult_10\n--\ Loading\ entity\ CmplxMult_11\n--\ Loading\ entity\ y8_IImag_QReal_HD296\n--\ Loading\ entity\ y8_IReal_QImag_HD208\n--\ Loading\ entity\ y8_IReal_QImag_HD215\n--\ Loading\ entity\ y8_IImag_QReal_HD303\n--\ Compiling\ entity\ \\stageSetup__parameterized3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized3\\\n--\ Loading\ entity\ CmplxMult_8\n--\ Loading\ entity\ CmplxMult_9\n--\ Loading\ entity\ y8_IReal_QImag_HD222\n--\ Loading\ entity\ y8_IImag_QReal_HD310\n--\ Compiling\ entity\ \\stageSetup__parameterized4\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized4\\\n--\ Loading\ entity\ CmplxMult_6\n--\ Loading\ entity\ CmplxMult_7\n--\ Loading\ entity\ y8_IReal_QImag_HD229\n--\ Loading\ entity\ y8_IImag_QReal_HD317\n--\ Loading\ entity\ y8_IImag_QReal_HD324\n--\ Loading\ entity\ y8_IReal_QImag_HD236\n--\ Compiling\ entity\ \\stageSetup__parameterized5\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized5\\\n--\ Loading\ entity\ CmplxMult_4\n--\ Loading\ entity\ CmplxMult_5\n--\ Loading\ entity\ y8_IImag_QReal_HD331\n--\ Loading\ entity\ y8_IReal_QImag_HD243\n--\ Compiling\ entity\ \\stageSetup__parameterized6\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\stageSetup__parameterized6\\\n--\ Loading\ entity\ CmplxMultPostImpl\n--\ Loading\ entity\ CmplxMult_3\n--\ Loading\ entity\ y8_IImag_QReal_HD338\n--\ Loading\ entity\ y8_IReal_QImag_HD250\n--\ Loading\ entity\ y8_IReal_QImag_HD257\n--\ Loading\ entity\ y8_IImag_QReal_HD345\n--\ Compiling\ entity\ trellisDetectorPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ trellisDetectorPostImpl\n--\ Loading\ entity\ \\acsFifo__parameterized1\\\n--\ Loading\ entity\ acsStage0PostImpl\n--\ Loading\ entity\ acsStage1PostImpl\n--\ Loading\ entity\ acsStage2PostImpl\n--\ Loading\ entity\ acsStage3PostImpl\n--\ Loading\ entity\ acsStage4PostImpl\n--\ Loading\ entity\ acsStage5WidePostImpl\n--\ Loading\ entity\ acsStage6WidePostImpl\n--\ Loading\ entity\ acsStage7WidePostImpl\n--\ Loading\ entity\ stageSetupPostImpl\n--\ Loading\ entity\ \\stageSetup__parameterized0\\\n--\ Loading\ entity\ \\stageSetup__parameterized1\\\n--\ Loading\ entity\ \\stageSetup__parameterized2\\\n--\ Loading\ entity\ \\stageSetup__parameterized3\\\n--\ Loading\ entity\ \\stageSetup__parameterized4\\\n--\ Loading\ entity\ \\stageSetup__parameterized5\\\n--\ Loading\ entity\ \\stageSetup__parameterized6\\\n--\ Compiling\ entity\ trellisProcessPostImpl\n--\ Compiling\ architecture\ STRUCTURE\ of\ trellisProcessPostImpl\n--\ Loading\ entity\ interpolatorPostImpl\n--\ Loading\ entity\ interpolator_0\n--\ Loading\ entity\ interpolator_1\n--\ Loading\ entity\ interpolator_2\n--\ Loading\ entity\ DetectionFilterPostSynth\n--\ Loading\ entity\ frameAlignmentPostImpl\n--\ Loading\ entity\ trellisDetectorPostImpl\n\n {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IReal_QImag/y8_IReal_QImag_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IReal_QImag/y8_IReal_QImag_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity y8_IReal_QImag_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IReal_QImag_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_prim_width
-- Loading entity y8_IReal_QImag_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IReal_QImag_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_generic_cstr
-- Loading entity y8_IReal_QImag_blk_mem_gen_prim_width
-- Compiling entity y8_IReal_QImag_blk_mem_gen_top
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_top
-- Loading entity y8_IReal_QImag_blk_mem_gen_generic_cstr
-- Compiling entity y8_IReal_QImag_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_v8_3_6_synth
-- Loading entity y8_IReal_QImag_blk_mem_gen_top
-- Compiling entity y8_IReal_QImag_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_v8_3_6
-- Loading entity y8_IReal_QImag_blk_mem_gen_v8_3_6_synth
-- Compiling entity y8_IReal_QImag
-- Compiling architecture STRUCTURE of y8_IReal_QImag
-- Loading entity y8_IReal_QImag_blk_mem_gen_v8_3_6

} {} {}} C:/Semco/Vivado/Demods/stcDemod/testBenches/TE_ScanTB.vhd {1 {vcom -work work -2008 -explicit -stats=none {C:\Semco\Vivado\Demods\stcDemod\testBenches\TE_ScanTB.vhd}
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity TE_ScanTB
-- Compiling architecture rtl of TE_ScanTB

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage0.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage0.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage0

Top level modules:
	acsStage0

} {} {}} C:/Semco/Vivado/Demods/stcDemod/ReadFilesFolder/ComputeMetric.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/ReadFilesFolder/ComputeMetric.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity ComputeMetric
-- Compiling architecture rtl of ComputeMetric

} {} {}} C:/Semco/Vivado/Demods/stcMod.srcs/sources_1/ip/invSinc/invSinc_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcMod.srcs/sources_1/ip/invSinc/invSinc_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity invSinc_fir_compiler_v7_2_8
-- Compiling architecture STRUCTURE of invSinc_fir_compiler_v7_2_8
-- Compiling entity invSinc
-- Compiling architecture STRUCTURE of invSinc
-- Loading entity invSinc_fir_compiler_v7_2_8

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem40x4/twoPortBlkMem40x4_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem40x4/twoPortBlkMem40x4_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortBlkMem40x4
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_generic_cstr
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_prim_width
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_prim_wrapper
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_top
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_v8_3_6
-- Compiling module twoPortBlkMem40x4_blk_mem_gen_v8_3_6_synth
-- Compiling module glbl

Top level modules:
	twoPortBlkMem40x4
	glbl

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p0_r_c/p0_r_c_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p0_r_c/p0_r_c_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity p0_r_c_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_prim_wrapper_init
-- Compiling entity p0_r_c_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_prim_width
-- Loading entity p0_r_c_blk_mem_gen_prim_wrapper_init
-- Compiling entity p0_r_c_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_generic_cstr
-- Loading entity p0_r_c_blk_mem_gen_prim_width
-- Compiling entity p0_r_c_blk_mem_gen_top
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_top
-- Loading entity p0_r_c_blk_mem_gen_generic_cstr
-- Compiling entity p0_r_c_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_v8_3_6_synth
-- Loading entity p0_r_c_blk_mem_gen_top
-- Compiling entity p0_r_c_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of p0_r_c_blk_mem_gen_v8_3_6
-- Loading entity p0_r_c_blk_mem_gen_v8_3_6_synth
-- Compiling entity p0_r_c
-- Compiling architecture STRUCTURE of p0_r_c
-- Loading entity p0_r_c_blk_mem_gen_v8_3_6

} {} {}} C:/Semco/Vivado/Demods/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity xadc_wiz_0_drp_to_axi4stream
-- Compiling architecture STRUCTURE of xadc_wiz_0_drp_to_axi4stream
-- Compiling entity xadc_wiz_0_xadc_wiz_0_xadc_core_drp
-- Compiling architecture STRUCTURE of xadc_wiz_0_xadc_wiz_0_xadc_core_drp
-- Loading entity xadc_wiz_0_drp_to_axi4stream
-- Compiling entity xadc_wiz_0_xadc_wiz_0_axi_xadc
-- Compiling architecture STRUCTURE of xadc_wiz_0_xadc_wiz_0_axi_xadc
-- Loading entity xadc_wiz_0_xadc_wiz_0_xadc_core_drp
-- Compiling entity xadc_wiz_0
-- Compiling architecture STRUCTURE of xadc_wiz_0
-- Loading entity xadc_wiz_0_xadc_wiz_0_axi_xadc

} {} {}} C:/Semco/Vivado/Demods/bert/bert_correlator.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/bert/bert_correlator.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module bert_correlator

Top level modules:
	bert_correlator

} {} {}} C:/Semco/Vivado/Demods/stcMod/fmModRegs.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD +define+SIMULATE -stats=none C:/Semco/Vivado/Demods/stcMod/fmModRegs.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module fmModRegs

Top level modules:
	fmModRegs

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/acsStage2.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/acsStage2.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage2

Top level modules:
	acsStage2

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/TimingEstimate.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/TimingEstimate.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity TimingEstimate
-- Compiling architecture rtl of TimingEstimate

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IImag_QReal/y8_IImag_QReal_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IImag_QReal/y8_IImag_QReal_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity y8_IImag_QReal_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IImag_QReal_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_prim_width
-- Loading entity y8_IImag_QReal_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IImag_QReal_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_generic_cstr
-- Loading entity y8_IImag_QReal_blk_mem_gen_prim_width
-- Compiling entity y8_IImag_QReal_blk_mem_gen_top
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_top
-- Loading entity y8_IImag_QReal_blk_mem_gen_generic_cstr
-- Compiling entity y8_IImag_QReal_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_v8_3_6_synth
-- Loading entity y8_IImag_QReal_blk_mem_gen_top
-- Compiling entity y8_IImag_QReal_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_v8_3_6
-- Loading entity y8_IImag_QReal_blk_mem_gen_v8_3_6_synth
-- Compiling entity y8_IImag_QReal
-- Compiling architecture STRUCTURE of y8_IImag_QReal
-- Loading entity y8_IImag_QReal_blk_mem_gen_v8_3_6

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/stageSetup.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/stageSetup.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stageSetup

Top level modules:
	stageSetup

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem56x16/twoPortDistMem56x16_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem56x16/twoPortDistMem56x16_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem56x16
-- Compiling module twoPortDistMem56x16_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem56x16_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem56x16_sdpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem56x16
	glbl

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p1_r_c/p1_r_c_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p1_r_c/p1_r_c_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity p1_r_c_blk_mem_gen_prim_wrapper
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_prim_wrapper
-- Compiling entity p1_r_c_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_prim_width
-- Loading entity p1_r_c_blk_mem_gen_prim_wrapper
-- Compiling entity p1_r_c_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_generic_cstr
-- Loading entity p1_r_c_blk_mem_gen_prim_width
-- Compiling entity p1_r_c_blk_mem_gen_top
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_top
-- Loading entity p1_r_c_blk_mem_gen_generic_cstr
-- Compiling entity p1_r_c_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_v8_3_6_synth
-- Loading entity p1_r_c_blk_mem_gen_top
-- Compiling entity p1_r_c_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of p1_r_c_blk_mem_gen_v8_3_6
-- Loading entity p1_r_c_blk_mem_gen_v8_3_6_synth
-- Compiling entity p1_r_c
-- Compiling architecture STRUCTURE of p1_r_c
-- Loading entity p1_r_c_blk_mem_gen_v8_3_6

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/Ram512x50DP3/Ram512x50DP3_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/Ram512x50DP3/Ram512x50DP3_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Ram512x50DP3_blk_mem_gen_prim_wrapper
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_prim_wrapper
-- Compiling entity Ram512x50DP3_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_prim_width
-- Loading entity Ram512x50DP3_blk_mem_gen_prim_wrapper
-- Compiling entity Ram512x50DP3_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_generic_cstr
-- Loading entity Ram512x50DP3_blk_mem_gen_prim_width
-- Compiling entity Ram512x50DP3_blk_mem_gen_top
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_top
-- Loading entity Ram512x50DP3_blk_mem_gen_generic_cstr
-- Compiling entity Ram512x50DP3_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_v8_3_6_synth
-- Loading entity Ram512x50DP3_blk_mem_gen_top
-- Compiling entity Ram512x50DP3_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_v8_3_6
-- Loading entity Ram512x50DP3_blk_mem_gen_v8_3_6_synth
-- Compiling entity Ram512x50DP3
-- Compiling architecture STRUCTURE of Ram512x50DP3
-- Loading entity Ram512x50DP3_blk_mem_gen_v8_3_6

} {} {}} C:/Semco/Vivado/Demods/stcDemod/testBenches/OverlapAdd_tb.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/OverlapAdd_tb.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity OverlapAdd_tb
-- Compiling architecture rtl of OverlapAdd_tb

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/CmplxAbs.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/CmplxAbs.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity CmplxAbs
-- Compiling architecture rtl of CmplxAbs

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/ReadFilesFolder/ChannelEstimate.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/ReadFilesFolder/ChannelEstimate.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity ChannelEstimate
-- Compiling architecture rtl of ChannelEstimate

} {} {}} C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/fft_1k/sim/fft_1k.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/fft_1k/sim/fft_1k.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity fft_1k
-- Compiling architecture fft_1k_arch of fft_1k

} {} {}} C:/Semco/Vivado/Demods/stcDemod/trellisProcess.v {1 {vlog -work work +define+TD_OLD -stats=none C:/Semco/Vivado/Demods/stcDemod/trellisProcess.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module trellisProcess

Top level modules:
	trellisProcess

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/DFT.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/DFT.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity DFT
-- Compiling architecture rtl of DFT

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Decimate512By64.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Decimate512By64.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity Decimate512By64
-- Compiling architecture rtl of Decimate512By64
-- Compiling entity DecimateBy2
-- Compiling architecture rtl of DecimateBy2

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/trellisProcess.v {1 {vlog -work work +define+TD_OLD -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/trellisProcess.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module trellisProcess

Top level modules:
	trellisProcess

} {} {}} C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/mpy18x18/mpy18x18_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/mpy18x18/mpy18x18_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity mpy18x18_mult_gen_v12_0_12
-- Compiling architecture STRUCTURE of mpy18x18_mult_gen_v12_0_12
-- Compiling entity mpy18x18
-- Compiling architecture STRUCTURE of mpy18x18
-- Loading entity mpy18x18_mult_gen_v12_0_12

} {} {}} C:/Semco/Vivado/Demods/stcDemod/trellisProcess628.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/trellisProcess628.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module trellisProcess628

Top level modules:
	trellisProcess628

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem48x8/twoPortBlkMem48x8_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem48x8/twoPortBlkMem48x8_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortBlkMem48x8
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_generic_cstr
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_prim_width
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_prim_wrapper
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_top
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_v8_3_6
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_v8_3_6_synth
-- Compiling module glbl

Top level modules:
	twoPortBlkMem48x8
	glbl

} {} {}} C:/Semco/Vivado/Demods/stcDemod/HalfPilotPhase.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/HalfPilotPhase.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity HalfPilotPhase
-- Compiling architecture rtl of HalfPilotPhase

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/OverlapAddAbs.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/OverlapAddAbs.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity OverlapAddAbs
-- Compiling architecture rtl of OverlapAddAbs

} {} {}} C:/Semco/Vivado/Demods/stcDemod/ReadFilesFolder/ROM_2D.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/ReadFilesFolder/ROM_2D.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity ROM_2D
-- Compiling architecture rtl of ROM_2D

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsOp.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsOp.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsOp

Top level modules:
	acsOp

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/interpolator.v {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/interpolator.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module interpolator

Top level modules:
	interpolator

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem128x18/twoPortDistMem128x18_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem128x18/twoPortDistMem128x18_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem128x18
-- Compiling module twoPortDistMem128x18_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem128x18_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem128x18_dpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem128x18
	glbl

} {} {}} C:/Semco/Vivado/Demods/Latest/mpy18x18PL1.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/mpy18x18PL1.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module mpy18x18PL1

Top level modules:
	mpy18x18PL1

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/TrellisCheck.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/TrellisCheck.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity TrellisCheck
-- Compiling architecture rtl of TrellisCheck

} {} {}} C:/Semco/Vivado/Demods/stcMod/soqpskMod.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/soqpskMod.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module soqpskMod

Top level modules:
	soqpskMod

} {} {}} C:/Semco/Vivado/Demods/stcMod.srcs/sources_1/ip/soqpskFir/soqpskFir_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcMod.srcs/sources_1/ip/soqpskFir/soqpskFir_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity soqpskFir_fir_compiler_v7_2_8
-- Compiling architecture STRUCTURE of soqpskFir_fir_compiler_v7_2_8
-- Compiling entity soqpskFir
-- Compiling architecture STRUCTURE of soqpskFir
-- Loading entity soqpskFir_fir_compiler_v7_2_8

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/testBenches/Brik1_Hw_tb.vhd} {1 {vcom -work work -2008 -explicit -check_synthesis -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/Brik1_Hw_tb.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity Brik1_Hw_tb
-- Compiling architecture rtl of Brik1_Hw_tb

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/cmagSquared18.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/cmagSquared18.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module cmagSquared18

Top level modules:
	cmagSquared18

} {} {}} C:/Semco/Vivado/Demods/stcModTop.v {1 {vlog -work work +define+STC_MOD +incdir+C:/Semco/Vivado/Demods +define+SIMULATE -stats=none C:/Semco/Vivado/Demods/stcModTop.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stcModTop

Top level modules:
	stcModTop

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/ReadFilesFolder/ComputeMetric.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/ReadFilesFolder/ComputeMetric.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity ComputeMetric
-- Compiling architecture rtl of ComputeMetric

} {} {}} C:/Semco/Vivado/Demods/shift48To18.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/shift48To18.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module shift48to18

Top level modules:
	shift48to18

} {} {}} C:/Semco/Vivado/Demods/mpy18x18.v {2 {vlog -work work -stats=none C:/Semco/Vivado/Demods/mpy18x18.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module mpy18x18
** Warning: C:/Semco/Vivado/Demods/mpy18x18.v(3): (vlog-13233) Design unit "mpy18x18" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.

Top level modules:
	mpy18x18

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsFifo.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsFifo.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsFifo

Top level modules:
	acsFifo

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/acsStage7Wide.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/acsStage7Wide.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage7Wide

Top level modules:
	acsStage7Wide

} {} {}} C:/Semco/Vivado/Demods/stcMod/stcMod.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/stcMod.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module stcMod

Top level modules:
	stcMod

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/bert/bert_correlator.v {1 {vlog -work work -stats=none {C:\Semco\Vivado\DemodRepos\Latest\bert\bert_correlator.v}
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module bert_correlator

Top level modules:
	bert_correlator

} {} {}} C:/Semco/Vivado/Demods/stcMod/dualSoqpskMod.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/dualSoqpskMod.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module dualSoqpskMod

Top level modules:
	dualSoqpskMod

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/FrequencyEstimatorDFT.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/FrequencyEstimatorDFT.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity FrequencyEstimatorDFT
-- Compiling architecture rtl of FrequencyEstimatorDFT

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x16/twoPortDistMem64x16_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x16/twoPortDistMem64x16_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem64x16
-- Compiling module twoPortDistMem64x16_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem64x16_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem64x16_sdpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem64x16
	glbl

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/SinCosLut/SinCosLut_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/SinCosLut/SinCosLut_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity SinCosLut_dds_compiler_v6_0_13
-- Compiling architecture STRUCTURE of SinCosLut_dds_compiler_v6_0_13
-- Compiling entity SinCosLut
-- Compiling architecture STRUCTURE of SinCosLut
-- Loading entity SinCosLut_dds_compiler_v6_0_13

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/xadcConvert.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/xadcConvert.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity xadcConvert
-- Compiling architecture rtl of xadcConvert

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x18/twoPortDistMem64x18_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x18/twoPortDistMem64x18_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem64x18
-- Compiling module twoPortDistMem64x18_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem64x18_dpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem64x18
	glbl

} {} {}} C:/Semco/Vivado/Demods/stcDemod.srcs/sources_1/ip/tdFifo/tdFifo_sim_netlist.vhdl {1 vcom\ -work\ work\ -2008\ -explicit\ -stats=none\ C:/Semco/Vivado/Demods/stcDemod.srcs/sources_1/ip/tdFifo/tdFifo_sim_netlist.vhdl\nModel\ Technology\ ModelSim\ PE\ vcom\ 10.5c\ Compiler\ 2016.07\ Jul\ 21\ 2016\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ tdFifo_dmem\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_dmem\n--\ Compiling\ entity\ tdFifo_rd_bin_cntr\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_rd_bin_cntr\n--\ Compiling\ entity\ tdFifo_rd_fwft\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_rd_fwft\n--\ Compiling\ entity\ tdFifo_rd_status_flags_as\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_rd_status_flags_as\n--\ Compiling\ entity\ tdFifo_synchronizer_ff\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_synchronizer_ff\n--\ Compiling\ entity\ tdFifo_synchronizer_ff_0\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_synchronizer_ff_0\n--\ Compiling\ entity\ tdFifo_synchronizer_ff_1\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_synchronizer_ff_1\n--\ Compiling\ entity\ tdFifo_synchronizer_ff_2\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_synchronizer_ff_2\n--\ Compiling\ entity\ \\tdFifo_synchronizer_ff__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\tdFifo_synchronizer_ff__parameterized0\\\n--\ Compiling\ entity\ \\tdFifo_synchronizer_ff__parameterized0_3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\tdFifo_synchronizer_ff__parameterized0_3\\\n--\ Compiling\ entity\ \\tdFifo_synchronizer_ff__parameterized0_4\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\tdFifo_synchronizer_ff__parameterized0_4\\\n--\ Compiling\ entity\ \\tdFifo_synchronizer_ff__parameterized0_5\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\tdFifo_synchronizer_ff__parameterized0_5\\\n--\ Compiling\ entity\ tdFifo_wr_bin_cntr\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_wr_bin_cntr\n--\ Compiling\ entity\ tdFifo_wr_pf_as\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_wr_pf_as\n--\ Compiling\ entity\ tdFifo_wr_status_flags_as\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_wr_status_flags_as\n--\ Compiling\ entity\ tdFifo_clk_x_pntrs\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_clk_x_pntrs\n--\ Loading\ entity\ \\tdFifo_synchronizer_ff__parameterized0\\\n--\ Loading\ entity\ \\tdFifo_synchronizer_ff__parameterized0_3\\\n--\ Loading\ entity\ \\tdFifo_synchronizer_ff__parameterized0_4\\\n--\ Loading\ entity\ \\tdFifo_synchronizer_ff__parameterized0_5\\\n--\ Compiling\ entity\ tdFifo_memory\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_memory\n--\ Loading\ entity\ tdFifo_dmem\n--\ Compiling\ entity\ tdFifo_rd_logic\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_rd_logic\n--\ Loading\ entity\ tdFifo_rd_fwft\n--\ Loading\ entity\ tdFifo_rd_status_flags_as\n--\ Loading\ entity\ tdFifo_rd_bin_cntr\n--\ Compiling\ entity\ tdFifo_reset_blk_ramfifo\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_reset_blk_ramfifo\n--\ Loading\ entity\ tdFifo_synchronizer_ff\n--\ Loading\ entity\ tdFifo_synchronizer_ff_0\n--\ Loading\ entity\ tdFifo_synchronizer_ff_1\n--\ Loading\ entity\ tdFifo_synchronizer_ff_2\n--\ Compiling\ entity\ tdFifo_wr_logic\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_wr_logic\n--\ Loading\ entity\ tdFifo_wr_pf_as\n--\ Loading\ entity\ tdFifo_wr_status_flags_as\n--\ Loading\ entity\ tdFifo_wr_bin_cntr\n--\ Compiling\ entity\ tdFifo_fifo_generator_ramfifo\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_fifo_generator_ramfifo\n--\ Loading\ entity\ tdFifo_clk_x_pntrs\n--\ Loading\ entity\ tdFifo_rd_logic\n--\ Loading\ entity\ tdFifo_wr_logic\n--\ Loading\ entity\ tdFifo_memory\n--\ Loading\ entity\ tdFifo_reset_blk_ramfifo\n--\ Compiling\ entity\ tdFifo_fifo_generator_top\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_fifo_generator_top\n--\ Loading\ entity\ tdFifo_fifo_generator_ramfifo\n--\ Compiling\ entity\ tdFifo_fifo_generator_v13_1_4_synth\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_fifo_generator_v13_1_4_synth\n--\ Loading\ entity\ tdFifo_fifo_generator_top\n--\ Compiling\ entity\ tdFifo_fifo_generator_v13_1_4\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo_fifo_generator_v13_1_4\n--\ Loading\ entity\ tdFifo_fifo_generator_v13_1_4_synth\n--\ Compiling\ entity\ tdFifo\n--\ Compiling\ architecture\ STRUCTURE\ of\ tdFifo\n--\ Loading\ entity\ tdFifo_fifo_generator_v13_1_4\n\n {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage7.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage7.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage7

Top level modules:
	acsStage7

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/PD_Fft_FIfo.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/PD_Fft_FIfo.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package VCOMPONENTS
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity PD_Fft_Fifo
-- Compiling architecture rtl of PD_Fft_Fifo

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/PilotTemplates.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/PilotTemplates.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity PilotTemplates
-- Compiling architecture rtl of PilotTemplates

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/acsStage6Wide.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/acsStage6Wide.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage6Wide

Top level modules:
	acsStage6Wide

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/acsStage3.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/acsStage3.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage3

Top level modules:
	acsStage3

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage0and1.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage0and1.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage0and1

Top level modules:
	acsStage0and1

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/acsOp.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/acsOp.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsOp

Top level modules:
	acsOp

} {} {}} C:/Semco/Vivado/Demods/stcMod.srcs/sources_1/ip/dds6p0/dds6p0_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcMod.srcs/sources_1/ip/dds6p0/dds6p0_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity dds6p0_dds_compiler_v6_0_13
-- Compiling architecture STRUCTURE of dds6p0_dds_compiler_v6_0_13
-- Compiling entity dds6p0
-- Compiling architecture STRUCTURE of dds6p0
-- Loading entity dds6p0_dds_compiler_v6_0_13

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/PilotTemplates.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/PilotTemplates.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity PilotTemplates
-- Compiling architecture rtl of PilotTemplates

} {} {}} C:/Semco/Vivado/Demods/cmpy18.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/cmpy18.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module cmpy18

Top level modules:
	cmpy18

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/FrequencyEstimatorDFT.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/FrequencyEstimatorDFT.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity FrequencyEstimatorDFT
-- Compiling architecture rtl of FrequencyEstimatorDFT

} {} {}} C:/Semco/Vivado/Demods/stcMod/fmModInterpolate.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/fmModInterpolate.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module fmModInterpolate

Top level modules:
	fmModInterpolate

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem32x18/twoPortDistMem32x18_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem32x18/twoPortDistMem32x18_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem32x18
-- Compiling module twoPortDistMem32x18_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem32x18_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem32x18_dpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem32x18
	glbl

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage4.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage4.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage4

Top level modules:
	acsStage4

} {} {}} C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IImag_QReal/y8_IImag_QReal_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IImag_QReal/y8_IImag_QReal_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity y8_IImag_QReal_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IImag_QReal_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_prim_width
-- Loading entity y8_IImag_QReal_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IImag_QReal_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_generic_cstr
-- Loading entity y8_IImag_QReal_blk_mem_gen_prim_width
-- Compiling entity y8_IImag_QReal_blk_mem_gen_top
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_top
-- Loading entity y8_IImag_QReal_blk_mem_gen_generic_cstr
-- Compiling entity y8_IImag_QReal_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_v8_3_6_synth
-- Loading entity y8_IImag_QReal_blk_mem_gen_top
-- Compiling entity y8_IImag_QReal_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of y8_IImag_QReal_blk_mem_gen_v8_3_6
-- Loading entity y8_IImag_QReal_blk_mem_gen_v8_3_6_synth
-- Compiling entity y8_IImag_QReal
-- Compiling architecture STRUCTURE of y8_IImag_QReal
-- Loading entity y8_IImag_QReal_blk_mem_gen_v8_3_6

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/Brik2.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Brik2.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity Brik2
-- Compiling architecture rtl of Brik2

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/Clk_93_X2/Clk_93_X2_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/Clk_93_X2/Clk_93_X2_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Clk_93_X2_Clk_93_X2_clk_wiz
-- Compiling architecture STRUCTURE of Clk_93_X2_Clk_93_X2_clk_wiz
-- Compiling entity Clk_93_X2
-- Compiling architecture STRUCTURE of Clk_93_X2
-- Loading entity Clk_93_X2_Clk_93_X2_clk_wiz

} {} {}} C:/Semco/Vivado/Demods/stcDemod/RAM_2Reads_1WriteVerWrap.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/RAM_2Reads_1WriteVerWrap.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package fixed_pkg
-- Compiling entity RAM_2Reads_1WriteVerWrap
-- Compiling architecture rtl of RAM_2Reads_1WriteVerWrap

} {} {}} C:/Semco/Vivado/Demods/stcDemod/testBenches/ModDemod_Hw_tb.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/ModDemod_Hw_tb.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity Brik1_Hw_tb
-- Compiling architecture rtl of Brik1_Hw_tb

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/acsStage0.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/acsStage0.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage0

Top level modules:
	acsStage0

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IReal_QImag/y8_IReal_QImag_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/y8_IReal_QImag/y8_IReal_QImag_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity y8_IReal_QImag_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IReal_QImag_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_prim_width
-- Loading entity y8_IReal_QImag_blk_mem_gen_prim_wrapper_init
-- Compiling entity y8_IReal_QImag_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_generic_cstr
-- Loading entity y8_IReal_QImag_blk_mem_gen_prim_width
-- Compiling entity y8_IReal_QImag_blk_mem_gen_top
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_top
-- Loading entity y8_IReal_QImag_blk_mem_gen_generic_cstr
-- Compiling entity y8_IReal_QImag_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_v8_3_6_synth
-- Loading entity y8_IReal_QImag_blk_mem_gen_top
-- Compiling entity y8_IReal_QImag_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of y8_IReal_QImag_blk_mem_gen_v8_3_6
-- Loading entity y8_IReal_QImag_blk_mem_gen_v8_3_6_synth
-- Compiling entity y8_IReal_QImag
-- Compiling architecture STRUCTURE of y8_IReal_QImag
-- Loading entity y8_IReal_QImag_blk_mem_gen_v8_3_6

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p0_i_c/p0_i_c_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p0_i_c/p0_i_c_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity p0_i_c_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_prim_wrapper_init
-- Compiling entity p0_i_c_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_prim_width
-- Loading entity p0_i_c_blk_mem_gen_prim_wrapper_init
-- Compiling entity p0_i_c_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_generic_cstr
-- Loading entity p0_i_c_blk_mem_gen_prim_width
-- Compiling entity p0_i_c_blk_mem_gen_top
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_top
-- Loading entity p0_i_c_blk_mem_gen_generic_cstr
-- Compiling entity p0_i_c_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_v8_3_6_synth
-- Loading entity p0_i_c_blk_mem_gen_top
-- Compiling entity p0_i_c_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of p0_i_c_blk_mem_gen_v8_3_6
-- Loading entity p0_i_c_blk_mem_gen_v8_3_6_synth
-- Compiling entity p0_i_c
-- Compiling architecture STRUCTURE of p0_i_c
-- Loading entity p0_i_c_blk_mem_gen_v8_3_6

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/acsStage5Wide.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/acsStage5Wide.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage5Wide

Top level modules:
	acsStage5Wide

} {} {}} C:/Semco/Vivado/Demods/stcDemod.srcs/sources_1/ip/systemClock/systemClock_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod.srcs/sources_1/ip/systemClock/systemClock_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity systemClock_systemClock_clk_wiz
-- Compiling architecture STRUCTURE of systemClock_systemClock_clk_wiz
-- Compiling entity systemClock
-- Compiling architecture STRUCTURE of systemClock
-- Loading entity systemClock_systemClock_clk_wiz

} {} {}} C:/Semco/Vivado/Demods/stcDemod/trellisDetector628.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/trellisDetector628.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module trellisDetector628

Top level modules:
	trellisDetector628

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/Brik2.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Brik2.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity Brik2
-- Compiling architecture rtl of Brik2

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/stcDemod.srcs/sources_1/ip/Ram512x50DP3/Ram512x50DP3_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/Ram512x50DP3/Ram512x50DP3_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Ram512x50DP3_blk_mem_gen_prim_wrapper
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_prim_wrapper
-- Compiling entity Ram512x50DP3_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_prim_width
-- Loading entity Ram512x50DP3_blk_mem_gen_prim_wrapper
-- Compiling entity Ram512x50DP3_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_generic_cstr
-- Loading entity Ram512x50DP3_blk_mem_gen_prim_width
-- Compiling entity Ram512x50DP3_blk_mem_gen_top
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_top
-- Loading entity Ram512x50DP3_blk_mem_gen_generic_cstr
-- Compiling entity Ram512x50DP3_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_v8_3_6_synth
-- Loading entity Ram512x50DP3_blk_mem_gen_top
-- Compiling entity Ram512x50DP3_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of Ram512x50DP3_blk_mem_gen_v8_3_6
-- Loading entity Ram512x50DP3_blk_mem_gen_v8_3_6_synth
-- Compiling entity Ram512x50DP3
-- Compiling architecture STRUCTURE of Ram512x50DP3
-- Loading entity Ram512x50DP3_blk_mem_gen_v8_3_6

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/cmag18.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/cmag18.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module cmag18

Top level modules:
	cmag18

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p1_i_c/p1_i_c_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/p1_i_c/p1_i_c_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity p1_i_c_blk_mem_gen_prim_wrapper
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_prim_wrapper
-- Compiling entity p1_i_c_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_prim_width
-- Loading entity p1_i_c_blk_mem_gen_prim_wrapper
-- Compiling entity p1_i_c_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_generic_cstr
-- Loading entity p1_i_c_blk_mem_gen_prim_width
-- Compiling entity p1_i_c_blk_mem_gen_top
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_top
-- Loading entity p1_i_c_blk_mem_gen_generic_cstr
-- Compiling entity p1_i_c_blk_mem_gen_v8_3_6_synth
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_v8_3_6_synth
-- Loading entity p1_i_c_blk_mem_gen_top
-- Compiling entity p1_i_c_blk_mem_gen_v8_3_6
-- Compiling architecture STRUCTURE of p1_i_c_blk_mem_gen_v8_3_6
-- Loading entity p1_i_c_blk_mem_gen_v8_3_6_synth
-- Compiling entity p1_i_c
-- Compiling architecture STRUCTURE of p1_i_c
-- Loading entity p1_i_c_blk_mem_gen_v8_3_6

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/Semco_pkg.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Semco_pkg.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Compiling package Semco_pkg
-- Compiling package body Semco_pkg
-- Loading package Semco_pkg

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/acsStage1.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/acsStage1.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage1

Top level modules:
	acsStage1

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest\stcDemod/PilotSync.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/PilotSync.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity PilotSync
-- Compiling architecture rtl of PilotSync

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/BurstDumpFIfo.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/BurstDumpFIfo.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity BurstDumpFifo
-- Compiling architecture rtl of BurstDumpFifo

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/ReadFilesFolder/ROM_2D.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/ReadFilesFolder/ROM_2D.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity ROM_2D
-- Compiling architecture rtl of ROM_2D

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/frameAlignment.v {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/frameAlignment.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module frameAlignment

Top level modules:
	frameAlignment

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/acsStage3.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/acsStage3.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage3

Top level modules:
	acsStage3

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Brik2Scan.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Brik2Scan.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity Brik2Scan
-- Compiling architecture rtl of Brik2Scan

} {} {}} C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/vio_Estimates/vio_Estimates_sim_netlist.vhdl {1 vcom\ -work\ work\ -2008\ -explicit\ -stats=none\ C:/Semco/Vivado/Demods/stcDemod/Vivado/stcDemod.srcs/sources_1/ip/vio_Estimates/vio_Estimates_sim_netlist.vhdl\nModel\ Technology\ ModelSim\ PE\ vcom\ 10.5c\ Compiler\ 2016.07\ Jul\ 21\ 2016\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ vio_Estimates_vio_v3_0_16_decoder\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_Estimates_vio_v3_0_16_decoder\n--\ Compiling\ entity\ vio_Estimates_vio_v3_0_16_probe_out_one\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_Estimates_vio_v3_0_16_probe_out_one\n--\ Compiling\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Compiling\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_0\\\n--\ Compiling\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_1\\\n--\ Compiling\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_2\\\n--\ Compiling\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_3\\\n--\ Compiling\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Compiling\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ entity\ vio_Estimates_vio_v3_0_16_probe_width\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_Estimates_vio_v3_0_16_probe_width\n--\ Compiling\ entity\ vio_Estimates_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_Estimates_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ entity\ vio_Estimates_vio_v3_0_16_probe_out_all\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_Estimates_vio_v3_0_16_probe_out_all\n--\ Loading\ entity\ vio_Estimates_vio_v3_0_16_probe_out_one\n--\ Loading\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Loading\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_0\\\n--\ Loading\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_1\\\n--\ Loading\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Loading\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_2\\\n--\ Loading\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized0_3\\\n--\ Loading\ entity\ \\vio_Estimates_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ entity\ vio_Estimates_vio_v3_0_16_vio\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_Estimates_vio_v3_0_16_vio\n--\ Loading\ entity\ vio_Estimates_vio_v3_0_16_decoder\n--\ Loading\ entity\ vio_Estimates_vio_v3_0_16_probe_out_all\n--\ Loading\ entity\ vio_Estimates_vio_v3_0_16_probe_width\n--\ Loading\ entity\ vio_Estimates_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ entity\ vio_Estimates\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_Estimates\n--\ Loading\ entity\ vio_Estimates_vio_v3_0_16_vio\n\n {} {}} C:/Semco/Vivado/Demods/STC_StandAlone/STC_StandAlone.srcs/sources_1/ip/vio_0/vio_0_sim_netlist.vhdl {1 vcom\ -work\ work\ -2008\ -explicit\ -stats=none\ C:/Semco/Vivado/Demods/STC_StandAlone/STC_StandAlone.srcs/sources_1/ip/vio_0/vio_0_sim_netlist.vhdl\nModel\ Technology\ ModelSim\ PE\ vcom\ 10.5c\ Compiler\ 2016.07\ Jul\ 21\ 2016\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_decoder\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_decoder\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_in_one\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_in_one\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_out_one\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_out_one\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_0\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_2\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_3\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2_1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2_1\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized4\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized4\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized5\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized5\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized6\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized6\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized7\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized7\\\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_width\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_width\n--\ Compiling\ entity\ vio_0_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_out_all\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_out_all\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_out_one\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized6\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized7\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_0\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2_1\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_2\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_3\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized4\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized5\\\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_vio\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_vio\n--\ Loading\ entity\ vio_0_vio_v3_0_16_decoder\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_in_one\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_out_all\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_width\n--\ Loading\ entity\ vio_0_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ entity\ vio_0\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0\n--\ Loading\ entity\ vio_0_vio_v3_0_16_vio\n\n {} {}} {C:\Semco\Vivado\Demods\stcDemod/SinvLuts.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/SinvLuts.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity SinvLuts
-- Compiling architecture rtl of SinvLuts

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem48x8/twoPortBlkMem48x8_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortBlkMem48x8/twoPortBlkMem48x8_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortBlkMem48x8
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_generic_cstr
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_prim_width
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_prim_wrapper
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_top
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_v8_3_6
-- Compiling module twoPortBlkMem48x8_blk_mem_gen_v8_3_6_synth
-- Compiling module glbl

Top level modules:
	twoPortBlkMem48x8
	glbl

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/mpy18x18/mpy18x18_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/mpy18x18/mpy18x18_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity mpy18x18_mult_gen_v12_0_12
-- Compiling architecture STRUCTURE of mpy18x18_mult_gen_v12_0_12
-- Compiling entity mpy18x18
-- Compiling architecture STRUCTURE of mpy18x18
-- Loading entity mpy18x18_mult_gen_v12_0_12

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/vio_0/vio_0_sim_netlist.vhdl {1 vcom\ -work\ work\ -2008\ -explicit\ -stats=none\ C:/Semco/Vivado/DemodRepos/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/vio_0/vio_0_sim_netlist.vhdl\nModel\ Technology\ ModelSim\ PE\ vcom\ 10.5c\ Compiler\ 2016.07\ Jul\ 21\ 2016\n--\ Loading\ package\ STANDARD\n--\ Loading\ package\ TEXTIO\n--\ Loading\ package\ std_logic_1164\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_decoder\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_decoder\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_in_one\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_in_one\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_out_one\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_out_one\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_0\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_0\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_2\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_3\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2_1\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2_1\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized4\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized4\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized5\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized5\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized6\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized6\\\n--\ Compiling\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized7\\\n--\ Compiling\ architecture\ STRUCTURE\ of\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized7\\\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_width\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_width\n--\ Compiling\ entity\ vio_0_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_probe_out_all\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_probe_out_all\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_out_one\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized6\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized7\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized0\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_0\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized2_1\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized3\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_2\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized1_3\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized4\\\n--\ Loading\ entity\ \\vio_0_vio_v3_0_16_probe_out_one__parameterized5\\\n--\ Compiling\ entity\ vio_0_vio_v3_0_16_vio\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0_vio_v3_0_16_vio\n--\ Loading\ entity\ vio_0_vio_v3_0_16_decoder\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_in_one\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_out_all\n--\ Loading\ entity\ vio_0_vio_v3_0_16_probe_width\n--\ Loading\ entity\ vio_0_xsdbs_v1_0_2_xsdbs\n--\ Compiling\ entity\ vio_0\n--\ Compiling\ architecture\ STRUCTURE\ of\ vio_0\n--\ Loading\ entity\ vio_0_vio_v3_0_16_vio\n\n {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/OverlapAddAbs.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/OverlapAddAbs.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity OverlapAddAbs
-- Compiling architecture rtl of OverlapAddAbs

} {} {}} C:/Semco/Vivado/Demods/stcDemod/testBenches/PD_Hw_tb.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/PD_Hw_tb.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity PD_Hw_tb
-- Compiling architecture rtl of PD_Hw_tb

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/DetectionFilter/DetectionFilter_sim_netlist.vhdl} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/DetectionFilter/DetectionFilter_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity DetectionFilter_fir_compiler_v7_2_8
-- Compiling architecture STRUCTURE of DetectionFilter_fir_compiler_v7_2_8
-- Compiling entity DetectionFilter
-- Compiling architecture STRUCTURE of DetectionFilter
-- Loading entity DetectionFilter_fir_compiler_v7_2_8

} {} {}} C:/Semco/Vivado/Demods/variableGain.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/variableGain.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module variableGain

Top level modules:
	variableGain

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/HalfPilotPhase.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/HalfPilotPhase.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity HalfPilotPhase
-- Compiling architecture rtl of HalfPilotPhase

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/trellisDetector.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/trellisDetector.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module trellisDetector

Top level modules:
	trellisDetector

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/ReadFilesFolder/ROM_2D.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/ReadFilesFolder/ROM_2D.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity ROM_2D
-- Compiling architecture rtl of ROM_2D

} {} {}} C:/Semco/Vivado/WriteGoldRef.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/WriteGoldRef.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity WriteGoldRef
-- Compiling architecture rtl of WriteGoldRef

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/dds_sin_cos/dds_sin_cos_sim_netlist.vhdl {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcStandAlone/STC_StandAlone.srcs/sources_1/ip/dds_sin_cos/dds_sin_cos_sim_netlist.vhdl
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Compiling entity dds_sin_cos_dds_compiler_v6_0_13
-- Compiling architecture STRUCTURE of dds_sin_cos_dds_compiler_v6_0_13
-- Compiling entity dds_sin_cos
-- Compiling architecture STRUCTURE of dds_sin_cos
-- Loading entity dds_sin_cos_dds_compiler_v6_0_13

} {} {}} {C:\Semco\Vivado/Demods/Latest/stcDemod/acsStage0.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/acsStage0.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsStage0

Top level modules:
	acsStage0

} {} {}} {C:\Semco\Vivado/DemodRepos/Latest/stcDemod/acsOp.v} {1 {vlog -work work -stats=none {C:\Semco\Vivado\DemodRepos\Latest\stcDemod\acsOp.v}
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module acsOp

Top level modules:
	acsOp

} {} {}} C:/Semco/Vivado/Demods/stcMod/shift32to32.v {1 {vlog -work work +incdir+C:/Semco/Vivado/Demods +define+STC_MOD -stats=none C:/Semco/Vivado/Demods/stcMod/shift32to32.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module shift32to32

Top level modules:
	shift32to32

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x16/twoPortDistMem64x16_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x16/twoPortDistMem64x16_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem64x16
-- Compiling module twoPortDistMem64x16_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem64x16_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem64x16_sdpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem64x16
	glbl

} {} {}} C:/Semco/Vivado/Demods/Latest/stcDemod/interpolator.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/Latest/stcDemod/interpolator.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module interpolator

Top level modules:
	interpolator

} {} {}} C:/Semco/Vivado/Demods/flexbus.v {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/flexbus.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module flexbus

Top level modules:
	flexbus

} {} {}} C:/Semco/Vivado/DemodRepos/Latest/stcDemod/ReadFilesFolder/ComputeMetric.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/DemodRepos/Latest/stcDemod/ReadFilesFolder/ComputeMetric.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package fixed_pkg
-- Loading package MATH_REAL
-- Loading package Semco_pkg
-- Compiling entity ComputeMetric
-- Compiling architecture rtl of ComputeMetric

} {} {}} {C:\Semco\Vivado/Demods/stcDemod/testBenches/Brik1_tb.vhd} {1 {vcom -work work -2008 -explicit -stats=none C:/Semco/Vivado/Demods/stcDemod/testBenches/Brik1_tb.vhd
Model Technology ModelSim PE vcom 10.5c Compiler 2016.07 Jul 21 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package fixed_pkg
-- Loading package Semco_pkg
-- Compiling entity Brik1_tb
-- Compiling architecture rtl of Brik1_tb

} {} {}} {C:\Semco\Vivado\Demods\stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x18/twoPortDistMem64x18_sim_netlist.v} {1 {vlog -work work -stats=none C:/Semco/Vivado/Demods/stcDemod/Vivado/xc7k160t-IP-Vivado2015p1/twoPortDistMem64x18/twoPortDistMem64x18_sim_netlist.v
Model Technology ModelSim PE vlog 10.5c Compiler 2016.07 Jul 21 2016
-- Compiling module twoPortDistMem64x18
-- Compiling module twoPortDistMem64x18_dist_mem_gen_v8_0_11
-- Compiling module twoPortDistMem64x18_dist_mem_gen_v8_0_11_synth
-- Compiling module twoPortDistMem64x18_dpram
-- Compiling module glbl

Top level modules:
	twoPortDistMem64x18
	glbl

} {} {}}
