#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Sun Feb 22 12:06:31 2026
# Process ID         : 6760
# Current directory  : C:/Users/gkash/Verilog/ALU_GateLevel_8bit
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10008 C:\Users\gkash\Verilog\ALU_GateLevel_8bit\ALU_GateLevel_8bit.xpr
# Log file           : C:/Users/gkash/Verilog/ALU_GateLevel_8bit/vivado.log
# Journal file       : C:/Users/gkash/Verilog/ALU_GateLevel_8bit\vivado.jou
# Running On         : Ashwins_Zenbook
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 7 7735U with Radeon Graphics         
# CPU Frequency      : 2695 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16372 MB
# Swap memory        : 5637 MB
# Total Virtual      : 22009 MB
# Available Virtual  : 14730 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.xpr
update_compile_order -fileset sources_1
remove_files  {{C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/four_bit_full_adder_8/four_bit_full_adder.srcs/sources_1/new/FBFA_8.v}}
file delete -force {C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/four_bit_full_adder_8/four_bit_full_adder.srcs/sources_1/new/FBFA_8.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sim_1/new/tb_ALU_GL.v w ]
add_files -fileset sim_1 C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sim_1/new/tb_ALU_GL.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_ALU_GL_Top.tcl
save_wave_config {C:/Users/gkash/Verilog/ALU_GateLevel_8bit/tb_ALU_GL_Top_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/gkash/Verilog/ALU_GateLevel_8bit/tb_ALU_GL_Top_behav.wcfg
set_property xsim.view C:/Users/gkash/Verilog/ALU_GateLevel_8bit/tb_ALU_GL_Top_behav.wcfg [get_filesets sim_1]
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
write_schematic -format pdf -orientation landscape C:/Users/gkash/Verilog/ALU_GateLevel_8bit/schematic.pdf
write_schematic -format pdf -orientation portrait -force C:/Users/gkash/Verilog/ALU_GateLevel_8bit/schematic.pdf
write_schematic C:/Users/gkash/Verilog/ALU_GateLevel_8bit/schematic.sch
close_sim
close_project
open_project C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.xpr
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/gkash/Verilog/ALU_implementation_lab/ALU_implementation_lab.srcs/constrs_1/new/basys3.xdc
import_files -fileset constrs_1 C:/Users/gkash/Verilog/ALU_implementation_lab/ALU_implementation_lab.srcs/constrs_1/new/basys3.xdc
import_files -norecurse C:/Users/gkash/Downloads/Pera/RTL/Project/E20026_milestone2/img_rgb565.mem
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
close_hw_manager
close_design
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/gkash/Verilog/Sobel_stream/Sobel_stream.runs/impl_1/top_basys3_sobel_img.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
update_compile_order -fileset sources_1
