// Seed: 372945257
module module_0 (
    input wire id_0,
    input wand id_1
);
  supply1 id_3;
  assign module_1.id_3 = 0;
  assign id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output logic id_2,
    input wand id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    input supply0 id_7
);
  module_0 modCall_1 (
      id_7,
      id_5
  );
  always @({id_1 == id_1,
    id_0,
    1,
    1'h0
  } or posedge -1 == id_5)
  begin : LABEL_0
    id_2 <= -1;
    $clog2(24);
    ;
  end
  wire id_9;
  wire id_10;
  assign id_9 = id_7;
endmodule
