# Loading project mux_8x1
open
# wrong # args: should be "open fileName ?access? ?permissions?"
open project ../adder_4bits
# invalid access mode "../adder_4bits": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
open project ./home/usuario/Documentos/Circuitos/adder_4bits
# invalid access mode "./home/usuario/Documentos/Circuitos/adder_4bits": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
project open /home/usuario/Documentos/Circuitos/mux_2x1/mux_2x1
# reading /home/usuario/intelFPGA_pro/21.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project mux_2x1
# reading /home/usuario/intelFPGA_pro/21.1/modelsim_ase/linuxaloem/../modelsim.ini
open project mux_2x1.mpf
# illegal access mode "mux_2x1.mpf"
open project ../adder_4bits/adder_4bits
# invalid access mode "../adder_4bits/adder_4bits": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
open project ../adder_4bits/adder_4bits.mpf
# invalid access mode "../adder_4bits/adder_4bits.mpf": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
open project ../adder_4bits/
# invalid access mode "../adder_4bits/": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
open project ../adder_4bits
# invalid access mode "../adder_4bits": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
open project ./mux_2x1.vhd
# invalid access mode "./mux_2x1.vhd": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
open project ./mux_2x1
# invalid access mode "./mux_2x1": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
open project /home/usuario/Documentos/Circuitos
# invalid access mode "/home/usuario/Documentos/Circuitos": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
open project /home/usuario/Documentos/Circuitos/adder_4bits/adder_4bits
# invalid access mode "/home/usuario/Documentos/Circuitos/adder_4bits/adder_4bits": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
open project /home/usuario/Documentos/Circuitos/adder_4bits
# invalid access mode "/home/usuario/Documentos/Circuitos/adder_4bits": must be RDONLY, WRONLY, RDWR, APPEND, BINARY, CREAT, EXCL, NOCTTY, NONBLOCK, or TRUNC
sudo open project /home/usuario/Documentos/Circuitos/adder_4bits
# xdg-open: unexpected argument '/home/usuario/Documentos/Circuitos/adder_4bits'
# Try 'xdg-open --help' for more information.
sudo open project /home/usuario/Documentos/Circuitos/adder_4bits/adder_4bits.mpf
# xdg-open: unexpected argument '/home/usuario/Documentos/Circuitos/adder_4bits/adder_4bits.mpf'
# Try 'xdg-open --help' for more information.
# Loading project ff_d
# reading /home/usuario/intelFPGA_pro/21.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project mux_8x1
# Compile of mux_8x1.vhd was successful.
# Compile of mux_2x1.vhd was successful.
# Compile of mux_4x1.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.mux_8x1
# vsim work.mux_8x1 
# Start time: 10:50:59 on Sep 27,2023
# Loading std.standard
# Loading work.mux_8x1(structural)
# Loading work.mux_4x1(structural)
# Loading work.mux_2x1(structural)
add wave  \
sim:/mux_8x1/a
add wave -position end  sim:/mux_8x1/sel
add wave -position end  sim:/mux_8x1/s
force -freeze sim:/mux_8x1/a 10011100 0
wave create -driver freeze -pattern counter -startvalue 000 -endvalue 111 -type Range -direction Up -period 50ps -step 1 -repeat forever -range 2 0 -starttime 0ps -endtime 1000ps sim:/mux_8x1/sel
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/usuario/Documentos/Circuitos/mux_8x1/wave.do
wave editwrite -file /home/usuario/Documentos/Circuitos/mux_8x1/wave.do -append
quit -sim
# End time: 10:58:01 on Sep 27,2023, Elapsed time: 0:07:02
# Errors: 0, Warnings: 2
# reading /home/usuario/intelFPGA_pro/21.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project fabrica
# reading /home/usuario/intelFPGA_pro/21.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project fabrica
# Compile of fabrica.vhd was successful.
vsim work.fabrica
# vsim work.fabrica 
# Start time: 11:04:06 on Sep 27,2023
# Loading std.standard
# Loading work.fabrica(arch)
add wave sim:/fabrica/*
force -freeze sim:/fabrica/e 0 0, 1 {40 ps} -r 80
force -freeze sim:/fabrica/e 1 0, 0 {80 ps} -r 160
force -freeze sim:/fabrica/m 1 0, 0 {40 ps} -r 80
force -freeze sim:/fabrica/p 1 0, 0 {20 ps} -r 40
force -freeze sim:/fabrica/f 1 0, 0 {10 ps} -r 20
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/usuario/Documentos/Circuitos/fabrica/wave.do
quit -sim
# End time: 11:07:43 on Sep 27,2023, Elapsed time: 0:03:37
# Errors: 0, Warnings: 7
# reading /home/usuario/intelFPGA_pro/21.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project more_less
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd failed with 11 errors.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd was successful.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd was successful.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd failed with 1 errors.
# Compile of more_less.vhd was successful.
vsim work.more_less
# vsim work.more_less 
# Start time: 11:26:17 on Sep 27,2023
# Loading std.standard
# Loading work.more_less(arch)
add wave  \
sim:/more_less/s
wave create -driver freeze -pattern counter -startvalue 0000 -endvalue 1111 -type Range -direction Up -period 50ps -step 1 -repeat forever -range 3 0 -starttime 0ps -endtime 1000ps sim:/more_less/a
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
run
# Compile of more_less.vhd was successful.
vsim work.more_less
# End time: 11:27:34 on Sep 27,2023, Elapsed time: 0:01:17
# Errors: 0, Warnings: 21
# vsim work.more_less 
# Start time: 11:27:34 on Sep 27,2023
# Loading std.standard
# Loading work.more_less(arch)
wave create -driver freeze -pattern counter -startvalue 0000 -endvalue 1111 -type Range -direction Up -period 50ps -step 1 -repeat forever -range 3 0 -starttime 0ps -endtime 1000ps sim:/more_less/a
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
add wave -position end  sim:/more_less/s
run
# Compile of more_less.vhd was successful.
vsim work.more_less
# End time: 11:28:24 on Sep 27,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
# vsim work.more_less 
# Start time: 11:28:24 on Sep 27,2023
# Loading std.standard
# Loading work.more_less(arch)
wave create -driver freeze -pattern counter -startvalue 0000 -endvalue 1111 -type Range -direction Up -period 50ps -step 1 -repeat forever -range 3 0 -starttime 0ps -endtime 1000ps sim:/more_less/a
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# more_less
add wave -position end  sim:/more_less/s
run
run
# Compile of more_less.vhd was successful.
vsim work.more_less
# End time: 11:29:44 on Sep 27,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 2
# vsim work.more_less 
# Start time: 11:29:44 on Sep 27,2023
# Loading std.standard
# Loading work.more_less(arch)
wave create -driver freeze -pattern counter -startvalue 0000 -endvalue 1111 -type Range -direction Up -period 50ps -step 1 -repeat forever -range 3 0 -starttime 0ps -endtime 1000ps sim:/more_less/a
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# more_less
add wave -position end  sim:/more_less/a
add wave -position end  sim:/more_less/s
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/usuario/Documentos/Circuitos/more_less/wave.do
wave editwrite -file /home/usuario/Documentos/Circuitos/more_less/wave.do -append
quit -sim
# End time: 11:30:53 on Sep 27,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 1
# Warning: Cannot write compile report file: /home/usuario/Documentos/Circuitos/more_less/more_less.cr.mti
# reading /home/usuario/intelFPGA_pro/21.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project carro
# Compile of carro.vhd was successful.
vsim work.carro
# vsim work.carro 
# Start time: 11:44:10 on Sep 27,2023
# Loading std.standard
# Loading work.carro(arch)
add wave sim:/carro/*
force -freeze sim:/carro/c 0 0, 1 {40 ps} -r 80
force -freeze sim:/carro/i 0 0, 1 {20 ps} -r 40
force -freeze sim:/carro/d 0 0, 1 {10 ps} -r 20
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/usuario/Documentos/Circuitos/1_lista_exercicios/carro/wave.do
quit -sim
# End time: 11:46:02 on Sep 27,2023, Elapsed time: 0:01:52
# Errors: 0, Warnings: 5
# reading /home/usuario/intelFPGA_pro/21.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project jurados
# Compile of sum_binary_vector.vhd failed with 1 errors.
# Compile of sum_binary_vector.vhd failed with 1 errors.
# Compile of sum_binary_vector.vhd failed with 1 errors.
# Compile of jurados.vhd failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of sum_binary_vector.vhd failed with 1 errors.
# Compile of sum_binary_vector.vhd failed with 1 errors.
# Compile of sum_binary_vector.vhd failed with 1 errors.
# Compile of sum_binary_vector.vhd was successful.
vsim work.sum_binary_vector
# vsim work.sum_binary_vector 
# Start time: 13:39:20 on Sep 27,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sum_binary_vector(arch)
add wave sim:/sum_binary_vector/*
force -freeze sim:/sum_binary_vector/vector 001 0
# Value length (3) does not equal array index length (4).
# ** UI-Msg: (vsim-4011) Invalid force value: 001 0.
# 
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sum_binary_vector
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sum_binary_vector
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sum_binary_vector
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sum_binary_vector
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sum_binary_vector
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sum_binary_vector
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sum_binary_vector
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sum_binary_vector
force -freeze sim:/sum_binary_vector/vector 011 0
# Value length (3) does not equal array index length (4).
# ** UI-Msg: (vsim-4011) Invalid force value: 011 0.
# 
run
# Compile of sum_binary_vector.vhd failed with 2 errors.
# A bookmark named "bookmark2" has been added for window "Source1"
# Compile of sum_binary_vector.vhd failed with 2 errors.
# Compile of sum_binary_vector.vhd was successful.
# Compile of sum_binary_vector.vhd failed with 2 errors.
# Compile of sum_binary_vector.vhd failed with 2 errors.
# Compile of sum_binary_vector.vhd failed with 2 errors.
# Compile of sum_binary_vector.vhd failed with 2 errors.
# Compile of sum_binary_vector.vhd was successful.
# Compile of sum_binary_vector.vhd failed with 3 errors.
# End time: 14:53:27 on Sep 27,2023, Elapsed time: 1:14:07
# Errors: 0, Warnings: 31
