{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603050234374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603050234375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 16:43:54 2020 " "Processing started: Sun Oct 18 16:43:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603050234375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050234375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Geral -c Geral " "Command: quartus_map --read_settings_files=on --write_settings_files=off Geral -c Geral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050234375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603050234990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603050234990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtratorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtratorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtratorGenerico-comportamento " "Found design unit 1: subtratorGenerico-comportamento" {  } { { "subtratorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/subtratorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245909 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtratorGenerico " "Found entity 1: subtratorGenerico" {  } { { "subtratorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/subtratorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245911 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Geral-comportamento " "Found design unit 1: Geral-comportamento" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245912 ""} { "Info" "ISGN_ENTITY_NAME" "1 Geral " "Found entity 1: Geral" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula1ativ1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula1ativ1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula1Ativ1-comportamento " "Found design unit 1: aula1Ativ1-comportamento" {  } { { "aula1Ativ1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula1Ativ1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245914 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula1Ativ1 " "Found entity 1: aula1Ativ1" {  } { { "aula1Ativ1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula1Ativ1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245914 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Memoria.vhd " "Can't analyze file -- file ../Memoria.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603050245917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245919 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula1ativ2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula1ativ2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula1Ativ2-comportamento " "Found design unit 1: aula1Ativ2-comportamento" {  } { { "aula1Ativ2.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula1Ativ2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245920 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula1Ativ2 " "Found entity 1: aula1Ativ2" {  } { { "aula1Ativ2.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula1Ativ2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2ativ1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2ativ1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2Ativ1-comportamento " "Found design unit 1: aula2Ativ1-comportamento" {  } { { "aula2Ativ1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula2Ativ1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245922 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2Ativ1 " "Found entity 1: aula2Ativ1" {  } { { "aula2Ativ1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula2Ativ1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245924 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245926 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245928 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245928 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegReg-comportamento " "Found design unit 1: bancoRegistradoresArqRegReg-comportamento" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/bancoRegistradoresArqRegReg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245931 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegReg " "Found entity 1: bancoRegistradoresArqRegReg" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/bancoRegistradoresArqRegReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245933 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arch_name " "Found design unit 1: processador-arch_name" {  } { { "processador.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245936 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_Controle-arch_name " "Found design unit 1: Unidade_Controle-arch_name" {  } { { "Unidade_Controle.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Unidade_Controle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle " "Found entity 1: Unidade_Controle" {  } { { "Unidade_Controle.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Unidade_Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245940 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245941 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico_e_Interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245943 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/flipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245945 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245947 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-arch_name " "Found design unit 1: fluxoDados-arch_name" {  } { { "fluxoDados.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/fluxoDados.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245950 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/decodificador.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245952 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245952 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BaseTempo.vhd " "Can't analyze file -- file BaseTempo.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603050245954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceswitches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaceswitches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceSwitches-comportamento " "Found design unit 1: interfaceSwitches-comportamento" {  } { { "interfaceSwitches.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceSwitches.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245956 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceSwitches " "Found entity 1: interfaceSwitches" {  } { { "interfaceSwitches.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceSwitches.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacedisplays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacedisplays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceDisplays-arch_name " "Found design unit 1: interfaceDisplays-arch_name" {  } { { "interfaceDisplays.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceDisplays.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245958 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceDisplays " "Found entity 1: interfaceDisplays" {  } { { "interfaceDisplays.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceDisplays.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacebotao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacebotao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceBotao-comportamento " "Found design unit 1: interfaceBotao-comportamento" {  } { { "interfaceBotao.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceBotao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245959 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceBotao " "Found entity 1: interfaceBotao" {  } { { "interfaceBotao.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceBotao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603050245959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050245959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Geral " "Elaborating entity \"Geral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603050246038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Geral.vhd" "interfaceBaseTempo" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico_e_Interface.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo " "Elaborating entity \"flipflop\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\"" {  } { { "divisorGenerico_e_Interface.vhd" "registraUmSegundo" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico_e_Interface.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceSwitches interfaceSwitches:interfaceSwitches " "Elaborating entity \"interfaceSwitches\" for hierarchy \"interfaceSwitches:interfaceSwitches\"" {  } { { "Geral.vhd" "interfaceSwitches" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceDisplays interfaceDisplays:interfaceDisplays " "Elaborating entity \"interfaceDisplays\" for hierarchy \"interfaceDisplays:interfaceDisplays\"" {  } { { "Geral.vhd" "interfaceDisplays" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\"" {  } { { "interfaceDisplays.vhd" "DISPLAY0" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceDisplays.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246090 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita conversorHex7Seg.vhd(51) " "VHDL Process Statement warning at conversorHex7Seg.vhd(51): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603050246091 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rascSaida7seg conversorHex7Seg.vhd(52) " "VHDL Process Statement warning at conversorHex7Seg.vhd(52): signal \"rascSaida7seg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603050246091 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida7seg conversorHex7Seg.vhd(49) " "VHDL Process Statement warning at conversorHex7Seg.vhd(49): inferring latch(es) for signal or variable \"saida7seg\", which holds its previous value in one or more paths through the process" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603050246091 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[0\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[0\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050246092 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[1\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[1\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050246092 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[2\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[2\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050246092 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[3\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[3\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050246092 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[4\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[4\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050246092 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[5\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[5\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050246092 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[6\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[6\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050246092 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceBotao interfaceBotao:interfaceBotoes " "Elaborating entity \"interfaceBotao\" for hierarchy \"interfaceBotao:interfaceBotoes\"" {  } { { "Geral.vhd" "interfaceBotoes" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "Geral.vhd" "processador" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:processador\|somaConstante:somaConstante " "Elaborating entity \"somaConstante\" for hierarchy \"processador:processador\|somaConstante:somaConstante\"" {  } { { "processador.vhd" "somaConstante" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|muxGenerico2x1:muxProxPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|muxGenerico2x1:muxProxPC\"" {  } { { "processador.vhd" "muxProxPC" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:processador\|registradorGenerico:PC\"" {  } { { "processador.vhd" "PC" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM processador:processador\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"processador:processador\|memoriaROM:ROM\"" {  } { { "processador.vhd" "ROM" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050246131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegReg processador:processador\|bancoRegistradoresArqRegReg:bancoReg " "Elaborating entity \"bancoRegistradoresArqRegReg\" for hierarchy \"processador:processador\|bancoRegistradoresArqRegReg:bancoReg\"" {  } { { "processador.vhd" "bancoReg" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050247548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:processador\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"processador:processador\|ULA:ULA\"" {  } { { "processador.vhd" "ULA" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050247551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|muxGenerico2x1:muxImediatoRam " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|muxGenerico2x1:muxImediatoRam\"" {  } { { "processador.vhd" "muxImediatoRam" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050247552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_Controle processador:processador\|Unidade_Controle:UC " "Elaborating entity \"Unidade_Controle\" for hierarchy \"processador:processador\|Unidade_Controle:UC\"" {  } { { "processador.vhd" "UC" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050247553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:decodificador " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:decodificador\"" {  } { { "Geral.vhd" "decodificador" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050247555 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:processador\|bancoRegistradoresArqRegReg:bancoReg\|registrador " "RAM logic \"processador:processador\|bancoRegistradoresArqRegReg:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegReg.vhd" "registrador" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/bancoRegistradoresArqRegReg.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603050248007 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603050248007 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[7\]\" " "Converted tri-state node \"EntradaDados\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603050249955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[6\]\" " "Converted tri-state node \"EntradaDados\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603050249955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[5\]\" " "Converted tri-state node \"EntradaDados\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603050249955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[4\]\" " "Converted tri-state node \"EntradaDados\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603050249955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[3\]\" " "Converted tri-state node \"EntradaDados\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603050249955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[2\]\" " "Converted tri-state node \"EntradaDados\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603050249955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[1\]\" " "Converted tri-state node \"EntradaDados\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603050249955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[0\]\" " "Converted tri-state node \"EntradaDados\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603050249955 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603050249955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253789 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253790 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253790 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253790 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253790 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253790 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253790 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253791 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253791 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253791 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253791 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253791 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253791 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253791 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253792 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253792 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253792 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253792 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253792 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253792 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253793 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253793 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253793 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253793 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253793 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253793 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253793 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253793 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253794 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253794 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253794 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253794 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253794 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253794 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253794 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253794 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253794 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253795 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253795 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253795 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253795 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[15\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[15\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603050253795 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603050253795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603050254252 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603050254698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603050255014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603050255014 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603050255172 "|Geral|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603050255172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603050255174 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603050255174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603050255174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603050255174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603050255232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 16:44:15 2020 " "Processing ended: Sun Oct 18 16:44:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603050255232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603050255232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603050255232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603050255232 ""}
