Analysis & Synthesis report for mega65-r2-max10
Sun Jun 23 11:41:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Port Connectivity Checks: "intclock:u0|intclock_altclkctrl_0:altclkctrl_0|intclock_altclkctrl_0_sub:intclock_altclkctrl_0_sub_component"
  7. Port Connectivity Checks: "intclock:u0"
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Jun 23 11:41:38 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; mega65-r2-max10                             ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAU169C8G     ;                    ;
; Top-level entity name                                            ; top                ; mega65-r2-max10    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                       ;
+--------+--------------+---------+--------------+--------------+------------------+----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File                                          ;
+--------+--------------+---------+--------------+--------------+------------------+----------------------------------------------------------+
; N/A    ; altclkctrl   ; 18.1    ; N/A          ; N/A          ; |top|intclock:u0 ; /home/paul/Projects/mega65/mega65-r2-max10/intclock.qsys ;
+--------+--------------+---------+--------------+--------------+------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intclock:u0|intclock_altclkctrl_0:altclkctrl_0|intclock_altclkctrl_0_sub:intclock_altclkctrl_0_sub_component" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                 ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                                            ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                            ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intclock:u0"                                                                                                                                            ;
+--------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type    ; Severity         ; Details                                                                                                                                      ;
+--------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; oscena ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; clkout ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; inclk  ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; outclk ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 23 11:41:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mega65-r2-max10 -c mega65-r2-max10
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "intclock.qsys"
Info (12250): 2019.06.23.11:41:27 Progress: Loading mega65-r2-max10/intclock.qsys
Info (12250): 2019.06.23.11:41:28 Progress: Reading input file
Info (12250): 2019.06.23.11:41:28 Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Info (12250): 2019.06.23.11:41:28 Progress: Parameterizing module altclkctrl_0
Info (12250): 2019.06.23.11:41:28 Progress: Building connections
Info (12250): 2019.06.23.11:41:28 Progress: Parameterizing connections
Info (12250): 2019.06.23.11:41:28 Progress: Validating
Info (12250): 2019.06.23.11:41:29 Progress: Done reading input file
Info (12250): 2019.06.23.11:41:30 : intclock.altclkctrl_0: Targeting device family: MAX 10.
Info (12250): 2019.06.23.11:41:30 : intclock.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info (12250): Intclock: Generating intclock "intclock" for QUARTUS_SYNTH
Info (12250): Altclkctrl_0: Generating top-level entity intclock_altclkctrl_0.
Info (12250): Altclkctrl_0: "intclock" instantiated altclkctrl "altclkctrl_0"
Info (12250): Intclock: Done "intclock" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "intclock.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-simple File: /home/paul/Projects/mega65/mega65-r2-max10/top.vhd Line: 18
    Info (12023): Found entity 1: top File: /home/paul/Projects/mega65/mega65-r2-max10/top.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intclock/intclock.v
    Info (12023): Found entity 1: intclock File: /home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/intclock.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intclock/submodules/intclock_altclkctrl_0.v
    Info (12023): Found entity 1: intclock_altclkctrl_0_sub File: /home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/submodules/intclock_altclkctrl_0.v Line: 28
    Info (12023): Found entity 2: intclock_altclkctrl_0 File: /home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/submodules/intclock_altclkctrl_0.v Line: 89
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(27): object "clkout" assigned a value but never read File: /home/paul/Projects/mega65/mega65-r2-max10/top.vhd Line: 27
Info (12128): Elaborating entity "intclock" for hierarchy "intclock:u0" File: /home/paul/Projects/mega65/mega65-r2-max10/top.vhd Line: 31
Info (12128): Elaborating entity "intclock_altclkctrl_0" for hierarchy "intclock:u0|intclock_altclkctrl_0:altclkctrl_0" File: /home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/intclock.v Line: 14
Info (12128): Elaborating entity "intclock_altclkctrl_0_sub" for hierarchy "intclock:u0|intclock_altclkctrl_0:altclkctrl_0|intclock_altclkctrl_0_sub:intclock_altclkctrl_0_sub_component" File: /home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/submodules/intclock_altclkctrl_0.v Line: 112
Error (12002): Port "clkout" does not exist in macrofunction "u0" File: /home/paul/Projects/mega65/mega65-r2-max10/top.vhd Line: 31
Error (12002): Port "oscena" does not exist in macrofunction "u0" File: /home/paul/Projects/mega65/mega65-r2-max10/top.vhd Line: 31
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings
    Error: Peak virtual memory: 949 megabytes
    Error: Processing ended: Sun Jun 23 11:41:38 2019
    Error: Elapsed time: 00:00:31
    Error: Total CPU time (on all processors): 00:01:02


