	component hps_connection is
		port (
			address_export      : in    std_logic_vector(26 downto 0) := (others => 'X'); -- export
			clk_clk             : in    std_logic                     := 'X';             -- clk
			clock_export        : in    std_logic                     := 'X';             -- export
			delete_file_export  : in    std_logic                     := 'X';             -- export
			h2f_reset_reset_n   : out   std_logic;                                        -- reset_n
			memory_mem_a        : out   std_logic_vector(12 downto 0);                    -- mem_a
			memory_mem_ba       : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck       : out   std_logic;                                        -- mem_ck
			memory_mem_ck_n     : out   std_logic;                                        -- mem_ck_n
			memory_mem_cke      : out   std_logic;                                        -- mem_cke
			memory_mem_cs_n     : out   std_logic;                                        -- mem_cs_n
			memory_mem_ras_n    : out   std_logic;                                        -- mem_ras_n
			memory_mem_cas_n    : out   std_logic;                                        -- mem_cas_n
			memory_mem_we_n     : out   std_logic;                                        -- mem_we_n
			memory_mem_reset_n  : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq       : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dq
			memory_mem_dqs      : inout std_logic                     := 'X';             -- mem_dqs
			memory_mem_dqs_n    : inout std_logic                     := 'X';             -- mem_dqs_n
			memory_mem_odt      : out   std_logic;                                        -- mem_odt
			memory_mem_dm       : out   std_logic;                                        -- mem_dm
			memory_oct_rzqin    : in    std_logic                     := 'X';             -- oct_rzqin
			name_stream_export  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			read_data_export    : out   std_logic_vector(31 downto 0);                    -- export
			read_enable_export  : in    std_logic                     := 'X';             -- export
			reset_reset_n       : in    std_logic                     := 'X';             -- reset_n
			write_data_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			write_enable_export : in    std_logic                     := 'X'              -- export
		);
	end component hps_connection;

