Record=TopLevelDocument|FileName=Busses.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=IC_FPGA_A1|DocumentName=FPGA_Core.SchDoc|LibraryReference=EP2C8T144C8N|SubProjectPath= |Configuration= |Description=Cyclone II Family, 1.2V FPGA, 85 I/O Pins, 2 PLLs, 144-Pin TQFP, Speed Grade 8, Commercial Grade, Pb-Free|NexusDeviceId=EP2C8T144C8N|SubPartUniqueId1=AYGXIWCI|SubPartDocPath1=FPGA_Core.SchDoc|SubPartUniqueId2=JXUDEXOB|SubPartDocPath2=FPGA_Core.SchDoc|SubPartUniqueId3=KPPHMEJC|SubPartDocPath3=FPGA_Core.SchDoc|SubPartUniqueId4=ANJCJUOX|SubPartDocPath4=FPGA_Core.SchDoc|SubPartUniqueId5=WCUOTBVF|SubPartDocPath5=FPGA_Clocks.SchDoc|SubPartUniqueId6=ESRNAUCP|SubPartDocPath6=FPGA_Core.SchDoc|SubPartUniqueId7=EKCAESDP|SubPartDocPath7=FPGA_Core.SchDoc|SubPartUniqueId8=JDRNEPBR|SubPartDocPath8=FPGA_Core.SchDoc|SubPartUniqueId9=UHXYOJKW|SubPartDocPath9=FPGA_Clocks.SchDoc
