#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan 22 21:31:45 2019
# Process ID: 2444
# Current directory: D:/Dokumenty/Pulpit/TutorVHDL/synthesis
# Command line: vivado.exe -mode batch -log vivado.log -journal transcript.log -source D:/Dokumenty/Pulpit/TutorVHDL/synthesis/run_vivado.tcl
# Log file: D:/Dokumenty/Pulpit/TutorVHDL/synthesis/vivado.log
# Journal file: D:/Dokumenty/Pulpit/TutorVHDL/synthesis\transcript.log
#-----------------------------------------------------------
source D:/Dokumenty/Pulpit/TutorVHDL/synthesis/run_vivado.tcl
# create_project -force Top {D:\Dokumenty\Pulpit\TutorVHDL\synthesis} -part 7a100tcsg324-1
# add_files -norecurse {D:/Dokumenty/Pulpit/TutorVHDL/src/TutorVHDL.vhd}
# add_files -norecurse {D:/Dokumenty/Pulpit/TutorVHDL/compile/Top.vhd}
# add_files -norecurse {D:/Dokumenty/Pulpit/TutorVHDL/src/Prescaler.vhd}
# add_files -norecurse {D:/Dokumenty/Pulpit/TutorVHDL/src/Debouncer.vhd}
# set_property top Top [current_fileset]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# synth_design -top Top -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Command: synth_design -top Top -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 347.289 ; gain = 102.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [D:/Dokumenty/Pulpit/TutorVHDL/compile/Top.vhd:38]
INFO: [Synth 8-3491] module 'Prescaler' declared at 'D:/Dokumenty/Pulpit/TutorVHDL/src/Prescaler.vhd:29' bound to instance 'U1' of component 'Prescaler' [D:/Dokumenty/Pulpit/TutorVHDL/compile/Top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Prescaler' [D:/Dokumenty/Pulpit/TutorVHDL/src/Prescaler.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Prescaler' (1#1) [D:/Dokumenty/Pulpit/TutorVHDL/src/Prescaler.vhd:40]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/Dokumenty/Pulpit/TutorVHDL/src/Debouncer.vhd:23' bound to instance 'U2' of component 'Debouncer' [D:/Dokumenty/Pulpit/TutorVHDL/compile/Top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [D:/Dokumenty/Pulpit/TutorVHDL/src/Debouncer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [D:/Dokumenty/Pulpit/TutorVHDL/src/Debouncer.vhd:35]
INFO: [Synth 8-3491] module 'TutorVHDL' declared at 'D:/Dokumenty/Pulpit/TutorVHDL/src/TutorVHDL.vhd:20' bound to instance 'U3' of component 'TutorVHDL' [D:/Dokumenty/Pulpit/TutorVHDL/compile/Top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'TutorVHDL' [D:/Dokumenty/Pulpit/TutorVHDL/src/TutorVHDL.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'TutorVHDL' (3#1) [D:/Dokumenty/Pulpit/TutorVHDL/src/TutorVHDL.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Top' (4#1) [D:/Dokumenty/Pulpit/TutorVHDL/compile/Top.vhd:38]
WARNING: [Synth 8-3331] design Prescaler has unconnected port CE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 400.207 ; gain = 155.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 400.207 ; gain = 155.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 732.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 732.148 ; gain = 487.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 732.148 ; gain = 487.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 732.148 ; gain = 487.512
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DIVIDER_reg was removed.  [D:/Dokumenty/Pulpit/TutorVHDL/src/Prescaler.vhd:50]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TutorVHDL'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TutorVHDL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 732.148 ; gain = 487.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module TutorVHDL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U1/DIVIDER_reg was removed.  [D:/Dokumenty/Pulpit/TutorVHDL/src/Prescaler.vhd:50]
WARNING: [Synth 8-3917] design Top has port Q[2] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port CE
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 732.148 ; gain = 487.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 732.750 ; gain = 488.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 732.750 ; gain = 488.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 752.824 ; gain = 508.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 752.824 ; gain = 508.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 752.824 ; gain = 508.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 752.824 ; gain = 508.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 752.824 ; gain = 508.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 752.824 ; gain = 508.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 752.824 ; gain = 508.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT2   |    30|
|4     |LUT3   |     2|
|5     |LUT4   |     6|
|6     |LUT5   |     1|
|7     |LUT6   |     8|
|8     |FDCE   |    35|
|9     |IBUF   |     7|
|10    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   100|
|2     |  U1     |Prescaler |    71|
|3     |  U2     |Debouncer |     7|
|4     |  U3     |TutorVHDL |    11|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 752.824 ; gain = 508.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 752.824 ; gain = 176.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 752.824 ; gain = 508.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 753.465 ; gain = 521.914
# report_utilization -file {Top_utilization_synth.rpt}
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 753.465 ; gain = 0.000
# write_edf -force {Top.edn}
D:/Dokumenty/Pulpit/TutorVHDL/synthesis/Top.edn
# write_vhdl -force {Top.vhd}
# write_xdc -force {Top.xdc}
# write_checkpoint -force Top_synth.dcp
INFO: [Common 17-1381] The checkpoint 'D:/Dokumenty/Pulpit/TutorVHDL/synthesis/Top_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jan 22 21:33:03 2019...
