Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

Info: The design C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
      OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC.adb was last modified by
      software version 11.9.0.4.
Opened an existing Libero design C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC.adb.
'BA_NAME' set to 'Minimal_SoC_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Sun Jul 17 20:27:19 2022

Placer Finished: Sun Jul 17 20:28:28 2022
Total Placer CPU Time:     00:01:09

                        o - o - o - o - o - o


Timing-driven Router 
Design: Minimal_SoC                     Started: Sun Jul 17 20:28:34 2022

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: Minimal_SoC                     
Finished: Sun Jul 17 20:28:56 2022
Total CPU Time:     00:00:19            Total Elapsed Time: 00:00:22
Total Memory Usage: 183.3 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:01:47 )
Warning: You changed the output filename from
         'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
         OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC' to
         'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
         OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_UART_0x55'. This may
         impact Libero. Do you wish to continue? [YES]

The Export-map command succeeded ( 00:00:12 )
Wrote to the file: C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_UART_0x55.pdb
Wrote to the file: C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_UART_0x55.dat
CHECKSUM: 847B

The Generate programming file command succeeded ( 00:00:13 )
Design saved to file C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC.adb.
Wrote pin report to file: C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_report_pin_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:01 )
Design closed.

