design_1_SingleCycleMIPS_export_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_SingleCycleMIPS_export_0_0/sim/design_1_SingleCycleMIPS_export_0_0.vhd,incdir="$ref_dir/../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"
glbl.v,Verilog,xil_defaultlib,glbl.v
