Farhad Haj Ali Asgari , Manoj Sachdev, A low-power reduced swing global clocking methodology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.5, p.538-545, May 2004[doi>10.1109/TVLSI.2004.826204]
C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, M. Bost, M. Buehler, V. Chikarmane, T. Ghani, T. Glassman, R. Grover, W. Han, D. Hanken, M. Hattendorf, P. Hentges, R. Heussner, J. Hicks, D. Ingerly, P. Jain, S. Jaloviar, R. James, D. Jones, J. Jopling, S. Joshi, C. Kenyon, H. Liu, R. McFadden, B. Mcintyre, J. Neirynck, C. Parker, L. Pipes, I. Post, S. Pradhan, M. Prince, S. Ramey, T. Reynolds, J. Roesler, J. Sandford, J. Seiple, P. Smith, C. Thomas, D. Towner, T. Troeger, C. Weber, P. Yashar, K. Zawadzki, and K. Mistry. 2012. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In Proceedings of the Symposium on VLSI Technology (VLSIT'12). 131--132.
K. D. Boese and A. B. Kahng. 1992. Zero-skew clock routing trees with minimum wire-length. In Proceedings of the 5<sup>th</sup> Annual IEEE International ASIC Conference and Exhibit (ASIC'92). 17--21.
Rishi Chaturvedi , Jiang Hu, Buffered Clock Tree for High Quality IC Design, Proceedings of the 5th International Symposium on Quality Electronic Design, p.381-386, March 22-24, 2004
B. S. Doyle, S. Datta, M. Doczy, S. Hareland, B. Jin, et al. 2003. High performance fully-depleted tri-gate CMOS transistors. IEEE Electron Device Lett. 24, 4, 263--265.
W. C. Elmore. 1948. The transient response of damped linear networks with particular regard to wideband amplifiers. J. Appl. Phys. 19, 1, 55--63.
Y. Hu, Z. Li, and R. Zhou. 2007. A new type of high-performance low-power low clock-swing TSPC flip-flop. In Proceedings of the 7<sup>th</sup> International Conference on ASIC (ASICON'07). 130--133.
ITRS Technology Working Groups. 2010. International Technology Roadmap for Semiconductors (ITRS) 2010 Update. ITRS Technology Working Groups.
C. Kim and S. M. Kang. 2002. A low-swing clock double-edge triggered flip-flop. IEEE J. Solid-State Circ. 37, 5, 648--652.
N. A. Kurd, J. S. Barkarullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland. 2001. A multigigahertz clocking scheme for the Pentium 4 microprocessor. IEEE J. Solid-State Circ. 36, 11, 1647--1653.
Dong-Jin Lee , Myung-Chul Kim , Igor L. Markov, Low-power clock trees for CPUs, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Peng Li , Emrah Acar, A Waveform Independent Gate Model for Accurate Timing Analysis, Proceedings of the 2005 International Conference on Computer Design, p.363-365, October 02-05, 2005[doi>10.1109/ICCD.2005.17]
H. Mahmoodi-Meimand and K. Roy. 2004. Dual-edge triggered level converting flip-flops. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'04). 661--664.
D. Markovic, J. Tschanz, and V. De. 2004. Feasibility study of low-swing clocking. In Proceedings of the International Conference on Microelectronics (ICMEL'04). 547--550.
S. Natarajan, M. Armstrong, M. Bost, R. Brain, M. Brazier, C.-H. Chang, V. Chikarmane, M. Childs, H. Deshpande, K. Dev, G. Ding, T. Ghani, O. Golonzka, W. Han, J. He, R. Heussner, R. James, I. Jin, C. Kenyon, S. Klopcic, S.-H. Lee, M. Liu, S. Lodha, B. McFadden, A. Murthy, L. Neiberg, J. Neirynck, P. Packan, S. Pae, C. Parker, C. Pelto, L. Pipes, J. Sebastian, J. Seiple, B. Sell, S. Sivakumar, B. Song, K. Tone, T. Troeger, C. Weber, M. Yang, A. Yeoh, and K. Zhang. 2008. A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171Î¼m2 SRAM cell size in a 291Mb array. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'08). 1--3.
Jatuchai Pangjun , Sachin S. Sapatnekar, Low-power clock distribution using multiple voltages and reduced swings, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.309-318, June 2002[doi>10.1109/TVLSI.2002.1043334]
S. Raja , F. Varadi , M. Becer , J. Geada, Transistor level gate modeling for accurate and fast timing, noise, and power analysis, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391588]
E. Salman and E. Friedman. 2012. High Performance Integrated Circuit Design. Mc-Graw Hill Professional.
G. Shamanna, N. Kurd, J. Douglas, and M. Morrise. 2010. Scalable, sub-1W, sub-10ps clock skew, global clock distribution architecture for Intel Core i7/i5/i3 microprocessors. In Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC'10). 83--84.
Rupesh S. Shelar , Marek Patyra, Impact of Local Interconnects on Timing and Power in a High Performance Microprocessor, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.32 n.10, p.1623-1627, October 2013[doi>10.1109/TCAD.2013.2266404]
Saurabh Sinha , Greg Yeric , Vikas Chandra , Brian Cline , Yu Cao, Exploring sub-20nm FinFET design with predictive technology models, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228414]
Can Sitik , Baris Taskin, Multi-corner multi-voltage domain clock mesh design, Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI, May 02-03, 2013, Paris, France[doi>10.1145/2483028.2483094]
Can Sitik , Baris Taskin, Skew-bounded low swing clock tree optimization, Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI, May 02-03, 2013, Paris, France[doi>10.1145/2483028.2483059]
Synopsys Inc. 2012. Synopsys 32nm Generic Library. Synopsys Inc.
T. Xanthopoulos, D. W. Bailey, A. K. Gangwar, M. K. Gowan, A. K. Jain, and B. K. Prewitt. 2001. The design and analysis of the clock distribution network for a 1.2 GHz alpha microprocessor. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'01). 402--403.
J. Zhang and Y. Sun. 2007. A low clock swing, power saving and generic technology based D flip-flop with single power supply. In Proceedings of the International Conference on ASIC (ASICON'07). 142--144.
Q. K. Zhu and M. Zhang. 2001. Low-voltage swing clock distribution schemes. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'01). 418--421.
