Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul 20 10:14:14 2022
| Host         : L-C5H16J3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                     4           
PDRC-190   Warning   Suboptimally placed synchronized register chain  12          
TIMING-16  Warning   Large setup violation                            75          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -148.790    -5626.456                    184                29898        0.018        0.000                      0                29882        8.750        0.000                       0                 12698  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                     -148.790    -5626.456                    184                28727        0.018        0.000                      0                28727        8.750        0.000                       0                 12207  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.641        0.000                      0                  938        0.097        0.000                      0                  938       15.250        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.661        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.649        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                       15.663        0.000                      0                  117        0.311        0.000                      0                  117  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.180        0.000                      0                  100        0.330        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      clk_fpga_0                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                  
(none)                                                                                      clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          184  Failing Endpoints,  Worst Slack     -148.790ns,  Total Violation    -5626.456ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -148.790ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        168.380ns  (logic 52.539ns (31.203%)  route 115.841ns (68.797%))
  Logic Levels:           239  (CARRY4=84 DSP48E1=2 LUT1=2 LUT2=20 LUT3=11 LUT4=25 LUT5=22 LUT6=73)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 22.892 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.866     3.160    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     3.616 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/Q
                         net (fo=4, routed)           0.686     4.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_3[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     4.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15/O
                         net (fo=1, routed)           0.578     5.004    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_8/O
                         net (fo=7, routed)           0.517     5.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142/O
                         net (fo=2, routed)           0.419     6.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_109/O
                         net (fo=35, routed)          0.978     7.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][-9]_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I2_O)        0.124     7.413 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138/O
                         net (fo=1, routed)           0.532     7.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98/O
                         net (fo=2, routed)           0.739     8.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98_n_0
    SLICE_X106Y54        LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45/O
                         net (fo=2, routed)           0.727     9.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45_n_0
    SLICE_X107Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.784 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1/O
                         net (fo=1, routed)           0.899    10.683    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.534 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889    16.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124    17.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078    18.145    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124    18.269 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660    18.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124    19.052 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386    19.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124    19.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399    19.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443    20.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124    20.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664    21.316    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124    21.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000    21.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.816 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001    21.934    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.091 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    22.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    23.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    23.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    23.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    24.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    24.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    25.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    25.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    26.502    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    26.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    26.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.853 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    26.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    26.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    27.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.403 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    28.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    28.863 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    28.863    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.433 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    30.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    30.389 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    30.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    30.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    31.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.648 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    32.370    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    33.057    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    33.181 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    34.198    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.322 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    35.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    35.546    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    35.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.978 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    37.284 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    37.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    37.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    38.284    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    38.408 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    39.219    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    39.343 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    39.650    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    39.774 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    40.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    40.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    41.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    41.199 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    41.199    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    41.712    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    42.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    42.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    43.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    43.230 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    43.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    43.817 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    44.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    44.399 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    45.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    45.263 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    46.100    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    46.735 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    46.735    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.849 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    46.849    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    46.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    47.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    47.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    47.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.639 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    48.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    49.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    49.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.587 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    50.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    50.624 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    51.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    51.199 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    51.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    52.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    53.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    53.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.362 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    54.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    54.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.084 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    55.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    56.053 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    56.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    57.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    57.231 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    57.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.763 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    57.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    57.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.148 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    58.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    59.341 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    60.365    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    60.489 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    61.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    61.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    61.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    61.998 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    62.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    62.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    63.241    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    63.365 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    63.864    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.988 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    64.642    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    65.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    65.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    65.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    65.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    65.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.716 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    66.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    66.538 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    67.586    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    67.710 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    68.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    68.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    69.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    69.208 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    69.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    69.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.281 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    70.281    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.398 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    70.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    71.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    71.674 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    72.445    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.569 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    73.437    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    73.561 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    74.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    74.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    75.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    75.927 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    75.927    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    76.041    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    76.164    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.278 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    76.517 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    77.797    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    78.099 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    78.099    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    78.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    79.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    80.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    80.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    80.655 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    81.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    82.014 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    82.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    82.602 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    83.020    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    83.144 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    84.013    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    84.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    84.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    84.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    84.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    85.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    85.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    85.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    86.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    86.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    86.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    86.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    87.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    87.314 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    87.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    87.745 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    88.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    88.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    88.625    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    88.749 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    89.182    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    89.306 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    89.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    89.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    90.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    90.475 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    90.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    91.007    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.229 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    92.083    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    92.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    93.227    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    93.351 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    94.001    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.125 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    95.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    95.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    96.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    96.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    97.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    97.346 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    98.296    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    98.759    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    99.157 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    99.157    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    99.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217   100.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303   101.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452   101.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124   101.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020   102.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124   102.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670   103.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124   103.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605   104.244    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124   104.368 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000   104.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   104.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159   105.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307   106.090 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340   106.430    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124   106.554 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060   107.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124   107.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742   108.480    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124   108.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510   109.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   109.500 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000   109.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.614 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000   109.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.728 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000   109.728    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.842 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000   109.842    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000   109.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   110.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071   111.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303   111.664 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000   111.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.214 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   113.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   113.247 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   113.870    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   113.994 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   114.419    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   114.543 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   115.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   115.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   116.119 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   117.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   117.164 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   118.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   118.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   119.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   119.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   119.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   119.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   119.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   120.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   121.155 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   122.209    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   122.333 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   122.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   123.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   123.888    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   124.012 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   124.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   124.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   125.220    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   125.344 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   125.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   125.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   125.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.353 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   126.353    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   126.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   127.851    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   128.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   128.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   128.947 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   129.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   130.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   130.934    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   131.058 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   131.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   131.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   131.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   132.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.477 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   133.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   133.480 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   134.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   134.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   135.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   135.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   135.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   136.477 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   136.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.591 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   136.591    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   136.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.819 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   136.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   136.933    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   137.246 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   138.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   138.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   138.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   139.165 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   139.165    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.393 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   140.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   140.521 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   141.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   141.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   142.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   142.124 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   142.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   142.799 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   144.035    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   144.159 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   144.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   144.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   145.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   145.562 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   146.304    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   146.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   146.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   146.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   146.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   147.058 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   147.058    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   148.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   148.971 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   149.972    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   150.096 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   151.101    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   151.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   152.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   152.164 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   152.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   152.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   153.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   153.703 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   153.703    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.018 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   154.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   154.959 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   156.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   156.897    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   157.021 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   158.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   158.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   158.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   158.860 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   158.860    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   159.258 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.258    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   159.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   160.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   160.564 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   161.246    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   161.370 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   162.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   162.200 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   162.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   162.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   163.279    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   163.859 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   163.859    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   163.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   164.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   164.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   164.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.429 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   164.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   164.668 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   165.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   166.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   166.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   166.689 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   167.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   167.825 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   168.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   168.704 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   169.166    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   169.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   170.204    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   170.328 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          1.087   171.415    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X65Y139        LUT6 (Prop_lut6_I3_O)        0.124   171.539 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-12]_i_1/O
                         net (fo=1, routed)           0.000   171.539    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-12]
    SLICE_X65Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.713    22.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X65Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/C
                         clock pessimism              0.129    23.021    
                         clock uncertainty           -0.302    22.719    
    SLICE_X65Y139        FDRE (Setup_fdre_C_D)        0.031    22.750    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                        -171.540    
  -------------------------------------------------------------------
                         slack                               -148.790    

Slack (VIOLATED) :        -148.767ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        168.355ns  (logic 52.742ns (31.328%)  route 115.613ns (68.672%))
  Logic Levels:           240  (CARRY4=84 DSP48E1=2 LUT1=2 LUT2=20 LUT3=11 LUT4=25 LUT5=23 LUT6=73)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.866     3.160    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     3.616 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/Q
                         net (fo=4, routed)           0.686     4.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_3[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     4.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15/O
                         net (fo=1, routed)           0.578     5.004    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_8/O
                         net (fo=7, routed)           0.517     5.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142/O
                         net (fo=2, routed)           0.419     6.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_109/O
                         net (fo=35, routed)          0.978     7.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][-9]_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I2_O)        0.124     7.413 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138/O
                         net (fo=1, routed)           0.532     7.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98/O
                         net (fo=2, routed)           0.739     8.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98_n_0
    SLICE_X106Y54        LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45/O
                         net (fo=2, routed)           0.727     9.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45_n_0
    SLICE_X107Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.784 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1/O
                         net (fo=1, routed)           0.899    10.683    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.534 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889    16.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124    17.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078    18.145    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124    18.269 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660    18.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124    19.052 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386    19.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124    19.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399    19.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443    20.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124    20.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664    21.316    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124    21.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000    21.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.816 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001    21.934    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.091 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    22.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    23.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    23.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    23.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    24.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    24.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    25.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    25.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    26.502    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    26.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    26.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.853 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    26.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    26.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    27.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.403 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    28.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    28.863 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    28.863    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.433 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    30.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    30.389 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    30.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    30.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    31.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.648 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    32.370    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    33.057    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    33.181 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    34.198    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.322 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    35.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    35.546    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    35.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.978 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    37.284 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    37.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    37.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    38.284    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    38.408 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    39.219    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    39.343 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    39.650    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    39.774 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    40.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    40.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    41.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    41.199 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    41.199    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    41.712    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    42.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    42.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    43.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    43.230 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    43.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    43.817 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    44.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    44.399 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    45.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    45.263 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    46.100    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    46.735 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    46.735    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.849 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    46.849    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    46.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    47.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    47.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    47.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.639 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    48.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    49.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    49.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.587 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    50.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    50.624 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    51.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    51.199 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    51.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    52.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    53.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    53.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.362 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    54.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    54.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.084 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    55.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    56.053 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    56.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    57.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    57.231 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    57.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.763 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    57.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    57.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.148 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    58.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    59.341 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    60.365    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    60.489 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    61.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    61.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    61.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    61.998 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    62.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    62.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    63.241    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    63.365 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    63.864    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.988 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    64.642    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    65.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    65.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    65.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    65.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    65.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.716 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    66.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    66.538 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    67.586    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    67.710 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    68.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    68.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    69.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    69.208 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    69.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    69.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.281 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    70.281    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.398 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    70.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    71.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    71.674 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    72.445    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.569 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    73.437    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    73.561 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    74.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    74.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    75.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    75.927 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    75.927    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    76.041    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    76.164    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.278 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    76.517 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    77.797    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    78.099 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    78.099    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    78.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    79.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    80.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    80.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    80.655 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    81.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    82.014 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    82.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    82.602 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    83.020    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    83.144 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    84.013    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    84.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    84.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    84.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    84.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    85.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    85.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    85.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    86.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    86.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    86.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    86.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    87.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    87.314 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    87.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    87.745 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    88.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    88.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    88.625    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    88.749 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    89.182    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    89.306 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    89.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    89.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    90.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    90.475 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    90.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    91.007    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.229 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    92.083    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    92.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    93.227    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    93.351 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    94.001    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.125 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    95.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    95.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    96.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    96.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    97.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    97.346 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    98.296    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    98.759    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    99.157 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    99.157    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    99.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217   100.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303   101.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452   101.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124   101.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020   102.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124   102.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670   103.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124   103.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605   104.244    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124   104.368 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000   104.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   104.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159   105.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307   106.090 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340   106.430    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124   106.554 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060   107.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124   107.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742   108.480    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124   108.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510   109.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   109.500 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000   109.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.614 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000   109.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.728 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000   109.728    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.842 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000   109.842    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000   109.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   110.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071   111.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303   111.664 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000   111.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.214 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   113.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   113.247 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   113.870    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   113.994 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   114.419    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   114.543 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   115.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   115.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   116.119 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   117.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   117.164 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   118.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   118.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   119.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   119.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   119.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   119.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   119.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   120.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   121.155 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   122.209    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   122.333 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   122.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   123.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   123.888    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   124.012 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   124.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   124.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   125.220    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   125.344 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   125.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   125.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   125.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.353 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   126.353    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   126.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   127.851    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   128.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   128.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   128.947 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   129.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   130.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   130.934    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   131.058 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   131.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   131.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   131.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   132.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.477 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   133.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   133.480 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   134.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   134.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   135.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   135.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   135.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   136.477 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   136.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.591 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   136.591    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   136.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.819 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   136.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   136.933    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   137.246 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   138.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   138.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   138.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   139.165 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   139.165    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.393 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   140.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   140.521 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   141.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   141.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   142.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   142.124 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   142.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   142.799 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   144.035    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   144.159 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   144.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   144.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   145.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   145.562 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   146.304    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   146.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   146.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   146.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   146.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   147.058 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   147.058    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   148.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   148.971 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   149.972    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   150.096 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   151.101    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   151.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   152.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   152.164 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   152.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   152.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   153.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   153.703 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   153.703    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.018 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   154.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   154.959 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   156.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   156.897    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   157.021 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   158.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   158.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   158.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   158.860 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   158.860    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   159.258 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.258    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   159.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   160.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   160.564 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   161.246    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   161.370 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   162.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   162.200 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   162.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   162.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   163.279    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   163.859 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   163.859    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   163.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   164.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   164.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   164.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.429 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   164.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[1]
                         net (fo=56, routed)          0.939   165.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1213
    SLICE_X54Y131        LUT2 (Prop_lut2_I1_O)        0.303   166.005 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_664/O
                         net (fo=1, routed)           0.000   166.005    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_1[1]
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.538 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           1.097   167.636    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387_n_0
    SLICE_X57Y136        LUT4 (Prop_lut4_I0_O)        0.124   167.760 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218/O
                         net (fo=1, routed)           0.795   168.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_n_0
    SLICE_X60Y136        LUT5 (Prop_lut5_I4_O)        0.124   168.679 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126/O
                         net (fo=1, routed)           0.283   168.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126_n_0
    SLICE_X63Y136        LUT6 (Prop_lut6_I5_O)        0.124   169.086 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57/O
                         net (fo=2, routed)           0.596   169.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57_n_0
    SLICE_X64Y136        LUT6 (Prop_lut6_I2_O)        0.124   169.806 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_comp/O
                         net (fo=22, routed)          0.897   170.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_n_0
    SLICE_X67Y137        LUT6 (Prop_lut6_I3_O)        0.124   170.826 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_2/O
                         net (fo=1, routed)           0.564   171.391    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_2_n_0
    SLICE_X65Y137        LUT6 (Prop_lut6_I5_O)        0.124   171.515 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_1/O
                         net (fo=1, routed)           0.000   171.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-7]
    SLICE_X65Y137        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.711    22.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X65Y137        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/C
                         clock pessimism              0.129    23.019    
                         clock uncertainty           -0.302    22.717    
    SLICE_X65Y137        FDRE (Setup_fdre_C_D)        0.031    22.748    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                        -171.515    
  -------------------------------------------------------------------
                         slack                               -148.767    

Slack (VIOLATED) :        -148.733ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        168.322ns  (logic 52.742ns (31.334%)  route 115.580ns (68.666%))
  Logic Levels:           240  (CARRY4=84 DSP48E1=2 LUT1=2 LUT2=20 LUT3=11 LUT4=25 LUT5=23 LUT6=73)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 22.891 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.866     3.160    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     3.616 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/Q
                         net (fo=4, routed)           0.686     4.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_3[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     4.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15/O
                         net (fo=1, routed)           0.578     5.004    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_8/O
                         net (fo=7, routed)           0.517     5.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142/O
                         net (fo=2, routed)           0.419     6.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_109/O
                         net (fo=35, routed)          0.978     7.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][-9]_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I2_O)        0.124     7.413 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138/O
                         net (fo=1, routed)           0.532     7.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98/O
                         net (fo=2, routed)           0.739     8.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98_n_0
    SLICE_X106Y54        LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45/O
                         net (fo=2, routed)           0.727     9.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45_n_0
    SLICE_X107Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.784 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1/O
                         net (fo=1, routed)           0.899    10.683    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.534 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889    16.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124    17.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078    18.145    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124    18.269 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660    18.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124    19.052 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386    19.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124    19.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399    19.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443    20.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124    20.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664    21.316    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124    21.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000    21.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.816 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001    21.934    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.091 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    22.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    23.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    23.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    23.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    24.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    24.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    25.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    25.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    26.502    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    26.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    26.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.853 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    26.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    26.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    27.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.403 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    28.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    28.863 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    28.863    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.433 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    30.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    30.389 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    30.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    30.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    31.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.648 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    32.370    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    33.057    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    33.181 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    34.198    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.322 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    35.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    35.546    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    35.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.978 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    37.284 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    37.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    37.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    38.284    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    38.408 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    39.219    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    39.343 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    39.650    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    39.774 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    40.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    40.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    41.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    41.199 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    41.199    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    41.712    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    42.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    42.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    43.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    43.230 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    43.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    43.817 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    44.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    44.399 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    45.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    45.263 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    46.100    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    46.735 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    46.735    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.849 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    46.849    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    46.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    47.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    47.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    47.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.639 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    48.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    49.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    49.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.587 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    50.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    50.624 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    51.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    51.199 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    51.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    52.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    53.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    53.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.362 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    54.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    54.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.084 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    55.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    56.053 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    56.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    57.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    57.231 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    57.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.763 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    57.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    57.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.148 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    58.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    59.341 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    60.365    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    60.489 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    61.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    61.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    61.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    61.998 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    62.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    62.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    63.241    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    63.365 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    63.864    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.988 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    64.642    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    65.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    65.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    65.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    65.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    65.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.716 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    66.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    66.538 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    67.586    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    67.710 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    68.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    68.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    69.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    69.208 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    69.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    69.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.281 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    70.281    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.398 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    70.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    71.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    71.674 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    72.445    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.569 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    73.437    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    73.561 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    74.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    74.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    75.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    75.927 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    75.927    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    76.041    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    76.164    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.278 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    76.517 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    77.797    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    78.099 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    78.099    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    78.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    79.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    80.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    80.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    80.655 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    81.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    82.014 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    82.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    82.602 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    83.020    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    83.144 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    84.013    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    84.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    84.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    84.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    84.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    85.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    85.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    85.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    86.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    86.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    86.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    86.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    87.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    87.314 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    87.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    87.745 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    88.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    88.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    88.625    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    88.749 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    89.182    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    89.306 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    89.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    89.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    90.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    90.475 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    90.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    91.007    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.229 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    92.083    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    92.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    93.227    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    93.351 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    94.001    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.125 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    95.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    95.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    96.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    96.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    97.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    97.346 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    98.296    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    98.759    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    99.157 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    99.157    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    99.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217   100.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303   101.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452   101.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124   101.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020   102.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124   102.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670   103.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124   103.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605   104.244    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124   104.368 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000   104.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   104.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159   105.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307   106.090 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340   106.430    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124   106.554 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060   107.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124   107.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742   108.480    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124   108.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510   109.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   109.500 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000   109.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.614 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000   109.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.728 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000   109.728    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.842 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000   109.842    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000   109.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   110.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071   111.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303   111.664 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000   111.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.214 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   113.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   113.247 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   113.870    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   113.994 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   114.419    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   114.543 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   115.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   115.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   116.119 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   117.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   117.164 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   118.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   118.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   119.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   119.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   119.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   119.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   119.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   120.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   121.155 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   122.209    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   122.333 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   122.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   123.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   123.888    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   124.012 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   124.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   124.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   125.220    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   125.344 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   125.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   125.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   125.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.353 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   126.353    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   126.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   127.851    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   128.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   128.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   128.947 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   129.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   130.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   130.934    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   131.058 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   131.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   131.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   131.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   132.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.477 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   133.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   133.480 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   134.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   134.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   135.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   135.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   135.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   136.477 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   136.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.591 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   136.591    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   136.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.819 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   136.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   136.933    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   137.246 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   138.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   138.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   138.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   139.165 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   139.165    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.393 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   140.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   140.521 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   141.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   141.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   142.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   142.124 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   142.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   142.799 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   144.035    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   144.159 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   144.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   144.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   145.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   145.562 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   146.304    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   146.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   146.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   146.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   146.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   147.058 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   147.058    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   148.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   148.971 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   149.972    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   150.096 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   151.101    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   151.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   152.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   152.164 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   152.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   152.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   153.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   153.703 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   153.703    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.018 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   154.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   154.959 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   156.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   156.897    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   157.021 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   158.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   158.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   158.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   158.860 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   158.860    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   159.258 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.258    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   159.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   160.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   160.564 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   161.246    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   161.370 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   162.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   162.200 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   162.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   162.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   163.279    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   163.859 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   163.859    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   163.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   164.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   164.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   164.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.429 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   164.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[1]
                         net (fo=56, routed)          0.939   165.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1213
    SLICE_X54Y131        LUT2 (Prop_lut2_I1_O)        0.303   166.005 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_664/O
                         net (fo=1, routed)           0.000   166.005    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_1[1]
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.538 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           1.097   167.636    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387_n_0
    SLICE_X57Y136        LUT4 (Prop_lut4_I0_O)        0.124   167.760 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218/O
                         net (fo=1, routed)           0.795   168.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_n_0
    SLICE_X60Y136        LUT5 (Prop_lut5_I4_O)        0.124   168.679 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126/O
                         net (fo=1, routed)           0.283   168.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126_n_0
    SLICE_X63Y136        LUT6 (Prop_lut6_I5_O)        0.124   169.086 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57/O
                         net (fo=2, routed)           0.596   169.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57_n_0
    SLICE_X64Y136        LUT6 (Prop_lut6_I2_O)        0.124   169.806 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_comp/O
                         net (fo=22, routed)          1.031   170.836    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I3_O)        0.124   170.960 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_6/O
                         net (fo=1, routed)           0.398   171.358    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_6_n_0
    SLICE_X65Y138        LUT6 (Prop_lut6_I5_O)        0.124   171.482 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_1/O
                         net (fo=1, routed)           0.000   171.482    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-1]
    SLICE_X65Y138        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.712    22.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X65Y138        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-1]/C
                         clock pessimism              0.129    23.020    
                         clock uncertainty           -0.302    22.718    
    SLICE_X65Y138        FDRE (Setup_fdre_C_D)        0.031    22.749    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-1]
  -------------------------------------------------------------------
                         required time                         22.749    
                         arrival time                        -171.482    
  -------------------------------------------------------------------
                         slack                               -148.733    

Slack (VIOLATED) :        -148.617ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        168.204ns  (logic 52.742ns (31.356%)  route 115.462ns (68.644%))
  Logic Levels:           240  (CARRY4=84 DSP48E1=2 LUT1=2 LUT2=20 LUT3=11 LUT4=25 LUT5=23 LUT6=73)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 22.891 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.866     3.160    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     3.616 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/Q
                         net (fo=4, routed)           0.686     4.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_3[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     4.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15/O
                         net (fo=1, routed)           0.578     5.004    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_8/O
                         net (fo=7, routed)           0.517     5.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142/O
                         net (fo=2, routed)           0.419     6.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_109/O
                         net (fo=35, routed)          0.978     7.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][-9]_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I2_O)        0.124     7.413 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138/O
                         net (fo=1, routed)           0.532     7.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98/O
                         net (fo=2, routed)           0.739     8.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98_n_0
    SLICE_X106Y54        LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45/O
                         net (fo=2, routed)           0.727     9.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45_n_0
    SLICE_X107Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.784 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1/O
                         net (fo=1, routed)           0.899    10.683    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.534 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889    16.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124    17.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078    18.145    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124    18.269 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660    18.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124    19.052 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386    19.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124    19.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399    19.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443    20.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124    20.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664    21.316    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124    21.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000    21.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.816 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001    21.934    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.091 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    22.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    23.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    23.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    23.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    24.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    24.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    25.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    25.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    26.502    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    26.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    26.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.853 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    26.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    26.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    27.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.403 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    28.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    28.863 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    28.863    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.433 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    30.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    30.389 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    30.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    30.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    31.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.648 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    32.370    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    33.057    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    33.181 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    34.198    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.322 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    35.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    35.546    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    35.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.978 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    37.284 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    37.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    37.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    38.284    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    38.408 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    39.219    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    39.343 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    39.650    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    39.774 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    40.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    40.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    41.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    41.199 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    41.199    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    41.712    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    42.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    42.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    43.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    43.230 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    43.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    43.817 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    44.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    44.399 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    45.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    45.263 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    46.100    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    46.735 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    46.735    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.849 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    46.849    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    46.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    47.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    47.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    47.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.639 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    48.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    49.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    49.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.587 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    50.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    50.624 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    51.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    51.199 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    51.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    52.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    53.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    53.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.362 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    54.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    54.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.084 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    55.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    56.053 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    56.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    57.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    57.231 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    57.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.763 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    57.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    57.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.148 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    58.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    59.341 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    60.365    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    60.489 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    61.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    61.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    61.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    61.998 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    62.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    62.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    63.241    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    63.365 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    63.864    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.988 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    64.642    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    65.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    65.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    65.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    65.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    65.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.716 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    66.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    66.538 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    67.586    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    67.710 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    68.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    68.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    69.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    69.208 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    69.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    69.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.281 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    70.281    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.398 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    70.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    71.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    71.674 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    72.445    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.569 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    73.437    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    73.561 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    74.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    74.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    75.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    75.927 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    75.927    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    76.041    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    76.164    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.278 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    76.517 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    77.797    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    78.099 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    78.099    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    78.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    79.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    80.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    80.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    80.655 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    81.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    82.014 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    82.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    82.602 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    83.020    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    83.144 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    84.013    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    84.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    84.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    84.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    84.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    85.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    85.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    85.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    86.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    86.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    86.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    86.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    87.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    87.314 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    87.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    87.745 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    88.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    88.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    88.625    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    88.749 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    89.182    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    89.306 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    89.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    89.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    90.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    90.475 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    90.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    91.007    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.229 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    92.083    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    92.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    93.227    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    93.351 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    94.001    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.125 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    95.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    95.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    96.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    96.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    97.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    97.346 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    98.296    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    98.759    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    99.157 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    99.157    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    99.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217   100.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303   101.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452   101.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124   101.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020   102.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124   102.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670   103.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124   103.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605   104.244    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124   104.368 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000   104.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   104.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159   105.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307   106.090 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340   106.430    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124   106.554 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060   107.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124   107.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742   108.480    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124   108.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510   109.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   109.500 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000   109.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.614 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000   109.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.728 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000   109.728    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.842 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000   109.842    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000   109.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   110.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071   111.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303   111.664 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000   111.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.214 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   113.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   113.247 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   113.870    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   113.994 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   114.419    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   114.543 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   115.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   115.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   116.119 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   117.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   117.164 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   118.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   118.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   119.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   119.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   119.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   119.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   119.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   120.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   121.155 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   122.209    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   122.333 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   122.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   123.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   123.888    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   124.012 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   124.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   124.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   125.220    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   125.344 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   125.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   125.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   125.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.353 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   126.353    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   126.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   127.851    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   128.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   128.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   128.947 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   129.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   130.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   130.934    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   131.058 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   131.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   131.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   131.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   132.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.477 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   133.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   133.480 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   134.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   134.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   135.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   135.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   135.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   136.477 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   136.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.591 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   136.591    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   136.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.819 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   136.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   136.933    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   137.246 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   138.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   138.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   138.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   139.165 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   139.165    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.393 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   140.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   140.521 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   141.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   141.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   142.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   142.124 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   142.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   142.799 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   144.035    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   144.159 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   144.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   144.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   145.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   145.562 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   146.304    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   146.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   146.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   146.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   146.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   147.058 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   147.058    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   148.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   148.971 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   149.972    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   150.096 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   151.101    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   151.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   152.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   152.164 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   152.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   152.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   153.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   153.703 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   153.703    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.018 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   154.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   154.959 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   156.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   156.897    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   157.021 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   158.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   158.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   158.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   158.860 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   158.860    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   159.258 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.258    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   159.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   160.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   160.564 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   161.246    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   161.370 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   162.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   162.200 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   162.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   162.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   163.279    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   163.859 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   163.859    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   163.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   164.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   164.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   164.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.429 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   164.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[1]
                         net (fo=56, routed)          0.939   165.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1213
    SLICE_X54Y131        LUT2 (Prop_lut2_I1_O)        0.303   166.005 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_664/O
                         net (fo=1, routed)           0.000   166.005    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_1[1]
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.538 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           1.097   167.636    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387_n_0
    SLICE_X57Y136        LUT4 (Prop_lut4_I0_O)        0.124   167.760 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218/O
                         net (fo=1, routed)           0.795   168.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_n_0
    SLICE_X60Y136        LUT5 (Prop_lut5_I4_O)        0.124   168.679 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126/O
                         net (fo=1, routed)           0.283   168.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126_n_0
    SLICE_X63Y136        LUT6 (Prop_lut6_I5_O)        0.124   169.086 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57/O
                         net (fo=2, routed)           0.596   169.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57_n_0
    SLICE_X64Y136        LUT6 (Prop_lut6_I2_O)        0.124   169.806 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_comp/O
                         net (fo=22, routed)          0.555   170.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_n_0
    SLICE_X67Y142        LUT6 (Prop_lut6_I3_O)        0.124   170.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-16]_i_2/O
                         net (fo=1, routed)           0.756   171.240    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-16]_i_2_n_0
    SLICE_X65Y138        LUT6 (Prop_lut6_I5_O)        0.124   171.364 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-16]_i_1/O
                         net (fo=1, routed)           0.000   171.364    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-16]
    SLICE_X65Y138        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.712    22.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X65Y138        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/C
                         clock pessimism              0.129    23.020    
                         clock uncertainty           -0.302    22.718    
    SLICE_X65Y138        FDRE (Setup_fdre_C_D)        0.029    22.747    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                        -171.364    
  -------------------------------------------------------------------
                         slack                               -148.617    

Slack (VIOLATED) :        -148.608ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        168.199ns  (logic 52.539ns (31.236%)  route 115.660ns (68.764%))
  Logic Levels:           239  (CARRY4=84 DSP48E1=2 LUT1=2 LUT2=20 LUT3=11 LUT4=25 LUT5=22 LUT6=73)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 22.892 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.866     3.160    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     3.616 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/Q
                         net (fo=4, routed)           0.686     4.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_3[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     4.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15/O
                         net (fo=1, routed)           0.578     5.004    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_8/O
                         net (fo=7, routed)           0.517     5.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142/O
                         net (fo=2, routed)           0.419     6.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_109/O
                         net (fo=35, routed)          0.978     7.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][-9]_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I2_O)        0.124     7.413 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138/O
                         net (fo=1, routed)           0.532     7.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98/O
                         net (fo=2, routed)           0.739     8.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98_n_0
    SLICE_X106Y54        LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45/O
                         net (fo=2, routed)           0.727     9.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45_n_0
    SLICE_X107Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.784 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1/O
                         net (fo=1, routed)           0.899    10.683    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.534 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889    16.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124    17.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078    18.145    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124    18.269 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660    18.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124    19.052 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386    19.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124    19.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399    19.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443    20.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124    20.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664    21.316    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124    21.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000    21.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.816 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001    21.934    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.091 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    22.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    23.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    23.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    23.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    24.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    24.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    25.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    25.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    26.502    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    26.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    26.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.853 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    26.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    26.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    27.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.403 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    28.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    28.863 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    28.863    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.433 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    30.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    30.389 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    30.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    30.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    31.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.648 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    32.370    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    33.057    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    33.181 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    34.198    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.322 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    35.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    35.546    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    35.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.978 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    37.284 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    37.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    37.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    38.284    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    38.408 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    39.219    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    39.343 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    39.650    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    39.774 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    40.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    40.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    41.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    41.199 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    41.199    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    41.712    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    42.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    42.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    43.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    43.230 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    43.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    43.817 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    44.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    44.399 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    45.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    45.263 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    46.100    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    46.735 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    46.735    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.849 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    46.849    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    46.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    47.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    47.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    47.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.639 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    48.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    49.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    49.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.587 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    50.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    50.624 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    51.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    51.199 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    51.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    52.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    53.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    53.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.362 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    54.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    54.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.084 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    55.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    56.053 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    56.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    57.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    57.231 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    57.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.763 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    57.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    57.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.148 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    58.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    59.341 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    60.365    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    60.489 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    61.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    61.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    61.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    61.998 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    62.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    62.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    63.241    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    63.365 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    63.864    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.988 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    64.642    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    65.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    65.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    65.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    65.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    65.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.716 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    66.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    66.538 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    67.586    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    67.710 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    68.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    68.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    69.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    69.208 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    69.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    69.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.281 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    70.281    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.398 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    70.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    71.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    71.674 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    72.445    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.569 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    73.437    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    73.561 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    74.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    74.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    75.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    75.927 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    75.927    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    76.041    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    76.164    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.278 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    76.517 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    77.797    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    78.099 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    78.099    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    78.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    79.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    80.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    80.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    80.655 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    81.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    82.014 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    82.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    82.602 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    83.020    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    83.144 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    84.013    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    84.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    84.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    84.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    84.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    85.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    85.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    85.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    86.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    86.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    86.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    86.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    87.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    87.314 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    87.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    87.745 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    88.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    88.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    88.625    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    88.749 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    89.182    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    89.306 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    89.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    89.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    90.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    90.475 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    90.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    91.007    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.229 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    92.083    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    92.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    93.227    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    93.351 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    94.001    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.125 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    95.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    95.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    96.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    96.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    97.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    97.346 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    98.296    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    98.759    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    99.157 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    99.157    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    99.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217   100.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303   101.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452   101.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124   101.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020   102.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124   102.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670   103.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124   103.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605   104.244    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124   104.368 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000   104.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   104.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159   105.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307   106.090 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340   106.430    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124   106.554 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060   107.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124   107.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742   108.480    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124   108.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510   109.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   109.500 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000   109.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.614 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000   109.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.728 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000   109.728    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.842 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000   109.842    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000   109.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   110.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071   111.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303   111.664 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000   111.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.214 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   113.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   113.247 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   113.870    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   113.994 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   114.419    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   114.543 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   115.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   115.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   116.119 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   117.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   117.164 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   118.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   118.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   119.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   119.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   119.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   119.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   119.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   120.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   121.155 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   122.209    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   122.333 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   122.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   123.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   123.888    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   124.012 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   124.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   124.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   125.220    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   125.344 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   125.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   125.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   125.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.353 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   126.353    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   126.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   127.851    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   128.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   128.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   128.947 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   129.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   130.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   130.934    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   131.058 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   131.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   131.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   131.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   132.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.477 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   133.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   133.480 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   134.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   134.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   135.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   135.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   135.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   136.477 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   136.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.591 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   136.591    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   136.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.819 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   136.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   136.933    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   137.246 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   138.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   138.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   138.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   139.165 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   139.165    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.393 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   140.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   140.521 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   141.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   141.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   142.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   142.124 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   142.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   142.799 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   144.035    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   144.159 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   144.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   144.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   145.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   145.562 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   146.304    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   146.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   146.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   146.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   146.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   147.058 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   147.058    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   148.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   148.971 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   149.972    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   150.096 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   151.101    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   151.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   152.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   152.164 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   152.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   152.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   153.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   153.703 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   153.703    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.018 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   154.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   154.959 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   156.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   156.897    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   157.021 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   158.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   158.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   158.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   158.860 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   158.860    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   159.258 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.258    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   159.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   160.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   160.564 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   161.246    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   161.370 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   162.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   162.200 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   162.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   162.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   163.279    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   163.859 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   163.859    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   163.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   164.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   164.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   164.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.429 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   164.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   164.668 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   165.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   166.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   166.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   166.689 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   167.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   167.825 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   168.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   168.704 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   169.166    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   169.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   170.204    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   170.328 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.906   171.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I1_O)        0.124   171.359 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[1]_i_1_comp/O
                         net (fo=1, routed)           0.000   171.359    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[1]
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.713    22.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/C
                         clock pessimism              0.129    23.021    
                         clock uncertainty           -0.302    22.719    
    SLICE_X67Y140        FDRE (Setup_fdre_C_D)        0.032    22.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]
  -------------------------------------------------------------------
                         required time                         22.751    
                         arrival time                        -171.359    
  -------------------------------------------------------------------
                         slack                               -148.608    

Slack (VIOLATED) :        -148.606ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        168.196ns  (logic 52.539ns (31.237%)  route 115.657ns (68.763%))
  Logic Levels:           239  (CARRY4=84 DSP48E1=2 LUT1=2 LUT2=20 LUT3=11 LUT4=25 LUT5=22 LUT6=73)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 22.892 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.866     3.160    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     3.616 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/Q
                         net (fo=4, routed)           0.686     4.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_3[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     4.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15/O
                         net (fo=1, routed)           0.578     5.004    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_8/O
                         net (fo=7, routed)           0.517     5.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142/O
                         net (fo=2, routed)           0.419     6.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_109/O
                         net (fo=35, routed)          0.978     7.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][-9]_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I2_O)        0.124     7.413 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138/O
                         net (fo=1, routed)           0.532     7.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98/O
                         net (fo=2, routed)           0.739     8.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98_n_0
    SLICE_X106Y54        LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45/O
                         net (fo=2, routed)           0.727     9.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45_n_0
    SLICE_X107Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.784 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1/O
                         net (fo=1, routed)           0.899    10.683    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.534 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889    16.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124    17.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078    18.145    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124    18.269 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660    18.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124    19.052 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386    19.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124    19.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399    19.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443    20.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124    20.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664    21.316    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124    21.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000    21.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.816 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001    21.934    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.091 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    22.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    23.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    23.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    23.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    24.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    24.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    25.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    25.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    26.502    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    26.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    26.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.853 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    26.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    26.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    27.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.403 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    28.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    28.863 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    28.863    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.433 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    30.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    30.389 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    30.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    30.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    31.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.648 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    32.370    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    33.057    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    33.181 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    34.198    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.322 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    35.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    35.546    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    35.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.978 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    37.284 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    37.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    37.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    38.284    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    38.408 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    39.219    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    39.343 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    39.650    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    39.774 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    40.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    40.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    41.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    41.199 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    41.199    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    41.712    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    42.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    42.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    43.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    43.230 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    43.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    43.817 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    44.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    44.399 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    45.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    45.263 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    46.100    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    46.735 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    46.735    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.849 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    46.849    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    46.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    47.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    47.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    47.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.639 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    48.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    49.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    49.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.587 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    50.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    50.624 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    51.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    51.199 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    51.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    52.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    53.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    53.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.362 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    54.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    54.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.084 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    55.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    56.053 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    56.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    57.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    57.231 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    57.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.763 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    57.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    57.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.148 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    58.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    59.341 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    60.365    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    60.489 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    61.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    61.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    61.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    61.998 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    62.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    62.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    63.241    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    63.365 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    63.864    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.988 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    64.642    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    65.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    65.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    65.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    65.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    65.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.716 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    66.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    66.538 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    67.586    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    67.710 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    68.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    68.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    69.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    69.208 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    69.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    69.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.281 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    70.281    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.398 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    70.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    71.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    71.674 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    72.445    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.569 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    73.437    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    73.561 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    74.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    74.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    75.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    75.927 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    75.927    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    76.041    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    76.164    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.278 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    76.517 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    77.797    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    78.099 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    78.099    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    78.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    79.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    80.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    80.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    80.655 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    81.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    82.014 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    82.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    82.602 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    83.020    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    83.144 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    84.013    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    84.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    84.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    84.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    84.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    85.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    85.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    85.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    86.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    86.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    86.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    86.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    87.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    87.314 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    87.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    87.745 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    88.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    88.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    88.625    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    88.749 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    89.182    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    89.306 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    89.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    89.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    90.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    90.475 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    90.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    91.007    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.229 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    92.083    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    92.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    93.227    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    93.351 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    94.001    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.125 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    95.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    95.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    96.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    96.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    97.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    97.346 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    98.296    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    98.759    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    99.157 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    99.157    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    99.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217   100.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303   101.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452   101.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124   101.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020   102.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124   102.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670   103.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124   103.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605   104.244    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124   104.368 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000   104.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   104.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159   105.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307   106.090 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340   106.430    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124   106.554 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060   107.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124   107.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742   108.480    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124   108.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510   109.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   109.500 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000   109.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.614 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000   109.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.728 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000   109.728    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.842 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000   109.842    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000   109.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   110.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071   111.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303   111.664 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000   111.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.214 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   113.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   113.247 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   113.870    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   113.994 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   114.419    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   114.543 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   115.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   115.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   116.119 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   117.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   117.164 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   118.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   118.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   119.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   119.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   119.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   119.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   119.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   120.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   121.155 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   122.209    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   122.333 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   122.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   123.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   123.888    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   124.012 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   124.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   124.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   125.220    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   125.344 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   125.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   125.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   125.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.353 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   126.353    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   126.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   127.851    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   128.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   128.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   128.947 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   129.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   130.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   130.934    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   131.058 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   131.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   131.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   131.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   132.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.477 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   133.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   133.480 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   134.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   134.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   135.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   135.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   135.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   136.477 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   136.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.591 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   136.591    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   136.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.819 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   136.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   136.933    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   137.246 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   138.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   138.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   138.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   139.165 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   139.165    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.393 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   140.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   140.521 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   141.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   141.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   142.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   142.124 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   142.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   142.799 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   144.035    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   144.159 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   144.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   144.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   145.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   145.562 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   146.304    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   146.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   146.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   146.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   146.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   147.058 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   147.058    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   148.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   148.971 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   149.972    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   150.096 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   151.101    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   151.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   152.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   152.164 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   152.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   152.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   153.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   153.703 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   153.703    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.018 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   154.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   154.959 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   156.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   156.897    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   157.021 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   158.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   158.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   158.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   158.860 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   158.860    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   159.258 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.258    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   159.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   160.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   160.564 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   161.246    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   161.370 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   162.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   162.200 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   162.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   162.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   163.279    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   163.859 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   163.859    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   163.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   164.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   164.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   164.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.429 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   164.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   164.668 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   165.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   166.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   166.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   166.689 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   167.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   167.825 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   168.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   168.704 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   169.166    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   169.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   170.204    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   170.328 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.903   171.232    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I2_O)        0.124   171.356 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_1_comp/O
                         net (fo=1, routed)           0.000   171.356    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[3]
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.713    22.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]/C
                         clock pessimism              0.129    23.021    
                         clock uncertainty           -0.302    22.719    
    SLICE_X67Y140        FDRE (Setup_fdre_C_D)        0.031    22.750    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                        -171.356    
  -------------------------------------------------------------------
                         slack                               -148.606    

Slack (VIOLATED) :        -148.604ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        168.242ns  (logic 52.742ns (31.349%)  route 115.500ns (68.651%))
  Logic Levels:           240  (CARRY4=84 DSP48E1=2 LUT1=2 LUT2=20 LUT3=11 LUT4=25 LUT5=23 LUT6=73)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 22.892 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.866     3.160    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     3.616 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/Q
                         net (fo=4, routed)           0.686     4.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_3[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     4.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15/O
                         net (fo=1, routed)           0.578     5.004    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_8/O
                         net (fo=7, routed)           0.517     5.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142/O
                         net (fo=2, routed)           0.419     6.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_109/O
                         net (fo=35, routed)          0.978     7.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][-9]_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I2_O)        0.124     7.413 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138/O
                         net (fo=1, routed)           0.532     7.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98/O
                         net (fo=2, routed)           0.739     8.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98_n_0
    SLICE_X106Y54        LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45/O
                         net (fo=2, routed)           0.727     9.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45_n_0
    SLICE_X107Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.784 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1/O
                         net (fo=1, routed)           0.899    10.683    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.534 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889    16.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124    17.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078    18.145    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124    18.269 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660    18.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124    19.052 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386    19.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124    19.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399    19.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443    20.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124    20.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664    21.316    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124    21.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000    21.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.816 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001    21.934    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.091 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    22.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    23.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    23.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    23.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    24.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    24.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    25.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    25.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    26.502    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    26.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    26.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.853 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    26.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    26.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    27.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.403 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    28.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    28.863 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    28.863    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.433 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    30.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    30.389 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    30.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    30.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    31.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.648 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    32.370    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    33.057    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    33.181 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    34.198    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.322 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    35.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    35.546    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    35.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.978 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    37.284 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    37.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    37.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    38.284    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    38.408 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    39.219    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    39.343 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    39.650    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    39.774 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    40.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    40.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    41.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    41.199 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    41.199    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    41.712    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    42.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    42.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    43.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    43.230 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    43.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    43.817 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    44.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    44.399 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    45.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    45.263 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    46.100    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    46.735 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    46.735    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.849 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    46.849    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    46.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    47.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    47.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    47.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.639 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    48.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    49.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    49.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.587 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    50.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    50.624 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    51.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    51.199 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    51.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    52.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    53.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    53.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.362 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    54.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    54.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.084 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    55.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    56.053 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    56.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    57.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    57.231 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    57.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.763 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    57.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    57.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.148 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    58.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    59.341 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    60.365    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    60.489 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    61.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    61.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    61.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    61.998 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    62.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    62.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    63.241    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    63.365 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    63.864    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.988 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    64.642    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    65.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    65.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    65.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    65.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    65.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.716 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    66.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    66.538 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    67.586    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    67.710 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    68.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    68.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    69.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    69.208 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    69.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    69.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.281 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    70.281    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.398 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    70.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    71.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    71.674 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    72.445    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.569 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    73.437    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    73.561 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    74.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    74.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    75.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    75.927 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    75.927    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    76.041    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    76.164    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.278 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    76.517 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    77.797    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    78.099 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    78.099    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    78.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    79.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    80.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    80.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    80.655 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    81.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    82.014 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    82.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    82.602 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    83.020    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    83.144 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    84.013    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    84.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    84.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    84.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    84.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    85.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    85.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    85.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    86.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    86.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    86.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    86.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    87.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    87.314 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    87.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    87.745 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    88.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    88.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    88.625    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    88.749 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    89.182    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    89.306 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    89.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    89.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    90.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    90.475 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    90.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    91.007    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.229 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    92.083    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    92.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    93.227    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    93.351 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    94.001    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.125 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    95.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    95.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    96.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    96.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    97.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    97.346 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    98.296    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    98.759    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    99.157 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    99.157    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    99.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217   100.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303   101.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452   101.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124   101.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020   102.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124   102.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670   103.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124   103.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605   104.244    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124   104.368 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000   104.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   104.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159   105.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307   106.090 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340   106.430    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124   106.554 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060   107.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124   107.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742   108.480    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124   108.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510   109.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   109.500 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000   109.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.614 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000   109.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.728 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000   109.728    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.842 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000   109.842    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000   109.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   110.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071   111.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303   111.664 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000   111.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.214 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   113.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   113.247 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   113.870    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   113.994 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   114.419    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   114.543 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   115.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   115.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   116.119 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   117.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   117.164 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   118.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   118.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   119.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   119.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   119.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   119.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   119.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   120.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   121.155 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   122.209    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   122.333 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   122.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   123.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   123.888    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   124.012 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   124.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   124.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   125.220    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   125.344 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   125.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   125.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   125.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.353 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   126.353    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   126.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   127.851    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   128.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   128.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   128.947 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   129.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   130.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   130.934    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   131.058 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   131.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   131.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   131.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   132.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.477 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   133.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   133.480 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   134.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   134.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   135.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   135.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   135.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   136.477 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   136.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.591 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   136.591    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   136.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.819 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   136.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   136.933    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   137.246 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   138.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   138.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   138.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   139.165 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   139.165    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.393 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   140.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   140.521 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   141.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   141.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   142.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   142.124 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   142.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   142.799 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   144.035    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   144.159 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   144.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   144.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   145.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   145.562 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   146.304    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   146.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   146.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   146.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   146.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   147.058 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   147.058    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   148.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   148.971 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   149.972    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   150.096 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   151.101    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   151.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   152.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   152.164 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   152.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   152.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   153.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   153.703 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   153.703    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.018 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   154.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   154.959 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   156.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   156.897    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   157.021 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   158.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   158.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   158.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   158.860 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   158.860    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   159.258 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.258    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   159.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   160.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   160.564 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   161.246    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   161.370 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   162.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   162.200 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   162.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   162.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   163.279    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   163.859 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   163.859    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   163.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   164.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   164.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   164.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.429 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   164.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   164.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[1]
                         net (fo=56, routed)          0.939   165.702    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1213
    SLICE_X54Y131        LUT2 (Prop_lut2_I1_O)        0.303   166.005 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_664/O
                         net (fo=1, routed)           0.000   166.005    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_1[1]
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.538 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           1.097   167.636    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387_n_0
    SLICE_X57Y136        LUT4 (Prop_lut4_I0_O)        0.124   167.760 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218/O
                         net (fo=1, routed)           0.795   168.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_n_0
    SLICE_X60Y136        LUT5 (Prop_lut5_I4_O)        0.124   168.679 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126/O
                         net (fo=1, routed)           0.283   168.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126_n_0
    SLICE_X63Y136        LUT6 (Prop_lut6_I5_O)        0.124   169.086 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57/O
                         net (fo=2, routed)           0.596   169.682    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57_n_0
    SLICE_X64Y136        LUT6 (Prop_lut6_I2_O)        0.124   169.806 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_comp/O
                         net (fo=22, routed)          1.177   170.983    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_n_0
    SLICE_X66Y139        LUT6 (Prop_lut6_I3_O)        0.124   171.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-4]_i_2/O
                         net (fo=1, routed)           0.171   171.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-4]_i_2_n_0
    SLICE_X66Y139        LUT6 (Prop_lut6_I5_O)        0.124   171.402 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-4]_i_1/O
                         net (fo=1, routed)           0.000   171.402    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-4]
    SLICE_X66Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.713    22.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X66Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-4]/C
                         clock pessimism              0.129    23.021    
                         clock uncertainty           -0.302    22.719    
    SLICE_X66Y139        FDRE (Setup_fdre_C_D)        0.079    22.798    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-4]
  -------------------------------------------------------------------
                         required time                         22.798    
                         arrival time                        -171.402    
  -------------------------------------------------------------------
                         slack                               -148.604    

Slack (VIOLATED) :        -148.561ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        168.152ns  (logic 52.539ns (31.245%)  route 115.613ns (68.755%))
  Logic Levels:           239  (CARRY4=84 DSP48E1=2 LUT1=2 LUT2=20 LUT3=11 LUT4=25 LUT5=22 LUT6=73)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 22.893 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.866     3.160    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     3.616 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/Q
                         net (fo=4, routed)           0.686     4.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_3[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     4.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15/O
                         net (fo=1, routed)           0.578     5.004    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_8/O
                         net (fo=7, routed)           0.517     5.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142/O
                         net (fo=2, routed)           0.419     6.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_109/O
                         net (fo=35, routed)          0.978     7.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][-9]_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I2_O)        0.124     7.413 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138/O
                         net (fo=1, routed)           0.532     7.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98/O
                         net (fo=2, routed)           0.739     8.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98_n_0
    SLICE_X106Y54        LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45/O
                         net (fo=2, routed)           0.727     9.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45_n_0
    SLICE_X107Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.784 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1/O
                         net (fo=1, routed)           0.899    10.683    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.534 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889    16.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124    17.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078    18.145    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124    18.269 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660    18.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124    19.052 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386    19.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124    19.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399    19.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443    20.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124    20.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664    21.316    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124    21.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000    21.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.816 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001    21.934    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.091 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    22.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    23.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    23.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    23.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    24.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    24.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    25.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    25.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    26.502    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    26.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    26.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.853 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    26.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    26.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    27.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.403 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    28.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    28.863 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    28.863    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.433 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    30.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    30.389 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    30.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    30.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    31.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.648 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    32.370    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    33.057    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    33.181 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    34.198    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.322 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    35.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    35.546    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    35.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.978 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    37.284 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    37.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    37.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    38.284    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    38.408 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    39.219    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    39.343 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    39.650    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    39.774 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    40.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    40.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    41.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    41.199 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    41.199    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    41.712    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    42.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    42.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    43.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    43.230 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    43.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    43.817 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    44.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    44.399 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    45.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    45.263 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    46.100    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    46.735 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    46.735    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.849 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    46.849    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    46.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    47.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    47.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    47.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.639 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    48.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    49.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    49.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.587 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    50.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    50.624 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    51.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    51.199 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    51.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    52.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    53.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    53.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.362 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    54.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    54.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.084 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    55.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    56.053 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    56.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    57.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    57.231 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    57.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.763 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    57.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    57.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.148 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    58.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    59.341 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    60.365    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    60.489 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    61.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    61.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    61.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    61.998 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    62.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    62.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    63.241    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    63.365 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    63.864    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.988 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    64.642    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    65.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    65.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    65.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    65.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    65.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.716 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    66.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    66.538 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    67.586    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    67.710 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    68.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    68.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    69.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    69.208 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    69.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    69.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.281 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    70.281    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.398 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    70.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    71.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    71.674 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    72.445    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.569 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    73.437    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    73.561 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    74.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    74.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    75.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    75.927 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    75.927    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    76.041    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    76.164    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.278 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    76.517 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    77.797    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    78.099 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    78.099    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    78.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    79.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    80.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    80.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    80.655 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    81.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    82.014 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    82.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    82.602 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    83.020    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    83.144 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    84.013    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    84.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    84.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    84.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    84.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    85.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    85.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    85.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    86.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    86.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    86.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    86.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    87.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    87.314 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    87.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    87.745 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    88.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    88.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    88.625    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    88.749 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    89.182    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    89.306 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    89.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    89.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    90.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    90.475 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    90.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    91.007    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.229 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    92.083    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    92.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    93.227    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    93.351 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    94.001    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.125 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    95.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    95.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    96.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    96.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    97.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    97.346 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    98.296    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    98.759    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    99.157 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    99.157    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    99.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217   100.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303   101.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452   101.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124   101.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020   102.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124   102.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670   103.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124   103.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605   104.244    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124   104.368 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000   104.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   104.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159   105.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307   106.090 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340   106.430    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124   106.554 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060   107.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124   107.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742   108.480    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124   108.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510   109.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   109.500 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000   109.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.614 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000   109.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.728 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000   109.728    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.842 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000   109.842    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000   109.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   110.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071   111.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303   111.664 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000   111.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.214 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   113.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   113.247 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   113.870    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   113.994 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   114.419    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   114.543 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   115.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   115.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   116.119 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   117.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   117.164 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   118.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   118.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   119.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   119.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   119.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   119.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   119.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   120.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   121.155 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   122.209    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   122.333 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   122.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   123.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   123.888    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   124.012 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   124.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   124.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   125.220    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   125.344 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   125.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   125.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   125.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.353 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   126.353    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   126.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   127.851    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   128.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   128.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   128.947 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   129.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   130.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   130.934    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   131.058 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   131.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   131.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   131.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   132.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.477 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   133.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   133.480 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   134.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   134.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   135.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   135.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   135.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   136.477 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   136.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.591 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   136.591    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   136.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.819 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   136.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   136.933    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   137.246 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   138.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   138.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   138.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   139.165 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   139.165    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.393 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   140.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   140.521 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   141.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   141.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   142.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   142.124 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   142.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   142.799 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   144.035    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   144.159 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   144.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   144.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   145.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   145.562 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   146.304    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   146.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   146.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   146.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   146.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   147.058 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   147.058    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   148.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   148.971 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   149.972    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   150.096 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   151.101    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   151.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   152.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   152.164 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   152.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   152.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   153.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   153.703 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   153.703    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.018 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   154.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   154.959 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   156.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   156.897    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   157.021 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   158.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   158.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   158.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   158.860 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   158.860    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   159.258 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.258    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   159.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   160.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   160.564 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   161.246    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   161.370 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   162.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   162.200 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   162.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   162.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   163.279    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   163.859 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   163.859    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   163.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   164.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   164.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   164.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.429 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   164.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   164.668 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   165.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   166.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   166.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   166.689 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   167.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   167.825 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   168.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   168.704 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   169.166    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   169.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   170.204    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   170.328 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.860   171.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I3_O)        0.124   171.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-19]_i_1/O
                         net (fo=1, routed)           0.000   171.312    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-19]
    SLICE_X67Y141        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.714    22.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y141        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-19]/C
                         clock pessimism              0.129    23.022    
                         clock uncertainty           -0.302    22.720    
    SLICE_X67Y141        FDRE (Setup_fdre_C_D)        0.031    22.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-19]
  -------------------------------------------------------------------
                         required time                         22.751    
                         arrival time                        -171.312    
  -------------------------------------------------------------------
                         slack                               -148.561    

Slack (VIOLATED) :        -148.558ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        168.199ns  (logic 52.539ns (31.236%)  route 115.660ns (68.764%))
  Logic Levels:           239  (CARRY4=84 DSP48E1=2 LUT1=2 LUT2=20 LUT3=11 LUT4=25 LUT5=22 LUT6=73)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 22.893 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.866     3.160    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     3.616 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/Q
                         net (fo=4, routed)           0.686     4.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_3[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     4.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15/O
                         net (fo=1, routed)           0.578     5.004    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_8/O
                         net (fo=7, routed)           0.517     5.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142/O
                         net (fo=2, routed)           0.419     6.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_109/O
                         net (fo=35, routed)          0.978     7.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][-9]_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I2_O)        0.124     7.413 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138/O
                         net (fo=1, routed)           0.532     7.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98/O
                         net (fo=2, routed)           0.739     8.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98_n_0
    SLICE_X106Y54        LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45/O
                         net (fo=2, routed)           0.727     9.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45_n_0
    SLICE_X107Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.784 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1/O
                         net (fo=1, routed)           0.899    10.683    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.534 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889    16.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124    17.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078    18.145    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124    18.269 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660    18.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124    19.052 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386    19.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124    19.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399    19.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443    20.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124    20.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664    21.316    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124    21.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000    21.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.816 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001    21.934    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.091 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    22.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    23.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    23.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    23.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    24.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    24.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    25.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    25.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    26.502    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    26.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    26.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.853 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    26.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    26.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    27.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.403 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    28.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    28.863 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    28.863    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.433 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    30.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    30.389 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    30.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    30.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    31.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.648 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    32.370    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    33.057    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    33.181 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    34.198    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.322 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    35.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    35.546    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    35.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.978 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    37.284 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    37.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    37.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    38.284    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    38.408 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    39.219    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    39.343 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    39.650    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    39.774 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    40.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    40.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    41.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    41.199 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    41.199    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    41.712    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    42.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    42.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    43.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    43.230 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    43.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    43.817 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    44.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    44.399 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    45.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    45.263 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    46.100    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    46.735 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    46.735    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.849 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    46.849    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    46.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    47.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    47.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    47.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.639 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    48.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    49.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    49.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.587 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    50.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    50.624 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    51.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    51.199 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    51.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    52.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    53.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    53.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.362 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    54.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    54.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.084 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    55.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    56.053 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    56.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    57.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    57.231 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    57.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.763 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    57.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    57.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.148 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    58.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    59.341 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    60.365    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    60.489 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    61.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    61.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    61.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    61.998 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    62.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    62.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    63.241    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    63.365 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    63.864    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.988 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    64.642    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    65.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    65.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    65.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    65.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    65.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.716 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    66.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    66.538 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    67.586    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    67.710 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    68.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    68.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    69.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    69.208 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    69.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    69.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.281 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    70.281    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.398 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    70.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    71.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    71.674 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    72.445    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.569 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    73.437    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    73.561 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    74.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    74.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    75.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    75.927 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    75.927    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    76.041    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    76.164    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.278 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    76.517 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    77.797    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    78.099 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    78.099    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    78.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    79.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    80.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    80.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    80.655 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    81.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    82.014 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    82.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    82.602 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    83.020    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    83.144 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    84.013    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    84.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    84.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    84.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    84.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    85.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    85.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    85.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    86.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    86.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    86.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    86.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    87.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    87.314 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    87.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    87.745 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    88.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    88.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    88.625    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    88.749 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    89.182    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    89.306 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    89.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    89.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    90.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    90.475 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    90.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    91.007    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.229 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    92.083    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    92.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    93.227    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    93.351 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    94.001    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.125 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    95.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    95.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    96.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    96.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    97.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    97.346 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    98.296    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    98.759    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    99.157 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    99.157    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    99.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217   100.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303   101.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452   101.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124   101.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020   102.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124   102.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670   103.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124   103.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605   104.244    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124   104.368 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000   104.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   104.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159   105.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307   106.090 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340   106.430    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124   106.554 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060   107.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124   107.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742   108.480    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124   108.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510   109.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   109.500 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000   109.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.614 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000   109.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.728 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000   109.728    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.842 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000   109.842    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000   109.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   110.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071   111.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303   111.664 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000   111.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.214 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   113.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   113.247 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   113.870    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   113.994 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   114.419    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   114.543 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   115.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   115.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   116.119 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   117.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   117.164 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   118.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   118.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   119.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   119.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   119.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   119.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   119.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   120.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   121.155 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   122.209    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   122.333 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   122.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   123.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   123.888    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   124.012 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   124.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   124.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   125.220    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   125.344 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   125.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   125.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   125.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.353 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   126.353    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   126.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   127.851    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   128.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   128.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   128.947 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   129.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   130.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   130.934    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   131.058 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   131.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   131.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   131.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   132.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.477 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   133.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   133.480 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   134.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   134.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   135.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   135.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   135.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   136.477 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   136.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.591 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   136.591    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   136.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.819 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   136.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   136.933    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   137.246 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   138.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   138.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   138.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   139.165 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   139.165    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.393 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   140.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   140.521 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   141.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   141.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   142.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   142.124 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   142.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   142.799 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   144.035    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   144.159 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   144.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   144.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   145.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   145.562 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   146.304    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   146.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   146.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   146.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   146.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   147.058 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   147.058    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   148.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   148.971 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   149.972    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   150.096 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   151.101    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   151.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   152.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   152.164 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   152.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   152.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   153.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   153.703 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   153.703    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.018 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   154.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   154.959 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   156.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   156.897    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   157.021 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   158.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   158.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   158.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   158.860 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   158.860    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   159.258 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.258    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   159.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   160.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   160.564 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   161.246    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   161.370 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   162.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   162.200 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   162.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   162.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   163.279    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   163.859 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   163.859    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   163.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   164.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   164.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   164.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.429 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   164.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   164.668 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   165.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   166.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   166.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   166.689 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   167.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   167.825 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   168.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   168.704 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   169.166    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   169.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   170.204    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   170.328 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.906   171.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I3_O)        0.124   171.359 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-3]_i_1/O
                         net (fo=1, routed)           0.000   171.359    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-3]
    SLICE_X66Y141        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.714    22.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X66Y141        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-3]/C
                         clock pessimism              0.129    23.022    
                         clock uncertainty           -0.302    22.720    
    SLICE_X66Y141        FDRE (Setup_fdre_C_D)        0.081    22.801    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-3]
  -------------------------------------------------------------------
                         required time                         22.801    
                         arrival time                        -171.359    
  -------------------------------------------------------------------
                         slack                               -148.558    

Slack (VIOLATED) :        -148.558ns  (required time - arrival time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        168.194ns  (logic 52.539ns (31.237%)  route 115.655ns (68.763%))
  Logic Levels:           239  (CARRY4=84 DSP48E1=2 LUT1=2 LUT2=20 LUT3=11 LUT4=25 LUT5=22 LUT6=73)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 22.892 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.866     3.160    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X110Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     3.616 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_img_data_reg[0][0][0]/Q
                         net (fo=4, routed)           0.686     4.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_3[23]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     4.426 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15/O
                         net (fo=1, routed)           0.578     5.004    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_15_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2_i_8/O
                         net (fo=7, routed)           0.517     5.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142/O
                         net (fo=2, routed)           0.419     6.188    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_142_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I0_O)        0.124     6.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_109/O
                         net (fo=35, routed)          0.978     7.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_img_data_reg[0][0][-9]_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I2_O)        0.124     7.413 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138/O
                         net (fo=1, routed)           0.532     7.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_138_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98/O
                         net (fo=2, routed)           0.739     8.808    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_98_n_0
    SLICE_X106Y54        LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45/O
                         net (fo=2, routed)           0.727     9.660    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_45_n_0
    SLICE_X107Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.784 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1/O
                         net (fo=1, routed)           0.899    10.683    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_i_1_n_0
    DSP48_X4Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.534 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.536    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_106
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889    16.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124    17.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078    18.145    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124    18.269 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660    18.928    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124    19.052 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386    19.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124    19.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399    19.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443    20.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124    20.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664    21.316    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124    21.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000    21.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.816 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000    21.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001    21.934    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.091 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    22.912    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    23.244 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    23.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    23.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    24.773    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    24.897 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    25.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    25.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    26.502    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.619 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    26.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.736 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    26.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.853 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    26.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.971 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    26.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.088 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    27.088    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.403 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    28.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    28.863 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    28.863    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    29.433 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    30.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    30.389 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    30.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    30.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    31.524    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.648 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    32.370    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    33.057    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    33.181 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    34.198    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    34.322 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    35.026    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.546 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    35.546    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    35.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.978 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    36.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    37.284 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    37.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    37.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    38.284    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    38.408 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    39.219    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    39.343 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    39.650    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    39.774 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    40.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    40.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    41.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    41.199 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    41.199    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    41.712    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.966 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    42.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    42.954 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    43.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    43.230 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    43.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    43.817 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    44.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    44.399 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    45.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    45.263 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    46.100    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    46.735 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    46.735    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.849 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    46.849    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.963 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    46.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.077 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    47.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    47.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.305 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    47.305    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.639 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    48.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    49.054 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    49.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.587 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    50.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    50.624 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    51.075    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    51.199 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    51.852    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    51.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    52.963    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    53.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    53.238    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.362 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    54.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    54.430 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    54.960    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    55.084 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    55.929    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    56.053 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    56.545    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    56.669 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    57.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    57.231 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    57.231    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.763 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    57.763    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.877 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    57.877    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.148 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    58.968    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    59.341 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    60.365    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    60.489 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    61.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    61.263 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    61.874    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    61.998 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    62.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    62.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    63.241    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    63.365 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    63.864    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.988 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    64.642    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    65.040 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    65.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    65.154    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    65.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    65.382    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.716 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    66.235    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    66.538 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    67.586    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    67.710 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    68.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    68.338 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    69.084    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    69.208 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    69.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    69.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.281 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    70.281    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.398 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    70.398    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    71.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    71.674 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    72.445    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.569 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    73.437    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    73.561 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    74.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    74.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    75.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    75.927 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    75.927    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    76.041    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.155 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    76.164    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.278 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    76.278    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    76.517 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    77.797    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    78.099 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    78.099    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    78.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.763 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    79.938    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    80.062 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    80.531    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    80.655 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    81.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    82.014 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    82.478    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    82.602 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    83.020    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    83.144 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    84.013    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    84.137 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    84.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    84.684 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    84.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    85.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    85.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    85.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    86.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    86.193 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    86.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    86.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    87.190    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    87.314 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    87.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    87.745 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    88.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    88.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    88.625    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    88.749 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    89.182    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    89.306 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    89.468    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    89.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    90.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    90.475 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    90.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    91.007    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.229 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    92.083    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    92.382 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    93.227    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    93.351 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    94.001    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.125 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    95.077    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    95.201 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    96.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    96.353 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    97.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    97.346 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    98.296    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    98.420 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    98.759    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    99.157 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    99.157    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    99.271    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.605 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217   100.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303   101.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452   101.577    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124   101.701 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020   102.721    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124   102.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670   103.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124   103.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605   104.244    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124   104.368 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000   104.368    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255   104.623 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159   105.783    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307   106.090 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340   106.430    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124   106.554 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060   107.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124   107.738 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742   108.480    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124   108.604 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510   109.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   109.500 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000   109.500    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.614 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000   109.614    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.728 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000   109.728    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.842 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000   109.842    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000   109.956    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   110.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071   111.361    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303   111.664 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000   111.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.214 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   113.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   113.247 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   113.870    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   113.994 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   114.419    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   114.543 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   115.292    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.416 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   115.995    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   116.119 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   117.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   117.164 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   118.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   118.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   119.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   119.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   119.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   119.652 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   119.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   120.854    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   121.155 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   122.209    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   122.333 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   122.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   123.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   123.888    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   124.012 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   124.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   124.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   125.220    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   125.344 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   125.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   125.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   125.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   126.353 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   126.353    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   126.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   127.851    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   128.152 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   128.823    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   128.947 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   129.971    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   130.095 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   130.934    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   131.058 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   131.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   131.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   131.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   132.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   132.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   132.477 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   133.107    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   133.480 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   134.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   134.187 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   135.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   135.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   135.876    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   136.477 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   136.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.591 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   136.591    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.705 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   136.705    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.819 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   136.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   136.933    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   137.246 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   138.458    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   138.764 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   138.764    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   139.165 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   139.165    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.393 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   140.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   140.521 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   141.303    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   141.427 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   142.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   142.124 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   142.675    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   142.799 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   144.035    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   144.159 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   144.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   144.767 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   145.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   145.562 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   146.304    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   146.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   146.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   146.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   146.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   147.058 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   147.058    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   147.312 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   148.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   148.971 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   149.972    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   150.096 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   151.101    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   151.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   152.040    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   152.164 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   152.853    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   152.977 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   153.307    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   153.703 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   153.703    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   154.018 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   154.652    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   154.959 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   155.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   156.093 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   156.897    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   157.021 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   158.001    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   158.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   158.736    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   158.860 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   158.860    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   159.258 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.258    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   159.592 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   160.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   160.564 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   161.246    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   161.370 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   162.076    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   162.200 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   162.672    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   162.796 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   163.279    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   163.859 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   163.859    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   163.973 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   163.973    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.087 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   164.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.201 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   164.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.315 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   164.315    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.429 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   164.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   164.668 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   165.837    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   166.139 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   166.139    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   166.689 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   167.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   167.825 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   168.580    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   168.704 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   169.166    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   169.290 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   170.204    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   170.328 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.901   171.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X66Y139        LUT6 (Prop_lut6_I3_O)        0.124   171.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-2]_i_1/O
                         net (fo=1, routed)           0.000   171.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-2]
    SLICE_X66Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.713    22.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X66Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-2]/C
                         clock pessimism              0.129    23.021    
                         clock uncertainty           -0.302    22.719    
    SLICE_X66Y139        FDRE (Setup_fdre_C_D)        0.077    22.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-2]
  -------------------------------------------------------------------
                         required time                         22.796    
                         arrival time                        -171.354    
  -------------------------------------------------------------------
                         slack                               -148.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/ila_img_s/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img_s/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.695%)  route 0.158ns (55.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.551     0.887    design_1_i/ila_img_s/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X48Y22         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/ila_img_s/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/Q
                         net (fo=3, routed)           0.158     1.173    design_1_i/ila_img_s/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[46]
    SLICE_X51Y22         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.812     1.178    design_1_i/ila_img_s/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X51Y22         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[23]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.012     1.155    design_1_i/ila_img_s/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/mesg_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf_reg[2][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.816%)  route 0.115ns (41.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.639     0.975    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/mesg_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/mesg_reg_reg[24]/Q
                         net (fo=2, routed)           0.115     1.254    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[2]_6[24]
    SLICE_X39Y99         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.825     1.191    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf_reg[2][24]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf_reg[2][24]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_krn_data_reg[0][1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.790%)  route 0.242ns (63.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/clk
    SLICE_X83Y53         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[0][1][7]/Q
                         net (fo=1, routed)           0.242     1.302    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/reconst_krn_data[0][1]_28[7]
    SLICE_X83Y49         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_krn_data_reg[0][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.859     1.225    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X83Y49         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_krn_data_reg[0][1][7]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X83Y49         FDRE (Hold_fdre_C_D)         0.066     1.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_krn_data_reg[0][1][7]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1050]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.924%)  route 0.275ns (66.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.557     0.893    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X39Y33         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1050]/Q
                         net (fo=3, routed)           0.275     1.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_24_29/DIA1
    SLICE_X50Y30         RAMD32                                       r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.815     1.181    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_24_29/WCLK
    SLICE_X50Y30         RAMD32                                       r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y30         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.266    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[1][0][-13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_krn_data_reg[1][0][-13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.576%)  route 0.244ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.641     0.977    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/clk
    SLICE_X111Y42        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[1][0][-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_reconst_krn_inst/out_buffer_reg[1][0][-13]/Q
                         net (fo=1, routed)           0.244     1.362    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/reconst_krn_data[1][0]_30[-13]
    SLICE_X113Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_krn_data_reg[1][0][-13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.909     1.275    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X113Y50        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_krn_data_reg[1][0][-13]/C
                         clock pessimism             -0.030     1.245    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.072     1.317    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_krn_data_reg[1][0][-13]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.187ns (35.491%)  route 0.340ns (64.509%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.557     0.893    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X43Y99         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[3]/Q
                         net (fo=48, routed)          0.340     1.374    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRA3
    SLICE_X42Y100        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.046     1.420 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/O
                         net (fo=1, routed)           0.000     1.420    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[18]
    SLICE_X42Y100        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.911     1.277    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y100        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.131     1.373    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.760%)  route 0.220ns (51.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.560     0.896    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X46Y10         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.220     1.279    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/DIN_I
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.045     1.324 r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_i_1/O
                         net (fo=1, routed)           0.000     1.324    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_i_1_n_0
    SLICE_X50Y9          FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.824     1.190    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X50Y9          FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.121     1.276    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.128ns (26.054%)  route 0.363ns (73.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.549     0.885    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/clk
    SLICE_X45Y24         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[3]/Q
                         net (fo=50, routed)          0.363     1.376    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/ADDRD3
    SLICE_X50Y24         RAMD32                                       r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.809     1.175    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/WCLK
    SLICE_X50Y24         RAMD32                                       r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y24         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.327    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.128ns (26.054%)  route 0.363ns (73.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.549     0.885    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/clk
    SLICE_X45Y24         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[3]/Q
                         net (fo=50, routed)          0.363     1.376    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/ADDRD3
    SLICE_X50Y24         RAMD32                                       r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.809     1.175    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/WCLK
    SLICE_X50Y24         RAMD32                                       r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y24         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.327    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.128ns (26.054%)  route 0.363ns (73.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.549     0.885    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/clk
    SLICE_X45Y24         FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/index_reg[3]/Q
                         net (fo=50, routed)          0.363     1.376    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/ADDRD3
    SLICE_X50Y24         RAMD32                                       r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.809     1.175    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/WCLK
    SLICE_X50Y24         RAMD32                                       r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y24         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.327    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/img_fifo_inst/ram_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y3     design_1_i/ila_img_s/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y3     design_1_i/ila_img_s/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y4     design_1_i/ila_krn_s/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y4     design_1_i/ila_krn_s/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     design_1_i/ila_res_s/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     design_1_i/ila_res_s/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.641ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 1.754ns (24.031%)  route 5.545ns (75.969%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 36.536 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.065     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.303     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334    10.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X24Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.843    11.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.579    36.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X23Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.414    36.950    
                         clock uncertainty           -0.035    36.914    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.031    36.945    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.945    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                 25.641    

Slack (MET) :             25.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 1.754ns (23.993%)  route 5.556ns (76.007%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 36.530 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.065     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.303     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334    10.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X24Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.854    11.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X26Y48         LUT3 (Prop_lut3_I1_O)        0.124    11.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.573    36.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.451    36.981    
                         clock uncertainty           -0.035    36.945    
    SLICE_X26Y48         FDRE (Setup_fdre_C_D)        0.081    37.026    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.026    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                 25.710    

Slack (MET) :             25.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 1.754ns (24.073%)  route 5.532ns (75.927%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 36.530 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.065     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.303     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334    10.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X24Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.830    11.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X26Y48         LUT3 (Prop_lut3_I1_O)        0.124    11.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.573    36.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.451    36.981    
                         clock uncertainty           -0.035    36.945    
    SLICE_X26Y48         FDRE (Setup_fdre_C_D)        0.077    37.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.022    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                 25.731    

Slack (MET) :             25.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 1.754ns (24.310%)  route 5.461ns (75.690%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 36.530 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.065     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.303     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334    10.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X24Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.759    11.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.124    11.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.221    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X26Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.573    36.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.451    36.981    
                         clock uncertainty           -0.035    36.945    
    SLICE_X26Y49         FDRE (Setup_fdre_C_D)        0.081    37.026    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.026    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                 25.805    

Slack (MET) :             26.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 1.754ns (25.324%)  route 5.172ns (74.676%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 36.530 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.065     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.303     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334    10.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X24Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.470    10.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X26Y48         LUT3 (Prop_lut3_I1_O)        0.124    10.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.573    36.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.451    36.981    
                         clock uncertainty           -0.035    36.945    
    SLICE_X26Y48         FDRE (Setup_fdre_C_D)        0.079    37.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.024    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                 26.092    

Slack (MET) :             26.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.754ns (25.338%)  route 5.168ns (74.662%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 36.530 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.065     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.303     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334    10.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X24Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.466    10.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X26Y48         LUT3 (Prop_lut3_I1_O)        0.124    10.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.573    36.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.451    36.981    
                         clock uncertainty           -0.035    36.945    
    SLICE_X26Y48         FDRE (Setup_fdre_C_D)        0.079    37.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.024    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                 26.096    

Slack (MET) :             26.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 1.754ns (25.364%)  route 5.161ns (74.636%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 36.530 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.065     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.303     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.334    10.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X24Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.459    10.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X26Y49         LUT3 (Prop_lut3_I1_O)        0.124    10.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X26Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.573    36.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.451    36.981    
                         clock uncertainty           -0.035    36.945    
    SLICE_X26Y49         FDRE (Setup_fdre_C_D)        0.077    37.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.022    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                 26.101    

Slack (MET) :             26.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.754ns (26.375%)  route 4.896ns (73.625%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 36.536 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.065     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.303     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.863     9.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.665    10.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124    10.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.579    36.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X23Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.414    36.950    
                         clock uncertainty           -0.035    36.914    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.029    36.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.943    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 26.287    

Slack (MET) :             26.483ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 1.754ns (26.943%)  route 4.756ns (73.057%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 36.530 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.065     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     6.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           1.303     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.944     9.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.444    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.124    10.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.573    36.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.476    37.006    
                         clock uncertainty           -0.035    36.970    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.029    36.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                 26.483    

Slack (MET) :             26.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.966ns (16.478%)  route 4.896ns (83.522%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.926     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT5 (Prop_lut5_I0_O)        0.299     6.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     8.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.124     8.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.406     9.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.124     9.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.486     9.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.570    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.414    36.941    
                         clock uncertainty           -0.035    36.905    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.524    36.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 26.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.583     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X19Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.128     1.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X18Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.850     1.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.379     1.583    
    SLICE_X18Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.582     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X17Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X17Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.849     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X17Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.392     1.569    
    SLICE_X17Y24         FDCE (Hold_fdce_C_D)         0.075     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.583     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X15Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X15Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.849     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X15Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.391     1.570    
    SLICE_X15Y24         FDCE (Hold_fdce_C_D)         0.075     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.584     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X15Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.850     1.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.391     1.571    
    SLICE_X15Y26         FDPE (Hold_fdpe_C_D)         0.075     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.583     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X19Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.128     1.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X18Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.850     1.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.379     1.583    
    SLICE_X18Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.582     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X17Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X17Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.849     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X17Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.392     1.569    
    SLICE_X17Y24         FDCE (Hold_fdce_C_D)         0.071     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.586     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.056     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X9Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.853     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                         clock pessimism             -0.392     1.573    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.071     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.583     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X15Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X15Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.849     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X15Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.391     1.570    
    SLICE_X15Y24         FDCE (Hold_fdce_C_D)         0.071     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.584     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X13Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X13Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.850     1.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X13Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.391     1.571    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.071     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.591     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/Q
                         net (fo=3, routed)           0.075     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]
    SLICE_X26Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]_i_1_n_0
    SLICE_X26Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.859     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/C
                         clock pessimism             -0.380     1.591    
    SLICE_X26Y46         FDRE (Hold_fdre_C_D)         0.121     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y16  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y45    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y44    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.661ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.498%)  route 0.829ns (64.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X17Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.829     1.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X16Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y25         FDCE (Setup_fdce_C_D)       -0.054    32.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.946    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                 31.661    

Slack (MET) :             31.745ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.039ns  (logic 0.419ns (40.337%)  route 0.620ns (59.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.620     1.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X16Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y25         FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 31.745    

Slack (MET) :             31.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.170ns  (logic 0.456ns (38.981%)  route 0.714ns (61.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.714     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y15          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                 31.783    

Slack (MET) :             31.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.980ns  (logic 0.419ns (42.734%)  route 0.561ns (57.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X17Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.561     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X18Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X18Y25         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                 31.800    

Slack (MET) :             31.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.896%)  route 0.632ns (58.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.632     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X17Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X17Y26         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 31.817    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.957%)  route 0.631ns (58.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.631     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y15          FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.810%)  route 0.445ns (46.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.445     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X9Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 31.942    

Slack (MET) :             32.027ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.150%)  route 0.472ns (50.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.472     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y15          FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 32.027    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.649ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.134ns  (logic 0.419ns (36.963%)  route 0.715ns (63.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.715     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y17          FDCE (Setup_fdce_C_D)       -0.217    19.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                 18.649    

Slack (MET) :             18.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.127ns  (logic 0.478ns (42.410%)  route 0.649ns (57.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.649     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X8Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)       -0.218    19.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 18.655    

Slack (MET) :             18.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.363%)  route 0.619ns (59.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X17Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.619     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X17Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X17Y24         FDCE (Setup_fdce_C_D)       -0.267    19.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 18.695    

Slack (MET) :             18.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.638%)  route 0.642ns (55.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X16Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.642     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X15Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X15Y24         FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                 18.747    

Slack (MET) :             18.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.118ns  (logic 0.518ns (46.333%)  route 0.600ns (53.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.600     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X17Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X17Y24         FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 18.789    

Slack (MET) :             18.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.792%)  route 0.544ns (51.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.544     1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X8Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y17          FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 18.891    

Slack (MET) :             18.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.902%)  route 0.480ns (48.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X16Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.480     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X15Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X15Y24         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 18.907    

Slack (MET) :             18.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.135%)  route 0.577ns (55.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.577     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X8Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y17          FDCE (Setup_fdce_C_D)       -0.043    19.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 18.924    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.518ns (14.190%)  route 3.133ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.823 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.133     6.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y23          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.643    22.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.230    23.052    
                         clock uncertainty           -0.302    22.750    
    SLICE_X5Y23          FDCE (Recov_fdce_C_CLR)     -0.405    22.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         22.345    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                 15.663    

Slack (MET) :             15.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.518ns (14.190%)  route 3.133ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.823 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.133     6.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y23          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.643    22.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.230    23.052    
                         clock uncertainty           -0.302    22.750    
    SLICE_X5Y23          FDCE (Recov_fdce_C_CLR)     -0.405    22.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         22.345    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                 15.663    

Slack (MET) :             15.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.518ns (14.780%)  route 2.987ns (85.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 22.823 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.987     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.644    22.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.230    23.053    
                         clock uncertainty           -0.302    22.751    
    SLICE_X4Y22          FDCE (Recov_fdce_C_CLR)     -0.319    22.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         22.432    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                 15.896    

Slack (MET) :             15.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.518ns (15.478%)  route 2.829ns (84.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.829     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.646    22.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.230    23.055    
                         clock uncertainty           -0.302    22.753    
    SLICE_X5Y21          FDCE (Recov_fdce_C_CLR)     -0.405    22.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         22.348    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                 15.970    

Slack (MET) :             15.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.518ns (15.478%)  route 2.829ns (84.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.829     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.646    22.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.230    23.055    
                         clock uncertainty           -0.302    22.753    
    SLICE_X5Y21          FDCE (Recov_fdce_C_CLR)     -0.405    22.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         22.348    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                 15.970    

Slack (MET) :             15.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.518ns (15.478%)  route 2.829ns (84.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.829     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.646    22.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.230    23.055    
                         clock uncertainty           -0.302    22.753    
    SLICE_X5Y21          FDCE (Recov_fdce_C_CLR)     -0.405    22.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         22.348    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                 15.970    

Slack (MET) :             16.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.518ns (16.225%)  route 2.675ns (83.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.675     6.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X1Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.647    22.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X1Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.230    23.056    
                         clock uncertainty           -0.302    22.754    
    SLICE_X1Y21          FDCE (Recov_fdce_C_CLR)     -0.405    22.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                 16.125    

Slack (MET) :             16.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.518ns (16.225%)  route 2.675ns (83.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.675     6.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X1Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.647    22.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X1Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.230    23.056    
                         clock uncertainty           -0.302    22.754    
    SLICE_X1Y21          FDCE (Recov_fdce_C_CLR)     -0.405    22.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                 16.125    

Slack (MET) :             16.413ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.518ns (17.843%)  route 2.385ns (82.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.385     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X1Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.645    22.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X1Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.230    23.054    
                         clock uncertainty           -0.302    22.752    
    SLICE_X1Y22          FDCE (Recov_fdce_C_CLR)     -0.405    22.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -5.934    
  -------------------------------------------------------------------
                         slack                                 16.413    

Slack (MET) :             16.413ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.518ns (17.843%)  route 2.385ns (82.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         2.385     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X1Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.645    22.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X1Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.230    23.054    
                         clock uncertainty           -0.302    22.752    
    SLICE_X1Y22          FDCE (Recov_fdce_C_CLR)     -0.405    22.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -5.934    
  -------------------------------------------------------------------
                         slack                                 16.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.615     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141     1.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X6Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.882     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X6Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.283     0.965    
    SLICE_X6Y21          FDCE (Remov_fdce_C_CLR)     -0.067     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.798%)  route 0.142ns (50.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.849     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X16Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X16Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.798%)  route 0.142ns (50.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.849     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X16Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X16Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.798%)  route 0.142ns (50.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.849     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X16Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X16Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.798%)  route 0.142ns (50.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.849     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X16Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X16Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.798%)  route 0.142ns (50.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X16Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.849     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X16Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X16Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.798%)  route 0.142ns (50.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.142     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X16Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.849     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X16Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X16Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.895%)  route 0.196ns (58.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X17Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.850     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X17Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X17Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.895%)  route 0.196ns (58.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X17Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.850     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X17Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X17Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.895%)  route 0.196ns (58.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X17Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.850     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X17Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X17Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.075ns (19.909%)  route 4.325ns (80.091%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 36.526 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.095     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.329     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.383     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.327     8.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.847     9.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.569    36.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.414    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X8Y29          FDCE (Recov_fdce_C_CLR)     -0.319    36.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.585    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 27.180    

Slack (MET) :             27.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.075ns (19.909%)  route 4.325ns (80.091%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 36.526 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.095     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.329     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.383     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.327     8.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.847     9.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.569    36.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.414    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X8Y29          FDCE (Recov_fdce_C_CLR)     -0.319    36.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.585    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 27.180    

Slack (MET) :             27.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.075ns (19.909%)  route 4.325ns (80.091%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 36.526 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.095     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.329     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.383     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.327     8.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.847     9.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.569    36.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.414    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X8Y29          FDCE (Recov_fdce_C_CLR)     -0.319    36.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.585    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 27.180    

Slack (MET) :             27.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.075ns (19.909%)  route 4.325ns (80.091%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 36.526 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.095     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.329     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.383     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.327     8.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.847     9.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.569    36.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.414    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X8Y29          FDCE (Recov_fdce_C_CLR)     -0.319    36.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.585    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 27.180    

Slack (MET) :             27.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.075ns (20.936%)  route 4.060ns (79.064%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 36.525 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.095     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.329     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.383     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.327     8.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     9.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.568    36.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.414    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X8Y28          FDCE (Recov_fdce_C_CLR)     -0.361    36.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.542    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 27.402    

Slack (MET) :             27.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.075ns (20.936%)  route 4.060ns (79.064%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 36.525 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.095     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.329     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.383     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.327     8.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     9.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.568    36.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.414    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X8Y28          FDCE (Recov_fdce_C_CLR)     -0.361    36.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.542    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 27.402    

Slack (MET) :             27.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.075ns (20.936%)  route 4.060ns (79.064%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 36.525 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.095     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.329     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.383     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.327     8.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     9.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.568    36.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.414    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X8Y28          FDCE (Recov_fdce_C_CLR)     -0.319    36.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.584    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 27.444    

Slack (MET) :             27.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.075ns (20.936%)  route 4.060ns (79.064%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 36.525 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.095     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.329     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.383     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.327     8.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     9.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.568    36.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.414    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X8Y28          FDCE (Recov_fdce_C_CLR)     -0.319    36.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.584    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 27.444    

Slack (MET) :             27.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.075ns (20.936%)  route 4.060ns (79.064%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 36.525 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.095     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.329     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.383     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.327     8.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     9.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.568    36.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.414    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X8Y28          FDCE (Recov_fdce_C_CLR)     -0.319    36.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.584    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 27.444    

Slack (MET) :             27.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.075ns (20.936%)  route 4.060ns (79.064%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 36.525 - 33.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.750     4.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.419     4.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.095     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.329     6.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.383     8.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.327     8.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     9.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866    34.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.568    36.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.414    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X8Y28          FDCE (Recov_fdce_C_CLR)     -0.319    36.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.584    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 27.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.592     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X12Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.858     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.378     1.592    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.592     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X12Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.858     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.378     1.592    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.592     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X12Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.858     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.378     1.592    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.592     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X12Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.858     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.378     1.592    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.592     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X12Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.858     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.378     1.592    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.592     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X12Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.858     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.378     1.592    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.592     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X12Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.858     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.378     1.592    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.592     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X12Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.858     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X12Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.378     1.592    
    SLICE_X12Y16         FDPE (Remov_fdpe_C_PRE)     -0.071     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.592     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X13Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.858     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X13Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.378     1.592    
    SLICE_X13Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.903%)  route 0.114ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.583     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDPE (Prop_fdpe_C_Q)         0.164     1.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X13Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.849     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.378     1.583    
    SLICE_X13Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.357    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.953ns  (logic 0.124ns (6.348%)  route 1.829ns (93.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.829     1.829    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.953 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y65         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.515     2.694    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y65         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.045ns (6.078%)  route 0.695ns (93.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.695     0.695    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.740 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.740    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y65         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.837     1.203    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y65         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           391 Endpoints
Min Delay           391 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.008ns  (logic 0.609ns (8.690%)  route 6.399ns (91.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.908     3.202    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y148        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          5.401     9.059    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.153     9.212 f  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.998    10.210    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y38         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.569     2.748    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y38         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.008ns  (logic 0.609ns (8.690%)  route 6.399ns (91.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.908     3.202    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y148        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          5.401     9.059    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.153     9.212 f  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.998    10.210    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y38         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.569     2.748    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y38         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.008ns  (logic 0.609ns (8.690%)  route 6.399ns (91.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.908     3.202    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y148        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          5.401     9.059    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.153     9.212 f  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.998    10.210    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y38         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.569     2.748    design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y38         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.562ns  (logic 0.580ns (8.839%)  route 5.982ns (91.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.908     3.202    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y148        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          5.401     9.059    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.183 f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.581     9.764    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y43         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.571     2.750    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y43         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.562ns  (logic 0.580ns (8.839%)  route 5.982ns (91.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.908     3.202    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y148        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          5.401     9.059    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.183 f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.581     9.764    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y43         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.571     2.750    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y43         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.562ns  (logic 0.580ns (8.839%)  route 5.982ns (91.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.908     3.202    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y148        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          5.401     9.059    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.183 f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.581     9.764    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y43         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.571     2.750    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y43         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 0.580ns (10.991%)  route 4.697ns (89.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.908     3.202    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y148        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.084     7.742    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     8.479    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X46Y76         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.463     2.642    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y76         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 0.580ns (10.991%)  route 4.697ns (89.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.908     3.202    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y148        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.084     7.742    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     8.479    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X46Y76         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.463     2.642    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y76         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 0.580ns (10.991%)  route 4.697ns (89.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.908     3.202    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y148        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.084     7.742    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     8.479    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X46Y76         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.463     2.642    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y76         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.539%)  route 4.446ns (88.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.908     3.202    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y148        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.919     7.577    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.701 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     8.228    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y101        FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.696     2.875    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y101        FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.657%)  route 0.071ns (33.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.552     0.888    design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X45Y21         FDRE                                         r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.071     1.099    design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X44Y21         FDRE                                         r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.817     1.183    design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X44Y21         FDRE                                         r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img_s/U0/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.702%)  route 0.115ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.560     0.896    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X45Y10         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.115     1.138    design_1_i/ila_img_s/U0/ila_core_inst/en_adv_trigger_1
    SLICE_X47Y11         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.827     1.193    design_1_i/ila_img_s/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X47Y11         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/en_adv_trigger_2_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img_s/U0/ila_core_inst/debug_data_in_sync1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.770%)  route 0.124ns (49.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.557     0.893    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X44Y16         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/Q
                         net (fo=2, routed)           0.124     1.145    design_1_i/ila_img_s/U0/ila_core_inst/debug_data_in[14]
    SLICE_X45Y18         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/debug_data_in_sync1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.820     1.186    design_1_i/ila_img_s/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X45Y18         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/debug_data_in_sync1_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.550     0.886    design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X37Y26         FDRE                                         r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.122     1.149    design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X37Y26         FDRE                                         r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.814     1.180    design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X37Y26         FDRE                                         r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.555     0.891    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X53Y12         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.131     1.149    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X53Y12         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.821     1.187    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X53Y12         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.437%)  route 0.123ns (46.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.554     0.890    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X53Y13         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.123     1.153    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X53Y13         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.820     1.186    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X53Y13         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.555     0.891    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X53Y12         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.122     1.154    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X53Y12         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.821     1.187    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X53Y12         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.556     0.892    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X44Y17         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.135     1.155    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X44Y17         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.821     1.187    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X44Y17         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.070%)  route 0.138ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.554     0.890    design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X35Y21         FDRE                                         r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           0.138     1.156    design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X32Y21         FDRE                                         r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.818     1.184    design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X32Y21         FDRE                                         r  design_1_i/ila_krn_s/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ila_img_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ila_img_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.306%)  route 0.105ns (42.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.576     0.912    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X59Y18         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.105     1.158    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X57Y18         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.843     1.209    design_1_i/ila_img_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X57Y18         FDRE                                         r  design_1_i/ila_img_s/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Max Delay            80 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 1.344ns (63.961%)  route 0.757ns (36.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.738     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.757     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X19Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.563     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X19Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 1.336ns (64.745%)  route 0.727ns (35.255%))
  Logic Levels:           0  
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.736     3.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.727     6.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X19Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.563     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X19Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.024ns  (logic 1.314ns (64.935%)  route 0.710ns (35.065%))
  Logic Levels:           0  
  Clock Path Skew:        -1.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.736     3.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.710     6.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X17Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.566     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.944ns  (logic 1.343ns (69.093%)  route 0.601ns (30.907%))
  Logic Levels:           0  
  Clock Path Skew:        -1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.738     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.601     5.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X17Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.566     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.867ns  (logic 1.343ns (71.923%)  route 0.524ns (28.077%))
  Logic Levels:           0  
  Clock Path Skew:        -1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.738     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.524     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X19Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.566     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X19Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.867ns  (logic 1.343ns (71.944%)  route 0.524ns (28.056%))
  Logic Levels:           0  
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.736     3.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.524     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X19Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.563     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X19Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.848ns  (logic 1.344ns (72.733%)  route 0.504ns (27.267%))
  Logic Levels:           0  
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.736     3.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.504     5.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X19Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.563     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X19Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 1.344ns (73.470%)  route 0.485ns (26.530%))
  Logic Levels:           0  
  Clock Path Skew:        -1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.738     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.485     5.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X16Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.566     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X16Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 1.317ns (72.001%)  route 0.512ns (27.999%))
  Logic Levels:           0  
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.736     3.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.309 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.512     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X19Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.563     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X19Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.812ns  (logic 1.317ns (72.689%)  route 0.495ns (27.311%))
  Logic Levels:           0  
  Clock Path Skew:        -1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.738     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.495     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X17Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.566     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.586     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128     1.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.073     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.148%)  route 0.127ns (49.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.587     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y20          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.128     1.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.127     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[12]
    SLICE_X11Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.854     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X11Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.904%)  route 0.128ns (50.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.586     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.128     1.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.128     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.046%)  route 0.128ns (49.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.587     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y20          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.128     1.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.128     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.642%)  route 0.130ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.587     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y20          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.128     1.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.130     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.802%)  route 0.121ns (46.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.587     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y20          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.121     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.586     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.127     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.468%)  route 0.128ns (47.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.586     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.128     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.853     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.468%)  route 0.128ns (47.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.587     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X9Y20          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.128     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X11Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.854     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X11Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.962     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.584     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X12Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.120     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.849     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            96 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 0.518ns (12.977%)  route 3.474ns (87.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.474     7.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X4Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.644     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X4Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 0.518ns (12.977%)  route 3.474ns (87.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.474     7.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X4Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.644     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X4Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 0.518ns (12.977%)  route 3.474ns (87.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.474     7.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X4Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.644     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X4Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 0.518ns (13.601%)  route 3.291ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.291     6.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.644     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 0.518ns (13.601%)  route 3.291ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.291     6.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.644     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 0.518ns (13.601%)  route 3.291ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.291     6.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.644     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 0.518ns (13.601%)  route 3.291ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.291     6.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.644     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 0.518ns (13.601%)  route 3.291ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.291     6.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.644     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 0.518ns (13.601%)  route 3.291ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.291     6.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.644     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 0.518ns (13.601%)  route 3.291ns (86.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.737     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         3.291     6.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.644     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X10Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.148     1.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X10Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.850     1.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X10Y26         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.584     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X8Y26          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.148     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X8Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.852     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X8Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.613     0.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X7Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.128     1.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X7Y24          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.878     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X7Y24          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.242%)  route 0.141ns (48.758%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.583     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X8Y24          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148     1.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/Q
                         net (fo=1, routed)           0.141     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[4]
    SLICE_X8Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.849     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X8Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.615     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X4Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.148     1.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     1.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.883     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.615     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X2Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.148     1.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     1.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X2Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.883     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X2Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.731%)  route 0.150ns (50.269%))
  Logic Levels:           0  
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X8Y22          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.150     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X8Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.850     1.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X8Y23          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.584     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X11Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.174     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X11Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.849     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X11Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.242%)  route 0.141ns (48.758%))
  Logic Levels:           0  
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.612     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X6Y24          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148     1.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.141     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.878     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X6Y25          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.373%)  route 0.177ns (55.627%))
  Logic Levels:           0  
  Clock Path Skew:        1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X13Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.177     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X15Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.855     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X15Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        159.126ns  (logic 49.361ns (31.020%)  route 109.765ns (68.980%))
  Logic Levels:           230  (CARRY4=84 DSP48E1=1 LUT1=2 LUT2=20 LUT3=10 LUT4=23 LUT5=20 LUT6=70)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_30
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889     4.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124     4.654 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078     5.731    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124     5.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660     6.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386     7.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399     7.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443     8.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664     8.903    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124     9.027 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000     9.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001     9.520    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.677 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    10.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    10.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    11.404    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    12.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    12.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    13.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.556 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    13.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    14.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    14.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    14.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.557 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    14.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.989 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    16.143    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    16.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    17.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    17.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    18.412    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.536 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    19.111    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.235 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    19.957    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.081 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    20.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    21.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    22.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    23.133    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    23.250    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.565 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    24.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    24.871 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    25.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    25.533 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    25.871    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    25.995 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    26.805    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    26.929 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    27.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    27.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    27.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    28.122 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    28.661    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    28.785 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    28.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    29.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    30.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    30.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    30.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    30.817 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    31.280    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.404 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    31.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    32.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    33.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    34.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.435 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    34.435    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    34.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    34.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    34.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    34.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    36.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    36.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    36.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.174 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    38.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.211 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    38.662    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    38.786 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    39.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    39.563 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    40.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    40.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    40.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    41.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    42.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.671 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    43.516    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.640 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    44.132    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    44.256 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    44.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    44.818 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    44.818    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    45.350    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.464 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    45.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.735 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    46.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    46.928 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    47.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    48.075 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    48.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    48.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    49.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    49.585 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    50.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    50.828    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    50.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    51.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    52.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    52.627 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    52.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.741 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    52.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    52.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    52.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.303 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    53.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    54.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    55.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    55.297 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    55.800    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    55.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    56.671    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    56.795 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    57.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    57.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    57.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.867 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    57.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.984 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    57.984    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    58.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    59.261 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    60.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    60.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    61.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    61.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    61.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    62.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    62.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    63.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    63.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.628 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.742 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    63.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    63.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.104 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    65.384    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    65.686 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    65.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    66.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    67.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    67.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    68.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    68.242 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    69.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    69.601 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    70.065    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    70.189 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    70.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    70.730 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    71.600    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    71.724 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    72.147    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    72.565    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.689 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    73.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    73.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    73.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    73.779 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    74.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    74.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    74.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    74.901 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    75.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    75.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    75.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    75.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    76.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    76.336 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    76.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    76.892 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    77.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    77.178 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    77.937    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    78.061 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    78.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.593 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    78.593    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.815 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    79.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    79.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    80.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    80.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    81.588    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    81.712 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    82.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    82.788 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    83.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    83.940 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    84.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    84.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    85.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    86.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    86.346    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    86.744 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    86.744    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    86.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.192 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217    88.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303    88.712 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452    89.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    89.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020    90.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124    90.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670    91.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124    91.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605    91.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124    91.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000    91.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    92.210 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159    93.369    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307    93.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340    94.017    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    94.141 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060    95.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124    95.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742    96.067    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124    96.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510    96.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    97.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000    97.086    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000    97.200    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.314 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000    97.314    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000    97.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000    97.542    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    97.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071    98.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303    99.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000    99.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.801 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   100.710    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   100.834 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   101.457    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   101.581 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   102.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   102.130 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   102.878    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   103.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   103.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   103.706 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   104.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   104.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   105.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   105.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   106.602    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   106.726 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   106.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   107.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   107.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.478 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   108.441    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   108.742 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   109.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   109.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   110.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   110.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   111.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   111.599 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   112.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   112.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   112.807    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   112.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   113.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   113.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   113.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   113.940    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   115.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   115.739 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   116.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   116.533 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   117.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   117.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   118.521    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   118.645 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   119.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   119.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   119.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.793 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   119.793    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.064 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   120.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   121.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   121.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   121.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   122.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   122.787 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   123.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   124.063 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.291 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   124.291    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.405 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   124.405    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.519 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   124.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.832 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   126.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   126.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   126.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.752 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   126.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.980 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   127.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   128.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   128.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   129.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   129.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   129.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   130.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   130.386 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   131.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   131.745 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   132.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   132.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   133.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   133.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   133.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   134.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   134.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   134.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   134.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   134.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   134.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   136.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   136.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   137.559    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   137.683 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   138.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   138.812 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   139.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   139.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   140.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   140.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   140.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   141.290 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   141.290    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.605 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   142.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   142.546 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   143.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   143.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   144.484    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   144.608 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   145.588    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   145.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   146.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   146.447 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   146.447    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   146.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   147.848    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   148.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   148.832    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   148.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   149.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   149.787 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   150.259    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   150.383 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   150.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   151.446 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   151.446    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.560 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   151.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   151.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   151.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.902 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   151.902    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   152.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   152.255 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   153.423    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   153.725 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   153.725    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.275 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   155.288    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   155.412 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   156.167    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   156.291 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   156.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   156.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   157.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   157.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          1.087   159.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X65Y139        LUT6 (Prop_lut6_I3_O)        0.124   159.126 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-12]_i_1/O
                         net (fo=1, routed)           0.000   159.126    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-12]
    SLICE_X65Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.713     2.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X65Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        159.102ns  (logic 49.564ns (31.152%)  route 109.538ns (68.848%))
  Logic Levels:           231  (CARRY4=84 DSP48E1=1 LUT1=2 LUT2=20 LUT3=10 LUT4=23 LUT5=21 LUT6=70)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_30
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889     4.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124     4.654 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078     5.731    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124     5.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660     6.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386     7.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399     7.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443     8.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664     8.903    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124     9.027 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000     9.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001     9.520    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.677 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    10.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    10.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    11.404    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    12.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    12.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    13.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.556 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    13.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    14.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    14.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    14.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.557 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    14.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.989 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    16.143    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    16.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    17.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    17.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    18.412    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.536 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    19.111    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.235 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    19.957    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.081 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    20.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    21.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    22.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    23.133    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    23.250    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.565 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    24.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    24.871 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    25.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    25.533 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    25.871    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    25.995 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    26.805    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    26.929 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    27.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    27.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    27.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    28.122 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    28.661    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    28.785 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    28.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    29.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    30.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    30.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    30.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    30.817 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    31.280    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.404 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    31.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    32.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    33.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    34.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.435 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    34.435    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    34.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    34.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    34.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    34.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    36.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    36.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    36.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.174 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    38.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.211 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    38.662    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    38.786 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    39.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    39.563 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    40.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    40.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    40.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    41.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    42.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.671 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    43.516    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.640 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    44.132    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    44.256 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    44.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    44.818 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    44.818    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    45.350    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.464 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    45.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.735 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    46.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    46.928 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    47.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    48.075 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    48.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    48.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    49.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    49.585 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    50.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    50.828    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    50.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    51.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    52.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    52.627 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    52.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.741 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    52.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    52.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    52.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.303 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    53.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    54.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    55.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    55.297 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    55.800    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    55.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    56.671    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    56.795 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    57.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    57.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    57.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.867 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    57.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.984 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    57.984    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    58.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    59.261 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    60.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    60.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    61.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    61.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    61.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    62.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    62.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    63.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    63.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.628 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.742 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    63.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    63.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.104 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    65.384    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    65.686 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    65.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    66.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    67.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    67.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    68.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    68.242 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    69.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    69.601 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    70.065    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    70.189 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    70.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    70.730 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    71.600    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    71.724 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    72.147    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    72.565    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.689 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    73.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    73.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    73.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    73.779 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    74.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    74.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    74.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    74.901 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    75.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    75.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    75.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    75.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    76.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    76.336 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    76.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    76.892 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    77.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    77.178 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    77.937    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    78.061 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    78.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.593 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    78.593    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.815 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    79.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    79.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    80.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    80.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    81.588    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    81.712 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    82.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    82.788 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    83.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    83.940 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    84.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    84.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    85.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    86.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    86.346    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    86.744 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    86.744    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    86.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.192 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217    88.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303    88.712 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452    89.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    89.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020    90.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124    90.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670    91.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124    91.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605    91.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124    91.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000    91.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    92.210 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159    93.369    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307    93.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340    94.017    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    94.141 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060    95.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124    95.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742    96.067    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124    96.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510    96.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    97.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000    97.086    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000    97.200    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.314 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000    97.314    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000    97.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000    97.542    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    97.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071    98.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303    99.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000    99.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.801 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   100.710    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   100.834 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   101.457    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   101.581 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   102.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   102.130 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   102.878    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   103.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   103.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   103.706 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   104.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   104.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   105.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   105.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   106.602    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   106.726 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   106.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   107.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   107.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.478 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   108.441    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   108.742 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   109.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   109.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   110.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   110.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   111.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   111.599 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   112.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   112.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   112.807    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   112.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   113.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   113.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   113.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   113.940    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   115.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   115.739 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   116.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   116.533 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   117.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   117.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   118.521    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   118.645 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   119.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   119.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   119.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.793 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   119.793    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.064 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   120.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   121.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   121.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   121.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   122.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   122.787 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   123.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   124.063 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.291 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   124.291    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.405 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   124.405    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.519 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   124.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.832 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   126.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   126.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   126.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.752 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   126.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.980 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   127.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   128.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   128.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   129.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   129.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   129.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   130.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   130.386 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   131.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   131.745 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   132.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   132.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   133.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   133.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   133.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   134.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   134.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   134.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   134.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   134.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   134.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   136.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   136.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   137.559    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   137.683 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   138.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   138.812 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   139.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   139.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   140.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   140.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   140.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   141.290 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   141.290    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.605 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   142.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   142.546 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   143.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   143.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   144.484    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   144.608 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   145.588    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   145.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   146.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   146.447 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   146.447    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   146.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   147.848    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   148.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   148.832    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   148.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   149.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   149.787 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   150.259    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   150.383 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   150.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   151.446 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   151.446    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.560 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   151.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   151.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   151.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.902 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   151.902    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   152.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   152.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[1]
                         net (fo=56, routed)          0.939   153.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1213
    SLICE_X54Y131        LUT2 (Prop_lut2_I1_O)        0.303   153.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_664/O
                         net (fo=1, routed)           0.000   153.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_1[1]
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   154.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           1.097   155.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387_n_0
    SLICE_X57Y136        LUT4 (Prop_lut4_I0_O)        0.124   155.347 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218/O
                         net (fo=1, routed)           0.795   156.141    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_n_0
    SLICE_X60Y136        LUT5 (Prop_lut5_I4_O)        0.124   156.265 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126/O
                         net (fo=1, routed)           0.283   156.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126_n_0
    SLICE_X63Y136        LUT6 (Prop_lut6_I5_O)        0.124   156.672 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57/O
                         net (fo=2, routed)           0.596   157.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57_n_0
    SLICE_X64Y136        LUT6 (Prop_lut6_I2_O)        0.124   157.392 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_comp/O
                         net (fo=22, routed)          0.897   158.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_n_0
    SLICE_X67Y137        LUT6 (Prop_lut6_I3_O)        0.124   158.413 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_2/O
                         net (fo=1, routed)           0.564   158.978    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_2_n_0
    SLICE_X65Y137        LUT6 (Prop_lut6_I5_O)        0.124   159.102 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_1/O
                         net (fo=1, routed)           0.000   159.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-7]
    SLICE_X65Y137        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.711     2.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X65Y137        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-7]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        159.069ns  (logic 49.564ns (31.159%)  route 109.505ns (68.841%))
  Logic Levels:           231  (CARRY4=84 DSP48E1=1 LUT1=2 LUT2=20 LUT3=10 LUT4=23 LUT5=21 LUT6=70)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_30
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889     4.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124     4.654 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078     5.731    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124     5.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660     6.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386     7.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399     7.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443     8.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664     8.903    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124     9.027 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000     9.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001     9.520    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.677 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    10.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    10.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    11.404    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    12.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    12.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    13.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.556 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    13.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    14.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    14.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    14.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.557 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    14.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.989 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    16.143    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    16.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    17.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    17.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    18.412    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.536 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    19.111    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.235 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    19.957    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.081 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    20.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    21.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    22.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    23.133    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    23.250    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.565 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    24.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    24.871 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    25.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    25.533 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    25.871    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    25.995 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    26.805    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    26.929 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    27.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    27.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    27.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    28.122 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    28.661    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    28.785 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    28.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    29.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    30.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    30.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    30.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    30.817 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    31.280    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.404 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    31.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    32.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    33.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    34.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.435 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    34.435    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    34.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    34.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    34.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    34.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    36.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    36.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    36.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.174 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    38.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.211 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    38.662    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    38.786 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    39.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    39.563 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    40.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    40.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    40.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    41.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    42.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.671 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    43.516    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.640 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    44.132    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    44.256 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    44.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    44.818 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    44.818    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    45.350    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.464 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    45.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.735 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    46.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    46.928 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    47.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    48.075 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    48.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    48.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    49.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    49.585 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    50.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    50.828    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    50.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    51.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    52.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    52.627 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    52.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.741 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    52.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    52.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    52.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.303 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    53.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    54.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    55.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    55.297 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    55.800    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    55.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    56.671    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    56.795 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    57.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    57.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    57.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.867 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    57.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.984 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    57.984    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    58.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    59.261 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    60.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    60.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    61.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    61.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    61.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    62.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    62.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    63.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    63.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.628 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.742 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    63.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    63.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.104 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    65.384    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    65.686 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    65.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    66.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    67.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    67.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    68.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    68.242 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    69.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    69.601 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    70.065    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    70.189 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    70.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    70.730 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    71.600    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    71.724 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    72.147    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    72.565    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.689 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    73.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    73.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    73.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    73.779 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    74.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    74.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    74.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    74.901 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    75.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    75.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    75.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    75.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    76.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    76.336 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    76.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    76.892 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    77.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    77.178 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    77.937    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    78.061 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    78.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.593 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    78.593    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.815 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    79.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    79.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    80.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    80.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    81.588    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    81.712 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    82.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    82.788 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    83.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    83.940 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    84.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    84.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    85.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    86.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    86.346    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    86.744 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    86.744    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    86.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.192 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217    88.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303    88.712 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452    89.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    89.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020    90.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124    90.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670    91.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124    91.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605    91.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124    91.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000    91.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    92.210 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159    93.369    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307    93.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340    94.017    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    94.141 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060    95.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124    95.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742    96.067    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124    96.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510    96.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    97.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000    97.086    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000    97.200    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.314 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000    97.314    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000    97.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000    97.542    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    97.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071    98.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303    99.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000    99.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.801 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   100.710    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   100.834 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   101.457    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   101.581 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   102.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   102.130 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   102.878    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   103.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   103.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   103.706 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   104.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   104.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   105.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   105.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   106.602    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   106.726 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   106.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   107.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   107.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.478 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   108.441    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   108.742 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   109.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   109.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   110.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   110.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   111.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   111.599 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   112.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   112.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   112.807    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   112.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   113.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   113.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   113.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   113.940    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   115.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   115.739 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   116.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   116.533 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   117.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   117.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   118.521    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   118.645 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   119.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   119.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   119.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.793 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   119.793    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.064 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   120.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   121.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   121.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   121.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   122.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   122.787 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   123.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   124.063 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.291 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   124.291    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.405 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   124.405    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.519 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   124.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.832 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   126.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   126.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   126.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.752 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   126.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.980 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   127.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   128.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   128.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   129.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   129.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   129.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   130.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   130.386 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   131.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   131.745 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   132.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   132.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   133.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   133.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   133.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   134.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   134.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   134.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   134.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   134.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   134.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   136.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   136.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   137.559    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   137.683 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   138.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   138.812 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   139.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   139.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   140.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   140.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   140.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   141.290 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   141.290    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.605 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   142.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   142.546 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   143.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   143.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   144.484    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   144.608 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   145.588    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   145.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   146.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   146.447 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   146.447    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   146.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   147.848    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   148.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   148.832    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   148.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   149.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   149.787 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   150.259    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   150.383 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   150.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   151.446 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   151.446    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.560 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   151.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   151.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   151.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.902 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   151.902    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   152.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   152.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[1]
                         net (fo=56, routed)          0.939   153.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1213
    SLICE_X54Y131        LUT2 (Prop_lut2_I1_O)        0.303   153.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_664/O
                         net (fo=1, routed)           0.000   153.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_1[1]
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   154.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           1.097   155.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387_n_0
    SLICE_X57Y136        LUT4 (Prop_lut4_I0_O)        0.124   155.347 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218/O
                         net (fo=1, routed)           0.795   156.141    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_n_0
    SLICE_X60Y136        LUT5 (Prop_lut5_I4_O)        0.124   156.265 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126/O
                         net (fo=1, routed)           0.283   156.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126_n_0
    SLICE_X63Y136        LUT6 (Prop_lut6_I5_O)        0.124   156.672 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57/O
                         net (fo=2, routed)           0.596   157.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57_n_0
    SLICE_X64Y136        LUT6 (Prop_lut6_I2_O)        0.124   157.392 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_comp/O
                         net (fo=22, routed)          1.031   158.423    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I3_O)        0.124   158.547 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_6/O
                         net (fo=1, routed)           0.398   158.945    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_6_n_0
    SLICE_X65Y138        LUT6 (Prop_lut6_I5_O)        0.124   159.069 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_1/O
                         net (fo=1, routed)           0.000   159.069    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-1]
    SLICE_X65Y138        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.712     2.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X65Y138        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-1]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        158.989ns  (logic 49.564ns (31.175%)  route 109.425ns (68.826%))
  Logic Levels:           231  (CARRY4=84 DSP48E1=1 LUT1=2 LUT2=20 LUT3=10 LUT4=23 LUT5=21 LUT6=70)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_30
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889     4.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124     4.654 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078     5.731    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124     5.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660     6.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386     7.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399     7.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443     8.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664     8.903    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124     9.027 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000     9.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001     9.520    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.677 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    10.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    10.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    11.404    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    12.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    12.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    13.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.556 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    13.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    14.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    14.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    14.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.557 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    14.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.989 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    16.143    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    16.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    17.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    17.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    18.412    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.536 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    19.111    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.235 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    19.957    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.081 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    20.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    21.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    22.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    23.133    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    23.250    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.565 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    24.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    24.871 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    25.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    25.533 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    25.871    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    25.995 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    26.805    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    26.929 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    27.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    27.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    27.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    28.122 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    28.661    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    28.785 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    28.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    29.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    30.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    30.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    30.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    30.817 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    31.280    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.404 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    31.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    32.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    33.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    34.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.435 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    34.435    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    34.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    34.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    34.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    34.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    36.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    36.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    36.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.174 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    38.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.211 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    38.662    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    38.786 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    39.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    39.563 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    40.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    40.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    40.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    41.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    42.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.671 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    43.516    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.640 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    44.132    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    44.256 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    44.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    44.818 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    44.818    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    45.350    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.464 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    45.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.735 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    46.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    46.928 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    47.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    48.075 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    48.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    48.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    49.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    49.585 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    50.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    50.828    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    50.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    51.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    52.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    52.627 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    52.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.741 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    52.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    52.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    52.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.303 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    53.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    54.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    55.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    55.297 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    55.800    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    55.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    56.671    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    56.795 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    57.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    57.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    57.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.867 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    57.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.984 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    57.984    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    58.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    59.261 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    60.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    60.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    61.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    61.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    61.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    62.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    62.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    63.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    63.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.628 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.742 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    63.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    63.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.104 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    65.384    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    65.686 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    65.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    66.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    67.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    67.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    68.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    68.242 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    69.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    69.601 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    70.065    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    70.189 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    70.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    70.730 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    71.600    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    71.724 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    72.147    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    72.565    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.689 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    73.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    73.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    73.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    73.779 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    74.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    74.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    74.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    74.901 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    75.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    75.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    75.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    75.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    76.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    76.336 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    76.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    76.892 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    77.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    77.178 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    77.937    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    78.061 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    78.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.593 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    78.593    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.815 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    79.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    79.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    80.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    80.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    81.588    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    81.712 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    82.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    82.788 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    83.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    83.940 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    84.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    84.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    85.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    86.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    86.346    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    86.744 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    86.744    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    86.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.192 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217    88.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303    88.712 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452    89.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    89.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020    90.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124    90.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670    91.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124    91.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605    91.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124    91.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000    91.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    92.210 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159    93.369    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307    93.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340    94.017    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    94.141 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060    95.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124    95.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742    96.067    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124    96.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510    96.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    97.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000    97.086    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000    97.200    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.314 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000    97.314    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000    97.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000    97.542    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    97.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071    98.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303    99.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000    99.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.801 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   100.710    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   100.834 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   101.457    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   101.581 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   102.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   102.130 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   102.878    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   103.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   103.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   103.706 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   104.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   104.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   105.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   105.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   106.602    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   106.726 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   106.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   107.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   107.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.478 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   108.441    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   108.742 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   109.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   109.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   110.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   110.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   111.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   111.599 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   112.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   112.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   112.807    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   112.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   113.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   113.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   113.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   113.940    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   115.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   115.739 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   116.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   116.533 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   117.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   117.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   118.521    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   118.645 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   119.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   119.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   119.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.793 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   119.793    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.064 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   120.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   121.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   121.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   121.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   122.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   122.787 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   123.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   124.063 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.291 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   124.291    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.405 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   124.405    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.519 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   124.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.832 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   126.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   126.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   126.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.752 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   126.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.980 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   127.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   128.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   128.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   129.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   129.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   129.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   130.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   130.386 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   131.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   131.745 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   132.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   132.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   133.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   133.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   133.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   134.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   134.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   134.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   134.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   134.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   134.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   136.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   136.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   137.559    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   137.683 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   138.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   138.812 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   139.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   139.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   140.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   140.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   140.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   141.290 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   141.290    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.605 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   142.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   142.546 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   143.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   143.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   144.484    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   144.608 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   145.588    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   145.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   146.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   146.447 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   146.447    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   146.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   147.848    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   148.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   148.832    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   148.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   149.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   149.787 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   150.259    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   150.383 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   150.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   151.446 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   151.446    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.560 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   151.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   151.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   151.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.902 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   151.902    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   152.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   152.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[1]
                         net (fo=56, routed)          0.939   153.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1213
    SLICE_X54Y131        LUT2 (Prop_lut2_I1_O)        0.303   153.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_664/O
                         net (fo=1, routed)           0.000   153.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_1[1]
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   154.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           1.097   155.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387_n_0
    SLICE_X57Y136        LUT4 (Prop_lut4_I0_O)        0.124   155.347 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218/O
                         net (fo=1, routed)           0.795   156.141    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_n_0
    SLICE_X60Y136        LUT5 (Prop_lut5_I4_O)        0.124   156.265 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126/O
                         net (fo=1, routed)           0.283   156.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126_n_0
    SLICE_X63Y136        LUT6 (Prop_lut6_I5_O)        0.124   156.672 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57/O
                         net (fo=2, routed)           0.596   157.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57_n_0
    SLICE_X64Y136        LUT6 (Prop_lut6_I2_O)        0.124   157.392 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_comp/O
                         net (fo=22, routed)          1.177   158.570    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_n_0
    SLICE_X66Y139        LUT6 (Prop_lut6_I3_O)        0.124   158.694 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-4]_i_2/O
                         net (fo=1, routed)           0.171   158.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-4]_i_2_n_0
    SLICE_X66Y139        LUT6 (Prop_lut6_I5_O)        0.124   158.989 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-4]_i_1/O
                         net (fo=1, routed)           0.000   158.989    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-4]
    SLICE_X66Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.713     2.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X66Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-4]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        158.951ns  (logic 49.564ns (31.182%)  route 109.387ns (68.818%))
  Logic Levels:           231  (CARRY4=84 DSP48E1=1 LUT1=2 LUT2=20 LUT3=10 LUT4=23 LUT5=21 LUT6=70)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_30
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889     4.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124     4.654 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078     5.731    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124     5.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660     6.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386     7.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399     7.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443     8.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664     8.903    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124     9.027 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000     9.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001     9.520    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.677 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    10.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    10.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    11.404    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    12.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    12.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    13.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.556 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    13.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    14.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    14.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    14.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.557 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    14.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.989 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    16.143    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    16.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    17.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    17.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    18.412    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.536 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    19.111    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.235 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    19.957    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.081 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    20.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    21.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    22.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    23.133    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    23.250    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.565 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    24.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    24.871 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    25.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    25.533 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    25.871    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    25.995 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    26.805    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    26.929 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    27.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    27.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    27.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    28.122 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    28.661    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    28.785 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    28.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    29.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    30.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    30.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    30.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    30.817 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    31.280    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.404 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    31.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    32.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    33.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    34.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.435 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    34.435    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    34.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    34.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    34.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    34.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    36.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    36.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    36.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.174 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    38.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.211 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    38.662    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    38.786 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    39.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    39.563 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    40.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    40.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    40.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    41.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    42.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.671 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    43.516    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.640 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    44.132    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    44.256 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    44.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    44.818 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    44.818    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    45.350    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.464 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    45.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.735 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    46.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    46.928 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    47.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    48.075 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    48.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    48.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    49.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    49.585 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    50.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    50.828    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    50.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    51.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    52.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    52.627 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    52.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.741 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    52.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    52.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    52.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.303 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    53.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    54.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    55.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    55.297 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    55.800    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    55.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    56.671    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    56.795 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    57.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    57.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    57.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.867 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    57.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.984 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    57.984    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    58.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    59.261 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    60.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    60.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    61.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    61.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    61.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    62.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    62.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    63.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    63.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.628 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.742 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    63.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    63.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.104 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    65.384    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    65.686 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    65.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    66.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    67.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    67.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    68.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    68.242 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    69.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    69.601 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    70.065    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    70.189 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    70.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    70.730 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    71.600    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    71.724 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    72.147    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    72.565    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.689 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    73.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    73.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    73.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    73.779 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    74.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    74.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    74.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    74.901 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    75.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    75.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    75.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    75.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    76.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    76.336 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    76.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    76.892 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    77.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    77.178 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    77.937    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    78.061 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    78.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.593 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    78.593    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.815 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    79.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    79.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    80.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    80.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    81.588    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    81.712 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    82.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    82.788 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    83.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    83.940 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    84.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    84.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    85.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    86.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    86.346    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    86.744 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    86.744    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    86.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.192 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217    88.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303    88.712 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452    89.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    89.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020    90.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124    90.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670    91.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124    91.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605    91.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124    91.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000    91.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    92.210 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159    93.369    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307    93.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340    94.017    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    94.141 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060    95.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124    95.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742    96.067    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124    96.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510    96.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    97.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000    97.086    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000    97.200    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.314 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000    97.314    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000    97.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000    97.542    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    97.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071    98.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303    99.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000    99.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.801 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   100.710    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   100.834 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   101.457    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   101.581 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   102.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   102.130 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   102.878    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   103.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   103.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   103.706 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   104.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   104.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   105.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   105.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   106.602    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   106.726 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   106.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   107.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   107.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.478 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   108.441    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   108.742 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   109.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   109.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   110.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   110.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   111.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   111.599 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   112.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   112.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   112.807    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   112.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   113.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   113.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   113.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   113.940    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   115.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   115.739 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   116.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   116.533 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   117.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   117.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   118.521    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   118.645 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   119.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   119.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   119.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.793 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   119.793    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.064 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   120.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   121.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   121.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   121.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   122.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   122.787 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   123.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   124.063 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.291 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   124.291    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.405 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   124.405    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.519 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   124.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.832 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   126.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   126.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   126.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.752 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   126.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.980 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   127.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   128.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   128.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   129.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   129.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   129.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   130.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   130.386 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   131.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   131.745 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   132.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   132.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   133.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   133.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   133.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   134.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   134.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   134.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   134.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   134.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   134.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   136.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   136.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   137.559    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   137.683 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   138.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   138.812 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   139.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   139.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   140.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   140.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   140.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   141.290 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   141.290    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.605 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   142.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   142.546 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   143.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   143.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   144.484    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   144.608 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   145.588    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   145.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   146.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   146.447 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   146.447    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   146.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   147.848    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   148.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   148.832    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   148.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   149.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   149.787 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   150.259    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   150.383 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   150.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   151.446 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   151.446    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.560 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   151.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   151.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   151.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.902 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   151.902    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   152.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   152.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[1]
                         net (fo=56, routed)          0.939   153.289    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1213
    SLICE_X54Y131        LUT2 (Prop_lut2_I1_O)        0.303   153.592 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_664/O
                         net (fo=1, routed)           0.000   153.592    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_1[1]
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   154.125 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           1.097   155.223    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_387_n_0
    SLICE_X57Y136        LUT4 (Prop_lut4_I0_O)        0.124   155.347 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218/O
                         net (fo=1, routed)           0.795   156.141    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_218_n_0
    SLICE_X60Y136        LUT5 (Prop_lut5_I4_O)        0.124   156.265 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126/O
                         net (fo=1, routed)           0.283   156.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_126_n_0
    SLICE_X63Y136        LUT6 (Prop_lut6_I5_O)        0.124   156.672 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57/O
                         net (fo=2, routed)           0.596   157.268    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_57_n_0
    SLICE_X64Y136        LUT6 (Prop_lut6_I2_O)        0.124   157.392 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_comp/O
                         net (fo=22, routed)          0.555   157.947    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_24_n_0
    SLICE_X67Y142        LUT6 (Prop_lut6_I3_O)        0.124   158.071 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-16]_i_2/O
                         net (fo=1, routed)           0.756   158.827    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-16]_i_2_n_0
    SLICE_X65Y138        LUT6 (Prop_lut6_I5_O)        0.124   158.951 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-16]_i_1/O
                         net (fo=1, routed)           0.000   158.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-16]
    SLICE_X65Y138        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.712     2.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X65Y138        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-16]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        158.946ns  (logic 49.361ns (31.055%)  route 109.585ns (68.945%))
  Logic Levels:           230  (CARRY4=84 DSP48E1=1 LUT1=2 LUT2=20 LUT3=10 LUT4=23 LUT5=20 LUT6=70)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_30
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889     4.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124     4.654 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078     5.731    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124     5.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660     6.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386     7.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399     7.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443     8.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664     8.903    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124     9.027 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000     9.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001     9.520    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.677 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    10.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    10.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    11.404    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    12.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    12.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    13.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.556 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    13.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    14.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    14.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    14.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.557 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    14.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.989 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    16.143    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    16.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    17.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    17.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    18.412    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.536 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    19.111    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.235 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    19.957    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.081 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    20.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    21.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    22.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    23.133    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    23.250    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.565 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    24.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    24.871 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    25.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    25.533 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    25.871    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    25.995 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    26.805    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    26.929 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    27.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    27.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    27.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    28.122 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    28.661    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    28.785 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    28.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    29.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    30.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    30.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    30.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    30.817 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    31.280    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.404 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    31.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    32.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    33.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    34.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.435 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    34.435    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    34.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    34.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    34.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    34.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    36.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    36.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    36.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.174 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    38.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.211 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    38.662    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    38.786 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    39.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    39.563 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    40.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    40.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    40.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    41.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    42.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.671 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    43.516    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.640 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    44.132    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    44.256 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    44.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    44.818 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    44.818    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    45.350    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.464 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    45.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.735 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    46.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    46.928 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    47.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    48.075 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    48.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    48.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    49.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    49.585 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    50.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    50.828    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    50.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    51.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    52.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    52.627 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    52.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.741 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    52.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    52.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    52.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.303 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    53.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    54.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    55.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    55.297 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    55.800    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    55.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    56.671    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    56.795 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    57.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    57.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    57.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.867 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    57.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.984 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    57.984    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    58.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    59.261 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    60.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    60.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    61.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    61.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    61.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    62.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    62.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    63.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    63.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.628 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.742 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    63.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    63.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.104 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    65.384    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    65.686 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    65.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    66.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    67.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    67.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    68.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    68.242 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    69.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    69.601 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    70.065    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    70.189 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    70.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    70.730 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    71.600    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    71.724 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    72.147    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    72.565    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.689 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    73.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    73.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    73.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    73.779 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    74.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    74.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    74.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    74.901 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    75.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    75.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    75.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    75.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    76.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    76.336 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    76.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    76.892 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    77.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    77.178 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    77.937    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    78.061 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    78.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.593 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    78.593    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.815 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    79.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    79.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    80.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    80.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    81.588    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    81.712 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    82.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    82.788 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    83.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    83.940 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    84.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    84.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    85.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    86.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    86.346    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    86.744 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    86.744    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    86.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.192 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217    88.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303    88.712 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452    89.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    89.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020    90.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124    90.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670    91.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124    91.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605    91.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124    91.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000    91.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    92.210 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159    93.369    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307    93.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340    94.017    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    94.141 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060    95.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124    95.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742    96.067    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124    96.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510    96.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    97.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000    97.086    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000    97.200    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.314 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000    97.314    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000    97.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000    97.542    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    97.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071    98.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303    99.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000    99.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.801 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   100.710    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   100.834 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   101.457    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   101.581 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   102.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   102.130 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   102.878    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   103.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   103.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   103.706 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   104.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   104.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   105.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   105.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   106.602    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   106.726 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   106.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   107.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   107.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.478 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   108.441    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   108.742 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   109.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   109.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   110.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   110.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   111.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   111.599 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   112.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   112.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   112.807    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   112.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   113.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   113.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   113.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   113.940    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   115.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   115.739 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   116.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   116.533 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   117.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   117.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   118.521    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   118.645 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   119.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   119.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   119.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.793 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   119.793    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.064 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   120.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   121.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   121.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   121.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   122.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   122.787 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   123.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   124.063 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.291 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   124.291    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.405 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   124.405    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.519 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   124.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.832 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   126.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   126.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   126.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.752 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   126.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.980 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   127.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   128.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   128.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   129.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   129.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   129.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   130.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   130.386 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   131.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   131.745 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   132.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   132.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   133.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   133.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   133.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   134.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   134.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   134.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   134.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   134.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   134.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   136.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   136.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   137.559    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   137.683 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   138.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   138.812 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   139.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   139.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   140.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   140.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   140.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   141.290 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   141.290    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.605 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   142.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   142.546 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   143.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   143.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   144.484    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   144.608 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   145.588    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   145.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   146.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   146.447 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   146.447    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   146.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   147.848    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   148.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   148.832    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   148.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   149.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   149.787 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   150.259    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   150.383 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   150.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   151.446 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   151.446    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.560 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   151.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   151.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   151.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.902 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   151.902    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   152.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   152.255 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   153.423    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   153.725 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   153.725    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.275 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   155.288    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   155.412 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   156.167    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   156.291 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   156.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   156.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   157.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   157.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.906   158.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X66Y141        LUT6 (Prop_lut6_I3_O)        0.124   158.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-3]_i_1/O
                         net (fo=1, routed)           0.000   158.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-3]
    SLICE_X66Y141        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.714     2.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X66Y141        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-3]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        158.946ns  (logic 49.361ns (31.055%)  route 109.585ns (68.945%))
  Logic Levels:           230  (CARRY4=84 DSP48E1=1 LUT1=2 LUT2=20 LUT3=10 LUT4=23 LUT5=20 LUT6=70)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_30
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889     4.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124     4.654 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078     5.731    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124     5.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660     6.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386     7.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399     7.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443     8.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664     8.903    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124     9.027 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000     9.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001     9.520    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.677 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    10.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    10.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    11.404    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    12.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    12.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    13.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.556 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    13.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    14.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    14.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    14.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.557 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    14.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.989 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    16.143    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    16.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    17.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    17.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    18.412    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.536 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    19.111    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.235 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    19.957    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.081 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    20.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    21.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    22.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    23.133    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    23.250    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.565 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    24.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    24.871 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    25.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    25.533 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    25.871    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    25.995 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    26.805    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    26.929 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    27.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    27.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    27.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    28.122 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    28.661    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    28.785 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    28.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    29.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    30.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    30.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    30.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    30.817 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    31.280    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.404 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    31.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    32.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    33.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    34.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.435 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    34.435    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    34.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    34.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    34.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    34.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    36.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    36.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    36.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.174 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    38.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.211 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    38.662    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    38.786 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    39.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    39.563 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    40.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    40.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    40.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    41.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    42.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.671 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    43.516    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.640 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    44.132    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    44.256 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    44.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    44.818 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    44.818    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    45.350    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.464 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    45.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.735 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    46.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    46.928 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    47.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    48.075 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    48.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    48.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    49.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    49.585 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    50.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    50.828    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    50.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    51.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    52.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    52.627 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    52.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.741 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    52.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    52.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    52.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.303 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    53.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    54.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    55.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    55.297 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    55.800    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    55.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    56.671    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    56.795 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    57.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    57.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    57.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.867 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    57.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.984 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    57.984    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    58.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    59.261 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    60.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    60.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    61.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    61.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    61.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    62.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    62.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    63.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    63.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.628 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.742 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    63.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    63.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.104 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    65.384    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    65.686 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    65.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    66.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    67.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    67.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    68.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    68.242 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    69.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    69.601 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    70.065    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    70.189 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    70.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    70.730 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    71.600    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    71.724 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    72.147    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    72.565    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.689 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    73.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    73.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    73.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    73.779 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    74.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    74.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    74.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    74.901 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    75.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    75.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    75.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    75.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    76.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    76.336 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    76.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    76.892 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    77.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    77.178 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    77.937    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    78.061 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    78.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.593 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    78.593    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.815 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    79.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    79.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    80.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    80.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    81.588    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    81.712 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    82.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    82.788 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    83.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    83.940 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    84.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    84.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    85.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    86.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    86.346    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    86.744 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    86.744    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    86.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.192 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217    88.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303    88.712 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452    89.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    89.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020    90.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124    90.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670    91.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124    91.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605    91.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124    91.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000    91.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    92.210 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159    93.369    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307    93.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340    94.017    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    94.141 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060    95.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124    95.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742    96.067    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124    96.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510    96.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    97.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000    97.086    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000    97.200    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.314 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000    97.314    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000    97.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000    97.542    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    97.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071    98.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303    99.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000    99.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.801 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   100.710    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   100.834 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   101.457    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   101.581 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   102.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   102.130 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   102.878    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   103.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   103.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   103.706 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   104.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   104.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   105.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   105.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   106.602    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   106.726 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   106.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   107.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   107.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.478 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   108.441    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   108.742 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   109.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   109.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   110.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   110.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   111.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   111.599 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   112.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   112.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   112.807    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   112.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   113.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   113.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   113.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   113.940    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   115.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   115.739 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   116.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   116.533 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   117.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   117.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   118.521    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   118.645 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   119.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   119.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   119.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.793 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   119.793    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.064 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   120.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   121.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   121.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   121.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   122.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   122.787 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   123.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   124.063 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.291 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   124.291    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.405 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   124.405    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.519 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   124.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.832 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   126.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   126.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   126.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.752 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   126.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.980 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   127.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   128.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   128.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   129.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   129.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   129.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   130.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   130.386 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   131.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   131.745 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   132.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   132.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   133.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   133.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   133.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   134.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   134.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   134.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   134.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   134.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   134.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   136.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   136.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   137.559    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   137.683 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   138.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   138.812 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   139.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   139.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   140.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   140.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   140.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   141.290 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   141.290    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.605 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   142.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   142.546 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   143.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   143.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   144.484    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   144.608 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   145.588    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   145.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   146.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   146.447 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   146.447    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   146.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   147.848    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   148.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   148.832    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   148.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   149.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   149.787 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   150.259    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   150.383 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   150.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   151.446 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   151.446    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.560 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   151.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   151.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   151.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.902 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   151.902    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   152.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   152.255 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   153.423    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   153.725 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   153.725    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.275 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   155.288    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   155.412 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   156.167    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   156.291 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   156.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   156.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   157.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   157.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.906   158.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I1_O)        0.124   158.946 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[1]_i_1_comp/O
                         net (fo=1, routed)           0.000   158.946    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[1]
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.713     2.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        158.943ns  (logic 49.361ns (31.056%)  route 109.582ns (68.944%))
  Logic Levels:           230  (CARRY4=84 DSP48E1=1 LUT1=2 LUT2=20 LUT3=10 LUT4=23 LUT5=20 LUT6=70)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_30
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889     4.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124     4.654 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078     5.731    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124     5.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660     6.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386     7.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399     7.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443     8.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664     8.903    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124     9.027 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000     9.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001     9.520    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.677 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    10.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    10.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    11.404    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    12.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    12.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    13.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.556 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    13.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    14.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    14.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    14.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.557 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    14.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.989 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    16.143    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    16.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    17.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    17.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    18.412    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.536 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    19.111    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.235 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    19.957    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.081 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    20.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    21.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    22.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    23.133    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    23.250    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.565 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    24.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    24.871 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    25.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    25.533 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    25.871    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    25.995 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    26.805    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    26.929 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    27.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    27.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    27.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    28.122 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    28.661    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    28.785 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    28.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    29.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    30.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    30.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    30.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    30.817 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    31.280    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.404 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    31.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    32.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    33.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    34.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.435 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    34.435    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    34.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    34.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    34.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    34.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    36.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    36.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    36.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.174 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    38.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.211 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    38.662    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    38.786 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    39.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    39.563 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    40.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    40.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    40.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    41.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    42.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.671 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    43.516    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.640 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    44.132    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    44.256 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    44.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    44.818 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    44.818    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    45.350    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.464 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    45.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.735 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    46.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    46.928 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    47.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    48.075 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    48.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    48.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    49.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    49.585 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    50.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    50.828    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    50.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    51.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    52.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    52.627 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    52.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.741 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    52.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    52.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    52.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.303 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    53.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    54.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    55.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    55.297 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    55.800    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    55.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    56.671    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    56.795 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    57.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    57.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    57.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.867 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    57.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.984 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    57.984    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    58.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    59.261 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    60.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    60.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    61.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    61.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    61.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    62.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    62.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    63.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    63.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.628 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.742 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    63.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    63.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.104 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    65.384    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    65.686 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    65.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    66.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    67.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    67.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    68.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    68.242 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    69.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    69.601 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    70.065    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    70.189 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    70.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    70.730 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    71.600    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    71.724 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    72.147    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    72.565    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.689 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    73.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    73.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    73.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    73.779 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    74.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    74.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    74.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    74.901 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    75.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    75.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    75.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    75.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    76.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    76.336 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    76.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    76.892 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    77.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    77.178 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    77.937    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    78.061 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    78.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.593 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    78.593    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.815 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    79.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    79.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    80.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    80.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    81.588    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    81.712 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    82.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    82.788 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    83.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    83.940 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    84.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    84.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    85.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    86.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    86.346    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    86.744 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    86.744    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    86.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.192 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217    88.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303    88.712 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452    89.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    89.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020    90.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124    90.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670    91.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124    91.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605    91.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124    91.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000    91.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    92.210 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159    93.369    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307    93.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340    94.017    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    94.141 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060    95.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124    95.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742    96.067    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124    96.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510    96.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    97.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000    97.086    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000    97.200    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.314 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000    97.314    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000    97.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000    97.542    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    97.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071    98.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303    99.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000    99.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.801 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   100.710    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   100.834 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   101.457    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   101.581 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   102.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   102.130 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   102.878    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   103.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   103.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   103.706 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   104.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   104.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   105.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   105.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   106.602    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   106.726 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   106.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   107.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   107.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.478 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   108.441    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   108.742 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   109.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   109.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   110.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   110.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   111.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   111.599 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   112.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   112.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   112.807    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   112.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   113.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   113.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   113.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   113.940    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   115.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   115.739 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   116.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   116.533 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   117.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   117.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   118.521    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   118.645 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   119.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   119.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   119.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.793 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   119.793    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.064 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   120.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   121.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   121.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   121.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   122.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   122.787 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   123.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   124.063 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.291 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   124.291    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.405 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   124.405    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.519 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   124.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.832 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   126.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   126.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   126.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.752 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   126.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.980 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   127.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   128.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   128.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   129.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   129.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   129.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   130.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   130.386 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   131.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   131.745 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   132.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   132.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   133.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   133.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   133.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   134.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   134.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   134.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   134.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   134.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   134.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   136.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   136.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   137.559    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   137.683 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   138.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   138.812 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   139.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   139.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   140.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   140.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   140.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   141.290 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   141.290    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.605 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   142.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   142.546 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   143.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   143.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   144.484    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   144.608 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   145.588    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   145.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   146.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   146.447 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   146.447    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   146.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   147.848    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   148.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   148.832    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   148.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   149.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   149.787 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   150.259    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   150.383 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   150.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   151.446 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   151.446    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.560 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   151.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   151.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   151.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.902 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   151.902    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   152.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   152.255 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   153.423    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   153.725 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   153.725    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.275 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   155.288    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   155.412 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   156.167    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   156.291 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   156.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   156.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   157.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   157.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.903   158.819    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I2_O)        0.124   158.943 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_1_comp/O
                         net (fo=1, routed)           0.000   158.943    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[3]
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.713     2.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        158.941ns  (logic 49.361ns (31.056%)  route 109.580ns (68.944%))
  Logic Levels:           230  (CARRY4=84 DSP48E1=1 LUT1=2 LUT2=20 LUT3=10 LUT4=23 LUT5=20 LUT6=70)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_30
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889     4.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124     4.654 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078     5.731    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124     5.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660     6.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386     7.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399     7.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443     8.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664     8.903    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124     9.027 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000     9.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001     9.520    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.677 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    10.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    10.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    11.404    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    12.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    12.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    13.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.556 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    13.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    14.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    14.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    14.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.557 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    14.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.989 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    16.143    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    16.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    17.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    17.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    18.412    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.536 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    19.111    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.235 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    19.957    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.081 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    20.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    21.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    22.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    23.133    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    23.250    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.565 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    24.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    24.871 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    25.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    25.533 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    25.871    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    25.995 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    26.805    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    26.929 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    27.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    27.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    27.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    28.122 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    28.661    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    28.785 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    28.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    29.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    30.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    30.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    30.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    30.817 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    31.280    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.404 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    31.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    32.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    33.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    34.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.435 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    34.435    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    34.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    34.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    34.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    34.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    36.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    36.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    36.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.174 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    38.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.211 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    38.662    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    38.786 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    39.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    39.563 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    40.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    40.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    40.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    41.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    42.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.671 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    43.516    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.640 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    44.132    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    44.256 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    44.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    44.818 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    44.818    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    45.350    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.464 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    45.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.735 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    46.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    46.928 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    47.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    48.075 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    48.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    48.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    49.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    49.585 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    50.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    50.828    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    50.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    51.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    52.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    52.627 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    52.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.741 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    52.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    52.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    52.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.303 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    53.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    54.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    55.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    55.297 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    55.800    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    55.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    56.671    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    56.795 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    57.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    57.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    57.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.867 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    57.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.984 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    57.984    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    58.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    59.261 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    60.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    60.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    61.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    61.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    61.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    62.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    62.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    63.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    63.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.628 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.742 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    63.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    63.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.104 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    65.384    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    65.686 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    65.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    66.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    67.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    67.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    68.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    68.242 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    69.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    69.601 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    70.065    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    70.189 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    70.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    70.730 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    71.600    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    71.724 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    72.147    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    72.565    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.689 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    73.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    73.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    73.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    73.779 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    74.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    74.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    74.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    74.901 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    75.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    75.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    75.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    75.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    76.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    76.336 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    76.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    76.892 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    77.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    77.178 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    77.937    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    78.061 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    78.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.593 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    78.593    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.815 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    79.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    79.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    80.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    80.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    81.588    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    81.712 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    82.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    82.788 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    83.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    83.940 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    84.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    84.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    85.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    86.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    86.346    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    86.744 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    86.744    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    86.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.192 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217    88.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303    88.712 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452    89.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    89.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020    90.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124    90.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670    91.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124    91.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605    91.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124    91.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000    91.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    92.210 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159    93.369    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307    93.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340    94.017    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    94.141 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060    95.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124    95.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742    96.067    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124    96.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510    96.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    97.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000    97.086    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000    97.200    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.314 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000    97.314    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000    97.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000    97.542    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    97.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071    98.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303    99.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000    99.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.801 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   100.710    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   100.834 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   101.457    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   101.581 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   102.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   102.130 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   102.878    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   103.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   103.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   103.706 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   104.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   104.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   105.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   105.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   106.602    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   106.726 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   106.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   107.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   107.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.478 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   108.441    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   108.742 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   109.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   109.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   110.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   110.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   111.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   111.599 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   112.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   112.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   112.807    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   112.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   113.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   113.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   113.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   113.940    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   115.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   115.739 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   116.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   116.533 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   117.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   117.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   118.521    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   118.645 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   119.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   119.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   119.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.793 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   119.793    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.064 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   120.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   121.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   121.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   121.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   122.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   122.787 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   123.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   124.063 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.291 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   124.291    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.405 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   124.405    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.519 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   124.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.832 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   126.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   126.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   126.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.752 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   126.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.980 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   127.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   128.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   128.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   129.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   129.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   129.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   130.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   130.386 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   131.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   131.745 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   132.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   132.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   133.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   133.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   133.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   134.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   134.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   134.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   134.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   134.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   134.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   136.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   136.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   137.559    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   137.683 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   138.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   138.812 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   139.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   139.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   140.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   140.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   140.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   141.290 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   141.290    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.605 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   142.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   142.546 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   143.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   143.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   144.484    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   144.608 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   145.588    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   145.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   146.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   146.447 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   146.447    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   146.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   147.848    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   148.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   148.832    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   148.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   149.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   149.787 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   150.259    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   150.383 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   150.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   151.446 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   151.446    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.560 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   151.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   151.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   151.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.902 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   151.902    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   152.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   152.255 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   153.423    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   153.725 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   153.725    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.275 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   155.288    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   155.412 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   156.167    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   156.291 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   156.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   156.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   157.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   157.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.901   158.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X66Y139        LUT6 (Prop_lut6_I3_O)        0.124   158.941 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-2]_i_1/O
                         net (fo=1, routed)           0.000   158.941    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-2]
    SLICE_X66Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.713     2.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X66Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-2]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        158.899ns  (logic 49.361ns (31.064%)  route 109.538ns (68.936%))
  Logic Levels:           230  (CARRY4=84 DSP48E1=1 LUT1=2 LUT2=20 LUT3=10 LUT4=23 LUT5=20 LUT6=70)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y18          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1_n_30
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[16])
                                                      3.639     3.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[16]
                         net (fo=10, routed)          0.889     4.530    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/l292_in
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.124     4.654 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963/O
                         net (fo=3, routed)           1.078     5.731    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12963_n_0
    SLICE_X109Y46        LUT6 (Prop_lut6_I4_O)        0.124     5.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960/O
                         net (fo=2, routed)           0.660     6.515    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12960_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980/O
                         net (fo=15, routed)          0.386     7.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12980_n_0
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.124     7.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983/O
                         net (fo=3, routed)           0.399     7.548    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12983_n_0
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978/O
                         net (fo=2, routed)           0.443     8.115    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12978_n_0
    SLICE_X110Y48        LUT4 (Prop_lut4_I1_O)        0.124     8.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726/O
                         net (fo=2, routed)           0.664     8.903    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9726_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I3_O)        0.124     9.027 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9730_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877/CO[3]
                         net (fo=1, routed)           0.000     9.403    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6877_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706/CO[3]
                         net (fo=1, routed)           0.001     9.520    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9706_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.677 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9720/CO[1]
                         net (fo=3, routed)           0.821    10.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/tmp_krn_data_reg[0][0][6]_1[0]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.332    10.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961/O
                         net (fo=1, routed)           0.573    11.404    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12961_n_0
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710/O
                         net (fo=43, routed)          0.832    12.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9710_n_0
    SLICE_X104Y49        LUT6 (Prop_lut6_I5_O)        0.124    12.484 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051/O
                         net (fo=31, routed)          0.948    13.432    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13051_n_0
    SLICE_X98Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.556 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426/O
                         net (fo=1, routed)           0.000    13.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16426_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007/CO[3]
                         net (fo=1, routed)           0.000    14.089    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_13007_n_0
    SLICE_X98Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493/CO[3]
                         net (fo=1, routed)           0.000    14.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29493_n_0
    SLICE_X98Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492/CO[3]
                         net (fo=1, routed)           0.000    14.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_29492_n_0
    SLICE_X98Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525/CO[3]
                         net (fo=1, routed)           0.001    14.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26525_n_0
    SLICE_X98Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.557 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26524_n_0
    SLICE_X98Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089/CO[3]
                         net (fo=1, routed)           0.000    14.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23089_n_0
    SLICE_X98Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.989 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23086/O[3]
                         net (fo=56, routed)          1.154    16.143    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift[28]
    SLICE_X97Y48         LUT2 (Prop_lut2_I1_O)        0.307    16.450 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_26651_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.020 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_23170/CO[2]
                         net (fo=1, routed)           0.643    17.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_0[0]
    SLICE_X98Y54         LUT4 (Prop_lut4_I0_O)        0.313    17.976 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646/O
                         net (fo=1, routed)           0.436    18.412    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19646_n_0
    SLICE_X98Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.536 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408/O
                         net (fo=1, routed)           0.575    19.111    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16408_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.235 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003/O
                         net (fo=1, routed)           0.722    19.957    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13003_n_0
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.081 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739/O
                         net (fo=1, routed)           0.563    20.644    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9739_n_0
    SLICE_X93Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.768 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883/O
                         net (fo=47, routed)          1.017    21.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6883_n_0
    SLICE_X93Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.909 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768/O
                         net (fo=3, routed)           0.704    22.613    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9768_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.133 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908/CO[3]
                         net (fo=1, routed)           0.000    23.133    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6908_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753/CO[3]
                         net (fo=1, routed)           0.000    23.250    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9753_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.565 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6897/O[3]
                         net (fo=13, routed)          0.999    24.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9759_0[3]
    SLICE_X101Y59        LUT5 (Prop_lut5_I2_O)        0.307    24.871 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906/O
                         net (fo=3, routed)           0.538    25.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6906_n_0
    SLICE_X100Y61        LUT5 (Prop_lut5_I0_O)        0.124    25.533 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653/O
                         net (fo=1, routed)           0.338    25.871    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4653_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    25.995 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962/O
                         net (fo=77, routed)          0.810    26.805    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2962_n_0
    SLICE_X101Y62        LUT3 (Prop_lut3_I0_O)        0.124    26.929 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944/O
                         net (fo=3, routed)           0.308    27.237    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12944_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124    27.361 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699/O
                         net (fo=9, routed)           0.637    27.998    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9699_n_0
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.124    28.122 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746/O
                         net (fo=35, routed)          0.540    28.661    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9746_n_0
    SLICE_X100Y66        LUT4 (Prop_lut4_I3_O)        0.124    28.785 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895/O
                         net (fo=1, routed)           0.000    28.785    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6895_n_0
    SLICE_X100Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646/CO[3]
                         net (fo=1, routed)           0.000    29.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.552 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6958/CO[0]
                         net (fo=4, routed)           0.622    30.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4646_0[0]
    SLICE_X101Y65        LUT2 (Prop_lut2_I0_O)        0.367    30.541 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887/O
                         net (fo=1, routed)           0.151    30.693    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6887_n_0
    SLICE_X101Y65        LUT6 (Prop_lut6_I5_O)        0.124    30.817 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641/O
                         net (fo=23, routed)          0.464    31.280    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4641_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.404 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955/O
                         net (fo=33, routed)          0.458    31.862    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2955_n_0
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.124    31.986 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630/O
                         net (fo=44, routed)          0.740    32.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4630_n_0
    SLICE_X97Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.850 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6988/O
                         net (fo=48, routed)          0.837    33.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9923_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    34.321 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996/CO[3]
                         net (fo=1, routed)           0.000    34.321    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_6996_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.435 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777/CO[3]
                         net (fo=1, routed)           0.000    34.435    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26777_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.549 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765/CO[3]
                         net (fo=1, routed)           0.000    34.549    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_26765_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269/CO[3]
                         net (fo=1, routed)           0.000    34.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23269_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255/CO[3]
                         net (fo=1, routed)           0.000    34.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23255_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747/CO[3]
                         net (fo=1, routed)           0.000    34.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19747_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.225 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19735/O[1]
                         net (fo=54, routed)          1.113    36.338    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_269
    SLICE_X96Y62         LUT2 (Prop_lut2_I1_O)        0.303    36.641 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23404/O
                         net (fo=1, routed)           0.000    36.641    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_1[1]
    SLICE_X96Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.174 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846/CO[3]
                         net (fo=1, routed)           0.913    38.087    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_19846_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.211 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587/O
                         net (fo=1, routed)           0.451    38.662    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16587_n_0
    SLICE_X93Y65         LUT5 (Prop_lut5_I4_O)        0.124    38.786 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212/O
                         net (fo=1, routed)           0.653    39.439    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13212_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    39.563 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915/O
                         net (fo=1, routed)           0.987    40.550    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9915_n_0
    SLICE_X81Y65         LUT4 (Prop_lut4_I2_O)        0.124    40.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994/O
                         net (fo=1, routed)           0.151    40.825    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6994_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.949 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686/O
                         net (fo=3, routed)           0.943    41.892    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4686_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    42.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974/O
                         net (fo=67, routed)          0.530    42.547    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2974_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    42.671 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957/O
                         net (fo=4, routed)           0.845    43.516    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2957_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.640 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720/O
                         net (fo=4, routed)           0.492    44.132    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1720_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    44.256 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056/O
                         net (fo=2, routed)           0.439    44.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7056_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.124    44.818 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071/O
                         net (fo=1, routed)           0.000    44.818    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7071_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.350 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741/CO[3]
                         net (fo=1, routed)           0.000    45.350    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4741_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.464 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740/CO[3]
                         net (fo=1, routed)           0.000    45.464    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4740_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.735 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3004/CO[0]
                         net (fo=100, routed)         0.820    46.555    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_59
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.373    46.928 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4742/O
                         net (fo=47, routed)          1.024    47.951    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9983_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    48.075 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976/O
                         net (fo=2, routed)           0.650    48.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19976_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    48.850 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692/O
                         net (fo=3, routed)           0.612    49.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16692_n_0
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.124    49.585 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966/O
                         net (fo=1, routed)           0.621    50.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19966_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.330 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683/O
                         net (fo=1, routed)           0.497    50.828    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16683_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124    50.952 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284/O
                         net (fo=1, routed)           0.500    51.451    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13284_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.575 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981/O
                         net (fo=1, routed)           0.654    52.229    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9981_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    52.627 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031/CO[3]
                         net (fo=1, routed)           0.000    52.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7031_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.741 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970/CO[3]
                         net (fo=1, routed)           0.000    52.741    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9970_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.855 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029/CO[3]
                         net (fo=1, routed)           0.000    52.855    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7029_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033/CO[3]
                         net (fo=1, routed)           0.000    52.969    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7033_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.303 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_4722/O[1]
                         net (fo=15, routed)          0.519    53.822    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l154_in
    SLICE_X53Y75         LUT2 (Prop_lut2_I0_O)        0.303    54.125 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721/O
                         net (fo=3, routed)           1.048    55.173    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4721_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    55.297 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983/O
                         net (fo=8, routed)           0.504    55.800    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2983_n_0
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.124    55.924 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728/O
                         net (fo=1, routed)           0.747    56.671    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4728_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124    56.795 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2989/O
                         net (fo=3, routed)           0.435    57.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/DI[0]
    SLICE_X54Y75         LUT2 (Prop_lut2_I1_O)        0.124    57.354 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993/O
                         net (fo=1, routed)           0.000    57.354    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2993_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.867 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    57.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1729_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.984 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780/CO[3]
                         net (fo=1, routed)           0.000    57.984    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1780_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_2985/CO[0]
                         net (fo=5, routed)           0.656    58.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_281
    SLICE_X56Y78         LUT2 (Prop_lut2_I0_O)        0.367    59.261 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996/O
                         net (fo=2, routed)           0.771    60.032    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2996_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I1_O)        0.124    60.156 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733/O
                         net (fo=6, routed)           0.868    61.024    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1733_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    61.148 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1731/O
                         net (fo=64, routed)          0.742    61.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1802_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124    62.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165/O
                         net (fo=50, routed)          0.844    62.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    63.514 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178/CO[3]
                         net (fo=1, routed)           0.000    63.514    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_7178_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.628 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241/CO[3]
                         net (fo=1, routed)           0.000    63.628    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27241_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.742 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240/CO[3]
                         net (fo=1, routed)           0.009    63.751    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_27240_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777/CO[3]
                         net (fo=1, routed)           0.000    63.865    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23777_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.104 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_23776/O[2]
                         net (fo=56, routed)          1.279    65.384    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/shift__0[19]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.302    65.686 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_23918/O
                         net (fo=1, routed)           0.000    65.686    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_1[1]
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312/CO[3]
                         net (fo=1, routed)           0.000    66.236    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_20312_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.350 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894/CO[3]
                         net (fo=1, routed)           1.175    67.525    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16894_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124    67.649 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470/O
                         net (fo=1, routed)           0.469    68.118    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13470_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124    68.242 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176/O
                         net (fo=1, routed)           1.235    69.477    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10176_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I4_O)        0.124    69.601 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179/O
                         net (fo=1, routed)           0.464    70.065    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7179_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124    70.189 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802/O
                         net (fo=1, routed)           0.417    70.606    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4802_n_0
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.124    70.730 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3037/O
                         net (fo=62, routed)          0.869    71.600    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/result29_out
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124    71.724 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242/O
                         net (fo=1, routed)           0.423    72.147    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7242_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.271 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855/O
                         net (fo=1, routed)           0.294    72.565    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4855_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    72.689 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070/O
                         net (fo=2, routed)           0.422    73.112    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3070_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.124    73.236 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781/O
                         net (fo=3, routed)           0.420    73.655    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1781_n_0
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.124    73.779 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000/O
                         net (fo=3, routed)           0.598    74.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3000_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124    74.502 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734/O
                         net (fo=3, routed)           0.275    74.777    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1734_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    74.901 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779/O
                         net (fo=3, routed)           0.307    75.208    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1779_n_0
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.124    75.332 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001/O
                         net (fo=3, routed)           0.456    75.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_3001_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.124    75.912 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782/O
                         net (fo=2, routed)           0.300    76.212    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1782_n_0
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124    76.336 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740/O
                         net (fo=1, routed)           0.432    76.768    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1740_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    76.892 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918/O
                         net (fo=1, routed)           0.162    77.054    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_918_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    77.178 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462/O
                         net (fo=22, routed)          0.759    77.937    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_462_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    78.061 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806/O
                         net (fo=1, routed)           0.000    78.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1806_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.593 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943/CO[3]
                         net (fo=1, routed)           0.000    78.593    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_943_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.815 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_942/O[0]
                         net (fo=55, routed)          0.854    79.670    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1798[0]
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.299    79.969 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570/O
                         net (fo=4, routed)           0.845    80.814    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_13570_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I1_O)        0.124    80.938 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_10305/O
                         net (fo=14, routed)          0.650    81.588    design_1_i/cmp_conv_wrapper_0/U0_n_10
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.124    81.712 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_7352/O
                         net (fo=46, routed)          0.951    82.664    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4981_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.124    82.788 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350/O
                         net (fo=5, routed)           1.029    83.816    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7350_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    83.940 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367/O
                         net (fo=1, routed)           0.869    84.809    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10367_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    84.933 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402/O
                         net (fo=2, routed)           0.950    85.883    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7402_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    86.007 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992/O
                         net (fo=1, routed)           0.339    86.346    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4992_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    86.744 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135/CO[3]
                         net (fo=1, routed)           0.000    86.744    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3135_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098/CO[3]
                         net (fo=1, routed)           0.000    86.858    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_3098_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.192 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1816/O[1]
                         net (fo=12, routed)          1.217    88.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/l22_in
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.303    88.712 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813/O
                         net (fo=1, routed)           0.452    89.163    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6813_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    89.287 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590/O
                         net (fo=1, routed)           1.020    90.308    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4590_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124    90.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2924/O
                         net (fo=6, routed)           0.670    91.102    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/PIX_1_PROC/R[1]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.124    91.226 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_2920/O
                         net (fo=4, routed)           0.605    91.831    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/R[2]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124    91.955 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702/O
                         net (fo=1, routed)           0.000    91.955    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1702_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    92.210 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_903/O[3]
                         net (fo=9, routed)           1.159    93.369    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1325
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.307    93.676 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722/O
                         net (fo=1, routed)           0.340    94.017    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_6722_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    94.141 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_4543/O
                         net (fo=12, routed)          1.060    95.201    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4540_1
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124    95.325 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894/O
                         net (fo=106, routed)         0.742    96.067    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2894_n_0
    SLICE_X59Y92         LUT4 (Prop_lut4_I0_O)        0.124    96.191 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476/O
                         net (fo=3, routed)           0.510    96.701    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    97.086 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032/CO[3]
                         net (fo=1, routed)           0.000    97.086    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16032_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.200 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031/CO[3]
                         net (fo=1, routed)           0.000    97.200    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_16031_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.314 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669/CO[3]
                         net (fo=1, routed)           0.000    97.314    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12669_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.428 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668/CO[3]
                         net (fo=1, routed)           0.000    97.428    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_12668_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.542 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522/CO[3]
                         net (fo=1, routed)           0.000    97.542    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9522_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    97.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9519/O[1]
                         net (fo=56, routed)          1.071    98.948    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1360
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.303    99.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_12785/O
                         net (fo=1, routed)           0.000    99.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_1[1]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.801 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595/CO[3]
                         net (fo=1, routed)           0.909   100.710    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_9595_n_0
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.124   100.834 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781/O
                         net (fo=1, routed)           0.623   101.457    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6781_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.124   101.581 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578/O
                         net (fo=1, routed)           0.425   102.006    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4578_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124   102.130 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903/O
                         net (fo=1, routed)           0.749   102.878    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2903_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.124   103.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_comp_1/O
                         net (fo=1, routed)           0.579   103.582    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1686_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124   103.706 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_comp/O
                         net (fo=31, routed)          0.921   104.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_892_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I2_O)        0.124   104.751 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_182_comp/O
                         net (fo=10, routed)          0.868   105.619    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_190_0[26]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.124   105.743 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_70_comp/O
                         net (fo=15, routed)          0.859   106.602    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_193_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I0_O)        0.124   106.726 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021/O
                         net (fo=1, routed)           0.000   106.726    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1021_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   107.239 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498/CO[3]
                         net (fo=1, routed)           0.000   107.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_498_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.478 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_500/O[2]
                         net (fo=18, routed)          0.963   108.441    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1025[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.301   108.742 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_497/O
                         net (fo=38, routed)          1.054   109.796    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_0
    SLICE_X61Y102        LUT4 (Prop_lut4_I0_O)        0.124   109.920 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470/O
                         net (fo=2, routed)           0.639   110.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5470_n_0
    SLICE_X60Y102        LUT5 (Prop_lut5_I3_O)        0.124   110.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463/O
                         net (fo=1, routed)           0.793   111.475    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_5463_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.124   111.599 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_3436/O
                         net (fo=1, routed)           0.575   112.174    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_0
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.124   112.298 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007/O
                         net (fo=1, routed)           0.508   112.807    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2007_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124   112.931 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_comp/O
                         net (fo=2, routed)           0.509   113.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1058_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I0_O)        0.124   113.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060/O
                         net (fo=1, routed)           0.000   113.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1060_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   113.940 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506/CO[3]
                         net (fo=1, routed)           0.000   113.940    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_506_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_1064/O[2]
                         net (fo=13, routed)          1.259   115.438    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l62_in
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.301   115.739 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507/O
                         net (fo=2, routed)           0.670   116.409    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_507_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124   116.533 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210/O
                         net (fo=9, routed)           1.025   117.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_210_n_0
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124   117.682 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1129/O
                         net (fo=12, routed)          0.839   118.521    design_1_i/cmp_conv_wrapper_0/U0_n_56
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124   118.645 r  design_1_i/cmp_conv_wrapper_0/res_data[8]_i_1065/O
                         net (fo=1, routed)           0.492   119.137    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_1
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.124   119.261 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516/O
                         net (fo=1, routed)           0.000   119.261    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data[8]_i_516_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   119.793 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214/CO[3]
                         net (fo=1, routed)           0.000   119.793    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_214_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   120.064 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/res_data_reg[8]_i_216/CO[0]
                         net (fo=8, routed)           0.629   120.694    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1181
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.373   121.067 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119/O
                         net (fo=2, routed)           0.583   121.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_1119_n_0
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.124   121.773 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_229_comp/O
                         net (fo=37, routed)          0.889   122.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_561_0
    SLICE_X62Y105        LUT5 (Prop_lut5_I4_O)        0.124   122.787 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548/O
                         net (fo=36, routed)          0.676   123.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_548_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601   124.063 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_557_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11131_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.291 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130/CO[3]
                         net (fo=1, routed)           0.000   124.291    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_11130_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.405 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095/CO[3]
                         net (fo=1, routed)           0.000   124.405    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8095_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.519 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094/CO[3]
                         net (fo=1, routed)           0.000   124.519    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_8094_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.832 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_5541/O[3]
                         net (fo=56, routed)          1.212   126.045    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/shift[24]
    SLICE_X59Y117        LUT2 (Prop_lut2_I1_O)        0.306   126.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216/O
                         net (fo=1, routed)           0.000   126.351    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_8216_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.752 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619/CO[3]
                         net (fo=1, routed)           0.000   126.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_5619_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.980 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_3578/CO[2]
                         net (fo=1, routed)           0.815   127.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1149_0[0]
    SLICE_X62Y118        LUT4 (Prop_lut4_I0_O)        0.313   128.107 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130/O
                         net (fo=1, routed)           0.783   128.890    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2130_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I4_O)        0.124   129.014 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_comp/O
                         net (fo=1, routed)           0.573   129.587    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1148_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I2_O)        0.124   129.711 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_comp_2/O
                         net (fo=1, routed)           0.551   130.262    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_556_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124   130.386 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_comp/O
                         net (fo=54, routed)          1.236   131.621    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_81_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I1_O)        0.124   131.745 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_comp/O
                         net (fo=1, routed)           0.485   132.230    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_87_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I4_O)        0.124   132.354 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_comp/O
                         net (fo=2, routed)           0.671   133.025    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_29_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I2_O)        0.124   133.149 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9/O
                         net (fo=18, routed)          0.742   133.891    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_32_0
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124   134.015 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371/O
                         net (fo=1, routed)           0.000   134.015    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_371_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   134.528 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158/CO[3]
                         net (fo=1, routed)           0.000   134.528    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_158_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.645 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156/CO[3]
                         net (fo=1, routed)           0.000   134.645    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_156_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   134.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_57/CO[0]
                         net (fo=142, routed)         1.291   136.191    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]_i_156[0]
    SLICE_X61Y124        LUT6 (Prop_lut6_I0_O)        0.367   136.558 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_474/O
                         net (fo=43, routed)          1.001   137.559    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_820_0
    SLICE_X59Y125        LUT4 (Prop_lut4_I2_O)        0.124   137.683 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685/O
                         net (fo=4, routed)           1.006   138.688    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2685_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124   138.812 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_comp/O
                         net (fo=2, routed)           0.814   139.627    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_n_0
    SLICE_X51Y123        LUT5 (Prop_lut5_I4_O)        0.124   139.751 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_802/O
                         net (fo=4, routed)           0.689   140.440    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1548_0
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124   140.564 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_comp_1/O
                         net (fo=1, routed)           0.330   140.894    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_412_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   141.290 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]_i_164/CO[3]
                         net (fo=1, routed)           0.000   141.290    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_166[0]
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.605 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data_reg[7]_i_121/O[3]
                         net (fo=11, routed)          0.634   142.239    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/l10_in
    SLICE_X52Y124        LUT4 (Prop_lut4_I3_O)        0.307   142.546 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166/O
                         net (fo=2, routed)           1.011   143.556    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_166_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.124   143.680 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63/O
                         net (fo=2, routed)           0.804   144.484    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_63_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I2_O)        0.124   144.608 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_comp_1/O
                         net (fo=21, routed)          0.980   145.588    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[8]_i_19_n_0
    SLICE_X55Y128        LUT5 (Prop_lut5_I4_O)        0.124   145.712 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_78_comp_1/O
                         net (fo=1, routed)           0.611   146.323    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_78_n_0_repN_1_alias
    SLICE_X63Y129        LUT5 (Prop_lut5_I4_O)        0.124   146.447 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[7]_i_37_comp_1/O
                         net (fo=1, routed)           0.000   146.447    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_4[2]
    SLICE_X63Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   146.845 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000   146.845    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.179 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.669   147.848    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X62Y129        LUT2 (Prop_lut2_I0_O)        0.303   148.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65/O
                         net (fo=3, routed)           0.681   148.832    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_65_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124   148.956 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_23/O
                         net (fo=5, routed)           0.706   149.663    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_3
    SLICE_X62Y129        LUT5 (Prop_lut5_I3_O)        0.124   149.787 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_comp/O
                         net (fo=75, routed)          0.472   150.259    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_8_n_0
    SLICE_X62Y128        LUT1 (Prop_lut1_I0_O)        0.124   150.383 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107/O
                         net (fo=1, routed)           0.483   150.866    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_107_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   151.446 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000   151.446    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54_n_0
    SLICE_X59Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.560 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   151.560    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_796_n_0
    SLICE_X59Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.674 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000   151.674    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_802_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.788 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518/CO[3]
                         net (fo=1, routed)           0.000   151.788    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_518_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   151.902 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000   151.902    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_517_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   152.016 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000   152.016    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_302_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   152.255 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_298/O[2]
                         net (fo=56, routed)          1.169   153.423    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1212
    SLICE_X64Y135        LUT2 (Prop_lut2_I0_O)        0.302   153.725 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_558/O
                         net (fo=1, routed)           0.000   153.725    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_1[1]
    SLICE_X64Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   154.275 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320/CO[3]
                         net (fo=1, routed)           1.012   155.288    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_320_n_0
    SLICE_X61Y137        LUT4 (Prop_lut4_I0_O)        0.124   155.412 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194/O
                         net (fo=1, routed)           0.755   156.167    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_194_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124   156.291 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122/O
                         net (fo=2, routed)           0.461   156.752    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_122_n_0
    SLICE_X61Y137        LUT6 (Prop_lut6_I5_O)        0.124   156.876 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56/O
                         net (fo=1, routed)           0.915   157.791    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_56_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I2_O)        0.124   157.915 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.860   158.775    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I3_O)        0.124   158.899 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-19]_i_1/O
                         net (fo=1, routed)           0.000   158.899    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-19]
    SLICE_X67Y141        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       1.714     2.893    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y141        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.002ns  (logic 1.015ns (20.291%)  route 3.987ns (79.709%))
  Logic Levels:           12  (DSP48E1=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3_n_30
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[28]
                         net (fo=16, routed)          0.511     1.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l100_in
    SLICE_X96Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.079 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219/O
                         net (fo=4, routed)           0.485     1.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219_n_0
    SLICE_X86Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.609 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278/O
                         net (fo=9, routed)           0.176     1.786    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638/O
                         net (fo=3, routed)           0.292     2.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.168 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285/O
                         net (fo=16, routed)          0.261     2.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285_n_0
    SLICE_X79Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.474 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122/O
                         net (fo=2, routed)           0.234     2.708    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.753 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.353     3.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X83Y50         LUT4 (Prop_lut4_I3_O)        0.045     3.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_43/O
                         net (fo=6, routed)           0.063     3.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[2]
    SLICE_X83Y50         LUT4 (Prop_lut4_I3_O)        0.045     3.259 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_55/O
                         net (fo=1, routed)           0.863     4.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_55_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I4_O)        0.045     4.167 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_14/O
                         net (fo=18, routed)          0.332     4.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_55_0
    SLICE_X65Y126        LUT4 (Prop_lut4_I3_O)        0.045     4.544 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.414     4.958    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X66Y126        LUT4 (Prop_lut4_I1_O)        0.044     5.002 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_2/O
                         net (fo=1, routed)           0.000     5.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[8]
    SLICE_X66Y126        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.919     1.285    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X66Y126        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.267ns  (logic 1.061ns (20.144%)  route 4.206ns (79.856%))
  Logic Levels:           13  (DSP48E1=1 LUT4=5 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3_n_30
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[28]
                         net (fo=16, routed)          0.511     1.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l100_in
    SLICE_X96Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.079 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219/O
                         net (fo=4, routed)           0.485     1.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219_n_0
    SLICE_X86Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.609 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278/O
                         net (fo=9, routed)           0.176     1.786    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638/O
                         net (fo=3, routed)           0.292     2.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.168 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285/O
                         net (fo=16, routed)          0.261     2.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285_n_0
    SLICE_X79Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.474 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122/O
                         net (fo=2, routed)           0.234     2.708    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.753 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.353     3.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X83Y50         LUT4 (Prop_lut4_I3_O)        0.045     3.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_43/O
                         net (fo=6, routed)           0.063     3.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[2]
    SLICE_X83Y50         LUT4 (Prop_lut4_I3_O)        0.045     3.259 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_55/O
                         net (fo=1, routed)           0.863     4.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_55_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I4_O)        0.045     4.167 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_14/O
                         net (fo=18, routed)          0.332     4.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_55_0
    SLICE_X65Y126        LUT4 (Prop_lut4_I3_O)        0.045     4.544 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.251     4.794    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.045     4.839 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_3/O
                         net (fo=1, routed)           0.383     5.222    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_3_n_0
    SLICE_X67Y139        LUT4 (Prop_lut4_I1_O)        0.045     5.267 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_1/O
                         net (fo=1, routed)           0.000     5.267    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-23]
    SLICE_X67Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.932     1.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-23]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.360ns  (logic 1.325ns (24.720%)  route 4.035ns (75.280%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3_n_30
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[28]
                         net (fo=16, routed)          0.511     1.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l100_in
    SLICE_X96Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219/O
                         net (fo=4, routed)           0.485     1.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219_n_0
    SLICE_X86Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278/O
                         net (fo=9, routed)           0.176     1.786    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638/O
                         net (fo=3, routed)           0.292     2.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285/O
                         net (fo=16, routed)          0.261     2.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285_n_0
    SLICE_X79Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.474 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122/O
                         net (fo=2, routed)           0.234     2.708    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.753 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.308     3.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.045     3.106 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_44/O
                         net (fo=7, routed)           1.088     4.193    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/temp_res_3[1]
    SLICE_X66Y128        LUT5 (Prop_lut5_I4_O)        0.045     4.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35/O
                         net (fo=1, routed)           0.172     4.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35_n_0
    SLICE_X63Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     4.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     4.637 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[2]
                         net (fo=7, routed)           0.180     4.817    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1187
    SLICE_X67Y130        LUT2 (Prop_lut2_I0_O)        0.111     4.928 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[6]_i_3/O
                         net (fo=2, routed)           0.326     5.253    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[6]
    SLICE_X66Y140        LUT6 (Prop_lut6_I4_O)        0.107     5.360 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[6]_i_1/O
                         net (fo=1, routed)           0.000     5.360    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[6]
    SLICE_X66Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.933     1.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X66Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.506ns  (logic 1.259ns (22.866%)  route 4.247ns (77.134%))
  Logic Levels:           13  (CARRY4=1 DSP48E1=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3_n_30
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[28]
                         net (fo=16, routed)          0.511     1.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l100_in
    SLICE_X96Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219/O
                         net (fo=4, routed)           0.485     1.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219_n_0
    SLICE_X86Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278/O
                         net (fo=9, routed)           0.176     1.786    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638/O
                         net (fo=3, routed)           0.292     2.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285/O
                         net (fo=16, routed)          0.261     2.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285_n_0
    SLICE_X79Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.474 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122/O
                         net (fo=2, routed)           0.234     2.708    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.753 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.308     3.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.045     3.106 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_44/O
                         net (fo=7, routed)           1.088     4.193    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/temp_res_3[1]
    SLICE_X66Y128        LUT5 (Prop_lut5_I4_O)        0.045     4.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35/O
                         net (fo=1, routed)           0.172     4.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35_n_0
    SLICE_X63Y129        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     4.589 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/O[3]
                         net (fo=10, routed)          0.244     4.833    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1182
    SLICE_X66Y129        LUT5 (Prop_lut5_I3_O)        0.110     4.943 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[3]_i_4/O
                         net (fo=1, routed)           0.364     5.306    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[3]_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I4_O)        0.045     5.351 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_2_comp_1/O
                         net (fo=1, routed)           0.110     5.461    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_2_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I3_O)        0.045     5.506 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     5.506    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[3]
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.933     1.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.507ns  (logic 1.236ns (22.444%)  route 4.271ns (77.556%))
  Logic Levels:           13  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3_n_30
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[28]
                         net (fo=16, routed)          0.511     1.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l100_in
    SLICE_X96Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219/O
                         net (fo=4, routed)           0.485     1.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219_n_0
    SLICE_X86Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278/O
                         net (fo=9, routed)           0.176     1.786    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638/O
                         net (fo=3, routed)           0.292     2.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285/O
                         net (fo=16, routed)          0.261     2.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285_n_0
    SLICE_X79Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.474 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122/O
                         net (fo=2, routed)           0.234     2.708    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.753 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.308     3.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.045     3.106 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_44/O
                         net (fo=7, routed)           1.088     4.193    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/temp_res_3[1]
    SLICE_X66Y128        LUT5 (Prop_lut5_I4_O)        0.045     4.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35/O
                         net (fo=1, routed)           0.172     4.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35_n_0
    SLICE_X63Y129        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     4.568 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/O[2]
                         net (fo=9, routed)           0.262     4.829    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1183
    SLICE_X65Y127        LUT2 (Prop_lut2_I0_O)        0.108     4.937 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[2]_i_3/O
                         net (fo=3, routed)           0.147     5.085    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[2]
    SLICE_X67Y126        LUT4 (Prop_lut4_I3_O)        0.045     5.130 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[2]_i_2_comp/O
                         net (fo=1, routed)           0.333     5.462    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[2]_i_2_n_0_repN
    SLICE_X67Y140        LUT6 (Prop_lut6_I5_O)        0.045     5.507 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     5.507    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[2]
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.933     1.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.563ns  (logic 1.285ns (23.100%)  route 4.278ns (76.900%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3_n_30
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[28]
                         net (fo=16, routed)          0.511     1.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l100_in
    SLICE_X96Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219/O
                         net (fo=4, routed)           0.485     1.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219_n_0
    SLICE_X86Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278/O
                         net (fo=9, routed)           0.176     1.786    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638/O
                         net (fo=3, routed)           0.292     2.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285/O
                         net (fo=16, routed)          0.261     2.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285_n_0
    SLICE_X79Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.474 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122/O
                         net (fo=2, routed)           0.234     2.708    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.753 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.308     3.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.045     3.106 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_44/O
                         net (fo=7, routed)           1.088     4.193    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/temp_res_3[1]
    SLICE_X66Y128        LUT5 (Prop_lut5_I4_O)        0.045     4.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35/O
                         net (fo=1, routed)           0.172     4.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35_n_0
    SLICE_X63Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     4.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     4.663 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[1]
                         net (fo=8, routed)           0.312     4.975    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1188
    SLICE_X63Y128        LUT2 (Prop_lut2_I1_O)        0.107     5.082 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[5]_i_3/O
                         net (fo=2, routed)           0.436     5.518    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[5]
    SLICE_X67Y140        LUT6 (Prop_lut6_I4_O)        0.045     5.563 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.563    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[5]
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.933     1.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.603ns  (logic 1.293ns (23.075%)  route 4.310ns (76.925%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3_n_30
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[28]
                         net (fo=16, routed)          0.511     1.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l100_in
    SLICE_X96Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219/O
                         net (fo=4, routed)           0.485     1.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219_n_0
    SLICE_X86Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278/O
                         net (fo=9, routed)           0.176     1.786    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638/O
                         net (fo=3, routed)           0.292     2.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285/O
                         net (fo=16, routed)          0.261     2.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285_n_0
    SLICE_X79Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.474 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122/O
                         net (fo=2, routed)           0.234     2.708    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.753 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.308     3.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.045     3.106 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_44/O
                         net (fo=7, routed)           1.088     4.193    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/temp_res_3[1]
    SLICE_X66Y128        LUT5 (Prop_lut5_I4_O)        0.045     4.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35/O
                         net (fo=1, routed)           0.172     4.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35_n_0
    SLICE_X63Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     4.572 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11_n_0
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     4.626 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_9/O[0]
                         net (fo=9, routed)           0.283     4.908    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1189
    SLICE_X67Y129        LUT6 (Prop_lut6_I4_O)        0.107     5.015 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[7]_i_17/O
                         net (fo=1, routed)           0.363     5.378    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_2
    SLICE_X67Y142        LUT5 (Prop_lut5_I3_O)        0.045     5.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_3_comp_1/O
                         net (fo=1, routed)           0.135     5.558    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_3_n_0
    SLICE_X67Y142        LUT6 (Prop_lut6_I3_O)        0.045     5.603 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[7]
    SLICE_X67Y142        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.933     1.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y142        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.643ns  (logic 1.253ns (22.205%)  route 4.390ns (77.795%))
  Logic Levels:           13  (CARRY4=1 DSP48E1=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3_n_30
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[28]
                         net (fo=16, routed)          0.511     1.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l100_in
    SLICE_X96Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219/O
                         net (fo=4, routed)           0.485     1.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219_n_0
    SLICE_X86Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278/O
                         net (fo=9, routed)           0.176     1.786    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638/O
                         net (fo=3, routed)           0.292     2.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285/O
                         net (fo=16, routed)          0.261     2.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285_n_0
    SLICE_X79Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.474 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122/O
                         net (fo=2, routed)           0.234     2.708    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.753 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.247     3.000    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.045     3.045 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_46/O
                         net (fo=10, routed)          1.161     4.206    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/temp_res_3[3]
    SLICE_X59Y127        LUT6 (Prop_lut6_I0_O)        0.045     4.251 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_112_comp/O
                         net (fo=1, routed)           0.000     4.251    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_112_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     4.423 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_54/O[3]
                         net (fo=47, routed)          0.712     5.135    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_113[2]
    SLICE_X67Y137        LUT4 (Prop_lut4_I0_O)        0.110     5.245 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_comp/O
                         net (fo=1, routed)           0.142     5.387    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_20_n_0
    SLICE_X67Y139        LUT6 (Prop_lut6_I4_O)        0.045     5.432 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_comp/O
                         net (fo=31, routed)          0.166     5.598    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_4_n_0
    SLICE_X65Y140        LUT6 (Prop_lut6_I4_O)        0.045     5.643 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[0]_i_1/O
                         net (fo=1, routed)           0.000     5.643    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[0]
    SLICE_X65Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.933     1.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X65Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.646ns  (logic 1.202ns (21.288%)  route 4.444ns (78.712%))
  Logic Levels:           13  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3_n_30
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[28]
                         net (fo=16, routed)          0.511     1.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l100_in
    SLICE_X96Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.079 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219/O
                         net (fo=4, routed)           0.485     1.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219_n_0
    SLICE_X86Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.609 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278/O
                         net (fo=9, routed)           0.176     1.786    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638/O
                         net (fo=3, routed)           0.292     2.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285/O
                         net (fo=16, routed)          0.261     2.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285_n_0
    SLICE_X79Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.474 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122/O
                         net (fo=2, routed)           0.234     2.708    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.753 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.308     3.061    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.045     3.106 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_44/O
                         net (fo=7, routed)           1.088     4.193    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/temp_res_3[1]
    SLICE_X66Y128        LUT5 (Prop_lut5_I4_O)        0.045     4.238 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35/O
                         net (fo=1, routed)           0.172     4.411    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_35_n_0
    SLICE_X63Y129        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     4.535 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[7]_i_11/O[1]
                         net (fo=9, routed)           0.332     4.867    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst_n_1184
    SLICE_X67Y130        LUT2 (Prop_lut2_I1_O)        0.107     4.974 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data[1]_i_3/O
                         net (fo=1, routed)           0.198     5.172    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[1]
    SLICE_X67Y129        LUT4 (Prop_lut4_I3_O)        0.045     5.217 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[1]_i_2_comp/O
                         net (fo=1, routed)           0.385     5.601    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[1]_i_2_n_0_repN
    SLICE_X67Y140        LUT6 (Prop_lut6_I5_O)        0.045     5.646 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     5.646    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[1]
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.933     1.299    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X67Y140        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                            (internal pin)
  Destination:            design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.649ns  (logic 1.106ns (19.580%)  route 4.543ns (80.420%))
  Logic Levels:           14  (DSP48E1=1 LUT4=4 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y12          DSP48E1                      0.000     0.000 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3_n_30
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[28]
                         net (fo=16, routed)          0.511     1.034    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/l100_in
    SLICE_X96Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.079 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219/O
                         net (fo=4, routed)           0.485     1.564    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_2219_n_0
    SLICE_X86Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.609 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278/O
                         net (fo=9, routed)           0.176     1.786    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_1278_n_0
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.831 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638/O
                         net (fo=3, routed)           0.292     2.123    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_638_n_0
    SLICE_X84Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.168 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285/O
                         net (fo=16, routed)          0.261     2.429    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_285_n_0
    SLICE_X79Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.474 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122/O
                         net (fo=2, routed)           0.234     2.708    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_122_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I3_O)        0.045     2.753 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48/O
                         net (fo=31, routed)          0.353     3.106    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_48_n_0
    SLICE_X83Y50         LUT4 (Prop_lut4_I3_O)        0.045     3.151 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_43/O
                         net (fo=6, routed)           0.063     3.214    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_50_0[2]
    SLICE_X83Y50         LUT4 (Prop_lut4_I3_O)        0.045     3.259 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_55/O
                         net (fo=1, routed)           0.863     4.122    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_55_n_0
    SLICE_X80Y126        LUT5 (Prop_lut5_I4_O)        0.045     4.167 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_14/O
                         net (fo=18, routed)          0.332     4.499    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_55_0
    SLICE_X65Y126        LUT4 (Prop_lut4_I3_O)        0.045     4.544 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/res_data[8]_i_4/O
                         net (fo=5, routed)           0.418     4.962    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data_reg[8]
    SLICE_X66Y127        LUT6 (Prop_lut6_I1_O)        0.045     5.007 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_25/O
                         net (fo=22, routed)          0.399     5.406    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_25_n_0
    SLICE_X67Y136        LUT6 (Prop_lut6_I5_O)        0.045     5.451 f  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-12]_i_2/O
                         net (fo=1, routed)           0.152     5.604    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-12]_i_2_n_0
    SLICE_X65Y139        LUT6 (Prop_lut6_I5_O)        0.045     5.649 r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-12]_i_1/O
                         net (fo=1, routed)           0.000     5.649    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/tmp_res_data[-12]
    SLICE_X65Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12208, routed)       0.932     1.298    design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/clk
    SLICE_X65Y139        FDRE                                         r  design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/res_data_reg[-12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.020ns  (logic 0.372ns (4.638%)  route 7.648ns (95.362%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.678     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.406     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.486     8.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.570     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.020ns  (logic 0.372ns (4.638%)  route 7.648ns (95.362%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.678     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.406     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.486     8.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.570     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.020ns  (logic 0.372ns (4.638%)  route 7.648ns (95.362%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.678     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.406     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.486     8.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.570     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.020ns  (logic 0.372ns (4.638%)  route 7.648ns (95.362%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.678     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.406     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.486     8.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.570     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.020ns  (logic 0.372ns (4.638%)  route 7.648ns (95.362%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.678     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.406     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.486     8.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.570     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.020ns  (logic 0.372ns (4.638%)  route 7.648ns (95.362%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.678     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.004 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.406     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.486     8.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.570     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.805ns  (logic 0.270ns (3.459%)  route 7.535ns (96.541%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.678     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.146     7.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.779     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X9Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.566     3.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.805ns  (logic 0.270ns (3.459%)  route 7.535ns (96.541%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.678     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.146     7.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.779     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X9Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.566     3.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.805ns  (logic 0.270ns (3.459%)  route 7.535ns (96.541%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.678     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.146     7.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.779     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X9Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.566     3.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.805ns  (logic 0.270ns (3.459%)  route 7.535ns (96.541%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.678     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.077     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.146     7.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.779     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X9Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.566     3.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y27          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.045ns (3.566%)  route 1.217ns (96.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.217     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X30Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.000     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X30Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.858     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X30Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.000ns (0.000%)  route 1.287ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.287     1.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.860     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.000ns (0.000%)  route 1.287ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.287     1.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.860     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.000ns (0.000%)  route 1.287ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.287     1.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.860     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.000ns (0.000%)  route 1.287ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.287     1.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.860     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.045ns (3.492%)  route 1.244ns (96.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.244     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X25Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.860     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.045ns (3.415%)  route 1.273ns (96.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.273     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X26Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1_n_0
    SLICE_X26Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.860     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.045ns (3.405%)  route 1.277ns (96.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.277     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X25Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.322 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.860     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.045ns (3.403%)  route 1.278ns (96.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.278     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X25Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.860     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X25Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.045ns (3.392%)  route 1.282ns (96.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.282     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X26Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1_n_0
    SLICE_X26Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.084     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.860     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C





