
B.4 AXI_HP Interface (AXI_HP)
Module Name             AXI_HP
Base Address            0xF8008000 axi_hp0
                        0xF8009000 axi_hp1
                        0xF800A000 axi_hp2
                        0xF800B000 axi_hp3
Suffixes                0 1 2 3                        
Description             AXI_HP Interface (AFI)
Vendor Info             Xilinx S_AXI_HP

                   Register Summary

    Register Name          Address      Width    Type     Reset Value            Description
AFI_RDCHAN_CTRL_REG         0x00000000      32       mixed    0x00000000    Read Channel Control Register
AFI_RDCHAN_ISSUINGCAP_REG   0x00000004      32       mixed    0x00000007    Read Issuing Capability Register
AFI_RDQOS_REG               0x00000008      32       mixed    0x00000000    QOS Read Channel Register
AFI_RDDATAFIFO_LEVEL_REG    0x0000000C      32       mixed    0x00000000    Read Data FIFO Level Register
AFI_RDDEBUG_REG             0x00000010      32       mixed    0x00000000    Read Channel Debug Register
AFI_WRCHAN_CTRL_REG         0x00000014      32       mixed    0x00000F00    Write Channel Control Register
AFI_WRCHAN_ISSUINGCAP_REG   0x00000018      32       mixed    0x00000007    Write Issuing Capability Register
AFI_WRQOS_REG               0x0000001C      32       mixed    0x00000000    QOS Write Channel Register
AFI_WRDATAFIFO_LEVEL_REG    0x00000020      32       mixed    0x00000000    Write Data FIFO Level Register
AFI_WRDEBUG_REG             0x00000024      32       mixed    0x00000000    Write Channel Debug Register

                   <-----  ------>Register (AXI_HP*) RDCHAN_CTRL

Name                    AFI_RDCHAN_CTRL_REG
Relative Address        0x00000000
Absolute Address        axi_hp0: 0xF8008000
                        axi_hp1: 0xF8009000
                        axi_hp2: 0xF800A000
                        axi_hp3: 0xF800B000
Width                   32 bits
Access Type             mixed

Reset Value                0x00000000
Description                Read Channel Control Register

          Register AFI_RDCHAN_CTRL_REG Details
          Control fields for Read Channel operation.
          The associated "FPGA_RST_CTRL.FPGA_AXDSN_RST" register field
          must be written with "0" before accessing this register

      Field Name            Bits    Type     Reset Value                        Description
reserved                   31:4    raz      0x0             Return 0 when read
RdQosHeadOfCmdQEn          3       rw       0x0             When set, allows the priority of a transaction at
                                                            the head of the RdCmdQ to be promoted if higher
                                                            priority transactions are backed up behind it. The
                                                            entire RdCmdQ will therefore be promoted when
                                                            the fabric RdQos signal is promoted.
                                                            When disabled, only the new read commands
                                                            issued will receive the promotion.
RdFabricOutCmdEn           2       rw       0x0             Enable control of outstanding read commands
                                                            from the fabric
                                                            0: The maximum number of outstanding read
                                                            commands is always taken from APB register
                                                            field, rdIssueCap0
                                                            1: The maximum outstanding number of
                                                            read commands is selected from the fabric input,
                                                            axds_rdissuecap1_en, as follows:
                                                            Max Outstanding Read Commands =
                                                            axds_rdissuecap1_en ? rdIssueCap1 :
                                                            rdIssueCap0
RdFabricQosEn              1       rw       0x0             Enable control of qos from the fabric
                                                            0: The qos bits are derived from APB register,
                                                            AFI_RDQOS.staticQos
                                                            1: The qos bits are dynamically driven from the
                                                            fabric input, axds_arqos[3:0]
Rd32BitEn                  0       rw       0x0             Configures the Read Channel as a 32-bit interface.
                                                            1: 32-bit enabled
                                                            0: 64-bit enabled

                    <-----  ------>Register (AXI_HP*) RDCHAN_ISSUINGCAP

Name                       AFI_RDCHAN_ISSUINGCAP_REG
Relative Address           0x00000004
Absolute Address         axi_hp0: 0xF8008004
                         axi_hp1: 0xF8009004
                         axi_hp2: 0xF800A004
                         axi_hp3: 0xF800B004
Width                    32 bits
Access Type              mixed
Reset Value              0x00000007
Description              Read Issuing Capability Register

        Register AFI_RDCHAN_ISSUINGCAP_REG Details
        Sets the maximum number of Outstanding Read Commands allowed (Issuing Capability). Refers to the
        commands that can be outstanding from the AXI_HP to the SAM switch and back. Fields are selected by
        the 'axds_rdissuecap1_en' input. The associated "FPGA_RST_CTRL.FPGA_AXDSN_RST" register field
        must be written with "0" before accessing this register

      Field Name          Bits     Type    Reset Value                       Description
reserved                 31:7      raz    0x0               Return 0 when read
rdIssueCap1              6:4       rw     0x0               Max number of outstanding read commands
                                                            (Read Issuing Capability) field 1:
                                                            3'b000: 1 command
                                                            3'b001: 2 commands' ' '3'b111: 8 commands
reserved                 3         raz    0x0               Return 0 when read
rdIssueCap0              2:0       rw     0x7               Max number of outstanding read commands
                                                            (Read Issuing Capability) field 0:
                                                            3'b000: 1 command
                                                            3'b001: 2 commands' ' '3'b111: 8 commands

                   <-----  ------>Register (AXI_HP*) RDQOS

Name                     AFI_RDQOS_REG
Relative Address         0x00000008
Absolute Address         axi_hp0: 0xF8008008
                         axi_hp1: 0xF8009008
                         axi_hp2: 0xF800A008
                         axi_hp3: 0xF800B008
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              QOS Read Channel Register

        Register AFI_RDQOS_REG Details
        Sets the static Qos value to be used for the read channel. If APB register field, 'FabricQosEn' is 0 or
        ('FabricQosEn' is 1 and 'QosHeadOfCmdQEn' is 1), this static Qos value will be applied to all read
        commands enqueued into the RdCmdQ. If ('FabricQosEn' is 1 and 'QosHeadOfCmdQEn' is 0), this static
        Qos field will be ignored. The associated "FPGA_RST_CTRL.FPGA_AXDSN_RST" register field
        must be written with "0" before accessing this register

      Field Name          Bits     Type    Reset Value                        Description
reserved                 31:4      raz    0x0             Return 0 when read
RdStaticQos              3:0       rw     0x0             Sets the level of the Qos field to be used for the
                                                          read channel
                                                          4'b0000: Lowest Priority' ' '4'b1111: Highest
                                                          Priority

                   <-----  ------>Register (AXI_HP*) RDDATAFIFO_LEVEL

Name                     AFI_RDDATAFIFO_LEVEL_REG
Relative Address         0x0000000C
Absolute Address         axi_hp0: 0xF800800C
                         axi_hp1: 0xF800900C
                         axi_hp2: 0xF800A00C
                         axi_hp3: 0xF800B00C
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Read Data FIFO Level Register

        Register AFI_RDDATAFIFO_LEVEL_REG Details
        Returns the Level of the Read Data FIFO in Qwords. Note that this register should only be read if a valid
        HP port clock is actively running. If no clock is running the APB access will hang. The associated
        "FPGA_RST_CTRL.FPGA_AXDSN_RST" register field
        must be written with "0" before accessing this register

      Field Name          Bits     Type    Reset Value                        Description
reserved                 31:8      raz    0x0             Return 0 when read
RdFifoLevel              7:0       ro     0x0             Returns the level measured in Dwords (64-bits) of
                                                          the Read Data FIFO
                                                          8'h00: 0 Entries
                                                          8'h01: 1 Entry' ' '8'h8F: 128 Entries

                   <-----  ------>Register (AXI_HP*) RDDEBUG

Name                     AFI_RDDEBUG_REG
Relative Address         0x00000010
Absolute Address         axi_hp0: 0xF8008010
                         axi_hp1: 0xF8009010
                         axi_hp2: 0xF800A010
                         axi_hp3: 0xF800B010
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Read Channel Debug Register

        Register AFI_RDDEBUG_REG Details
        Miscellaneous debug fields for the Read channel. Not to be used for functional purposes. The associated
        "FPGA_RST_CTRL.FPGA_AXDSN_RST" register field
        must be written with "0" before accessing this register

      Field Name          Bits     Type    Reset Value                      Description
reserved                 31:5      raz    0x0             Return 0 when read
RdOutRdCmds              4:1       ro     0x0             Returns the number of read commands in flight
                                                          between the AXI_HP and the SAM switch
                                                          4'h0: 0
                                                          4'h1: 1
                                                          etc
RdDataFifoOverflow       0         ro     0x0             Bit is set if the RdDataFIFO overflows

                   <-----  ------>Register (AXI_HP*) WRCHAN_CTRL

Name                     AFI_WRCHAN_CTRL_REG
Relative Address         0x00000014
Absolute Address         axi_hp0: 0xF8008014
                         axi_hp1: 0xF8009014
                         axi_hp2: 0xF800A014
                         axi_hp3: 0xF800B014
Width                    32 bits
Access Type              mixed
Reset Value              0x00000F00
Description              Write Channel Control Register

        Register AFI_WRCHAN_CTRL_REG Details
        Control fields for Write Channel operation. The associated "FPGA_RST_CTRL.FPGA_AXDSN_RST"
        register field
        must be written with "0" before accessing this register

      Field Name          Bits    Type     Reset Value                      Description
reserved                 31:12   raz      0x0             Return 0 when read
WrDataThreshold          11:8    rw       0xF             Sets the threshold at which to send the write
                                                          command. Note that this is measured in data
                                                          beats, and is therefore dependent on the '32bitEn'
                                                          field.
                                                          4'b0000: Send Write Command When 1 data beat
                                                          is pushed into the Write Data FIFO
                                                          4'b0001: Send Write Command When 2 data beats
                                                          are pushed into the Write Data FIFO' ' '4'b1111:
                                                          Send Write Command When 16 data beats are
                                                          pushed into the Write Data FIFO
                                                          Note: If this field is programmed to be less than
                                                          the actual burst length of the write command, the
                                                          'Wlast' will take priority. For example, if
                                                          'WrDataThreshold' is set to 4'b1111 (indicates 16
                                                          beats), and a Wlast is received after 8 beats, the
                                                          write command is sent.
reserved                 7:6     raz      0x0             Return 0 when read
WrCmdReleaseMode         5:4     rw       0x0             Mode of Write Command Release.
                                                          2'b00: Release Wr Command on 'Wlast' enqueue
                                                          into Write Data FIFO
                                                          2'b01: Release Wr Command on a particular
                                                          threshold being reached on the enqueue into
                                                          Write Data FIFO. The 'WrDataThreshold' field is
                                                          used to program the actual threshold.
                                                          2'b10: Reserved
                                                          2'b11: Reserved
WrQosHeadOfCmdQEn        3       rw       0x0             When set, allows the priority of a transaction at
                                                          the head of the WrCmdQ to be promoted if higher
                                                          priority transactions are backed up behind it. The
                                                          entire WrCmdQ will therefore be 'promoted'
                                                          when the fabric 'WrQos' signal is promoted.
                                                          When disabled, only the new write commands
                                                          issued will receive the 'promotion'.

      Field Name            Bits     Type    Reset Value                           Description
WrFabricOutCmdEn           2         rw     0x0                Enable control of outstanding write commands
                                                               from the fabric
                                                               0: The maximum number of outstanding write
                                                               commands is always taken from APB register
                                                               field, 'wrIssueCap0'1: The maximum outstanding
                                                               number of
                                                               write commands is selected from the fabric input,
                                                               'axds_wrissuecap1_en', as follows:
                                                               Max Outstanding Write Commands =
                                                               axds_wrissuecap1_en ? wrIssueCap1 :
                                                               wrIssueCap0
WrFabricQosEn              1         rw     0x0                Enable control of qos from the fabric
                                                               0: The qos bits are derived from APB register,
                                                               'AFI_WRQOS.staticQos'1: The qos bits are
                                                               dynamically driven from the fabric input,
                                                               'axds_awqos[3:0]'
Wr32BitEn                  0         rw     0x0                Configures the Write Channel as a 32-bit interface.
                                                               1: 32-bit enabled
                                                               0: 64-bit enabled

                    <-----  ------>Register (AXI_HP*) WRCHAN_ISSUINGCAP

Name                       AFI_WRCHAN_ISSUINGCAP_REG
Relative Address           0x00000018
Absolute Address           axi_hp0: 0xF8008018
                           axi_hp1: 0xF8009018
                           axi_hp2: 0xF800A018
                           axi_hp3: 0xF800B018
Width                      32 bits
Access Type                mixed
Reset Value                0x00000007
Description                Write Issuing Capability Register

          Register AFI_WRCHAN_ISSUINGCAP_REG Details
          Sets the maximum number of Outstanding Write Commands (Issuing Capability) allowed. Refers to the
          commands that can be outstanding from the AXI_HP to the SAM switch and back. Fields are selected by
          the 'axds_wrissuecap1_en' input. The associated "FPGA_RST_CTRL.FPGA_AXDSN_RST" register field
          must be written with "0" before accessing this register

      Field Name          Bits     Type    Reset Value                       Description
reserved                 31:7      raz    0x0             Return 0 when read
wrIssueCap1              6:4       rw     0x0             Max number of outstanding write commands
                                                          (Write Issuing Capability) field 1:
                                                          3'b000: 1 command
                                                          3'b001: 2 commands' ' '3'b111: 8 commands
reserved                 3         raz    0x0             Return 0 when read
wrIssueCap0              2:0       rw     0x7             Max number of outstanding write commands
                                                          (Write Issuing Capability) field 0:
                                                          3'b000: 1 command
                                                          3'b001: 2 commands' ' '3'b111: 8 commands

                   <-----  ------>Register (AXI_HP*) WRQOS

Name                     AFI_WRQOS_REG
Relative Address         0x0000001C
Absolute Address         axi_hp0: 0xF800801C
                         axi_hp1: 0xF800901C
                         axi_hp2: 0xF800A01C
                         axi_hp3: 0xF800B01C
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              QOS Write Channel Register

        Register AFI_WRQOS_REG Details
        Sets the static Qos value to be used for the write channel. If APB register field, 'FabricQosEn' is 0 or
        ('FabricQosEn' is 1 and 'QosHeadOfCmdQEn' is 1), this static Qos value will be applied to all write
        commands enqueued into the WrCmdQ. If ('FabricQosEn' is 1 and 'QosHeadOfCmdQEn' is 0), this static
        Qos field will be ignored. The associated "FPGA_RST_CTRL.FPGA_AXDSN_RST" register field
        must be written with "0" before accessing this register

      Field Name          Bits     Type    Reset Value                       Description
reserved                 31:4      raz    0x0             Return 0 when read
WrstaticQos              3:0       rw     0x0             Sets the level of the Qos field to be used for the
                                                          write channel
                                                          4'b0000: Lowest Priority' ' '4'b1111: Highest
                                                          Priority

                   <-----  ------>Register (AXI_HP*) WRDATAFIFO_LEVEL

Name                     AFI_WRDATAFIFO_LEVEL_REG
Relative Address         0x00000020
Absolute Address         axi_hp0: 0xF8008020
                         axi_hp1: 0xF8009020
                         axi_hp2: 0xF800A020
                         axi_hp3: 0xF800B020
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Write Data FIFO Level Register

        Register AFI_WRDATAFIFO_LEVEL_REG Details
        Returns the Level of the Write Data FIFO in Dwords. Note that this register should only be read if a valid
        HP port clock is actively running. If no clock is present, the APB access will hang. The associated
        "FPGA_RST_CTRL.FPGA_AXDSN_RST" register field
        must be written with "0" before accessing this register

      Field Name          Bits     Type    Reset Value                        Description
reserved                 31:8      raz    0x0             Return 0 when read
WrFifoLevel              7:0       ro     0x0             Returns the level measured in Dwords (64-bits) of
                                                          the Write Data FIFO
                                                          8'h00: 0 Entries
                                                          8'h01: 1 Entry' ' '8'h8F: 128 Entries

                   <-----  ------>Register (AXI_HP*) WRDEBUG

Name                     AFI_WRDEBUG_REG
Relative Address         0x00000024
Absolute Address         axi_hp0: 0xF8008024
                         axi_hp1: 0xF8009024
                         axi_hp2: 0xF800A024
                         axi_hp3: 0xF800B024
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Write Channel Debug Register

        Register AFI_WRDEBUG_REG Details
        The associated "FPGA_RST_CTRL.FPGA_AXDSN_RST" register field
        must be written with "0" before accessing this register

      Field Name          Bits    Type     Reset Value                      Description
reserved                 31:5    raz      0x0             Return 0 when read
WrOutWrCmds              4:1     ro       0x0             Returns the number of write commands in flight
                                                          between the AXI_HP and the SAM switch
                                                          4'h0: 0
                                                          4'h1: 1
                                                          etc
WrDataFifoOverflow       0       ro       0x0             Bit is set if the WrDataFIFO overflows

<---- 
<====    ====>B.5 CAN Controller (CAN)
MODULE NAME             CAN     
Software Name           XCANPS
Base Address            0xE0008000 can0
                        0xE0009000 can1
Suffixes                0 1
Description             Controller Area Network
Vendor Info             Xilinx CAN

                 Register Summary

      Register Name       Address         Width   Type    Reset Value             Description
CAN_SRR_REG                 0x00000000        32      rw      0x00000000    Software Reset Register
CAN_MSR_REG                 0x00000004        32      rw      0x00000000    Mode Select Register
CAN_BRPR_REG                0x00000008        32      rw      0x00000000    Baud Rate Prescaler Register
CAN_BTR_REG                 0x0000000C        32      rw      0x00000000    Bit Timing Register
CAN_ECR_REG                 0x00000010        32      ro      0x00000000    Error Counter Register
CAN_ESR_REG                 0x00000014        32      mixed   0x00000000    Error Status Register
CAN_SR_REG                  0x00000018        32      mixed   0x00000001    Status Register
CAN_ISR_REG                 0x0000001C        32      mixed   0x00006000    Interrupt Status Register
CAN_IER_REG                 0x00000020        32      rw      0x00000000    Interrupt Enable Register
CAN_ICR_REG                 0x00000024        32      mixed   0x00000000    Interrupt Clear Register
CAN_TCR_REG                 0x00000028        32      mixed   0x00000000    Timestamp Control Register
CAN_WIR_REG                 0x0000002C        32      rw      0x00003F3F    Watermark Interrupt Register
CAN_TXFIFO_ID_REG           0x00000030        32      wo      0x00000000    transmit message fifo message identifier
CAN_TXFIFO_DLC_REG          0x00000034        32      rw      0x00000000    transmit message fifo data length code
CAN_TXFIFO_DATA1_REG        0x00000038        32      rw      0x00000000    transmit message fifo data word 1
CAN_TXFIFO_DATA2_REG        0x0000003C        32      rw      0x00000000    transmit message fifo data word 2
CAN_TXHPB_ID_REG            0x00000040        32      wo      0x00000000    transmit high priority buffer message identifier
CAN_TXHPB_DLC_REG           0x00000044        32      rw      0x00000000    transmit high priority buffer data length code
CAN_TXHPB_DATA1_REG         0x00000048        32      rw      0x00000000    transmit high priority buffer data word 1
CAN_TXHPB_DATA2_REG         0x0000004C        32      rw      0x00000000    transmit high priority buffer data word 2
CAN_RXFIFO_ID_REG           0x00000050        32      ro      x             receive message fifo message identifier
CAN_RXFIFO_DLC_REG          0x00000054        32      rw      x             receive message fifo data length code
CAN_RXFIFO_DATA1_REG        0x00000058        32      rw      x             receive message fifo data word 1
CAN_RXFIFO_DATA2_REG        0x0000005C        32      rw      x             receive message fifo data word 2
CAN_AFR_REG                 0x00000060        32      rw      0x00000000    Acceptance Filter Register
CAN_AFMR1_REG               0x00000064        32      rw      x             Acceptance Filter Mask Register 1
CAN_AFIR1_REG               0x00000068        32      rw      x             Acceptance Filter ID Register 1
CAN_AFMR2_REG               0x0000006C        32      rw      x             Acceptance Filter Mask Register 2
CAN_AFIR2_REG               0x00000070        32      rw      x             Acceptance Filter ID Register 2
CAN_AFMR3_REG               0x00000074        32      rw      x             Acceptance Filter Mask Register 3
CAN_AFIR3_REG               0x00000078        32      rw      x             Acceptance Filter ID Register 3
CAN_AFMR4_REG               0x0000007C        32      rw      x             Acceptance Filter Mask Register 4
CAN_AFIR4_REG               0x00000080        32      rw      x             Acceptance Filter ID Register 4

                   <-----  ------>Register (CAN*) SRR*

Name                    CAN_SRR_REG
Relative Address        0x00000000
Absolute Address        can0: 0xE0008000
                        can1: 0xE0009000
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Software Reset Register

        Register CAN_SRR_REG Details
        Writing to the Software Reset Register (SRR) places the CAN controller in Configuration mode. Once in
        Configuration mode, the CAN controller drives recessive on the bus line and does not transmit or receive
        messages. During power-up, CEN and SRST bits are '0' and CONFIG bit in the Status Register (SR) is '1.'

                                          
        The Transfer Layer Configuration Registers can be changed only when CEN bit in the SRR Register is '0.' If
        the CEN bit is changed during core operation, it is recommended to reset the core so that operations start
        afresh.

       Field Name         Bits     Type     Reset Value                       Description
reserved                 31:2      rw     0x0             Reserved.
CEN                      1         rw     0x0             Can Enable
                                                          The Enable bit for the CAN controller.
                                                          1: The CAN controller is in Loop Back, Sleep or
                                                          Normal mode depending on the LBACK and
                                                          SLEEP bits in the MSR.
                                                          0: The CAN controller is in the Configuration
                                                          mode.
                                                          If the CEN bit is changed during core operation, it
                                                          is recommended to reset the core so that
                                                          operations start afresh.
SRST                     0         rw     0x0             Reset
                                                          The Software reset bit for the CAN controller.
                                                          1: CAN controller is reset.
                                                          If a 1 is written to this bit, all the CAN controller
                                                          configuration registers (including the SRR) are
                                                          reset. Reads to this bit always return a 0.

                    <-----  ------>Register (CAN*) MSR*

Name                     CAN_MSR_REG
Relative Address         0x00000004
Absolute Address         can0: 0xE0008004
                         can1: 0xE0009004
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Mode Select Register

        Register CAN_MSR_REG Details
        Writing to the Mode Select Register (MSR) enables the CAN controller to enter Snoop, Sleep, Loop Back, or
        Normal modes. In Normal mode, the CAN controller participates in normal bus communication. If the
        SLEEP bit is set to '1,' the CAN controller enters Sleep mode. If the LBACK bit is set to '1,' the CAN
        controller enters Loop Back mode. If the SNOOP mode is set to '1', the CAN controller enters Snoop mode
        and does not participate in bus communication but only receives messages.
        The LBACK and SLEEP bits should never be set to '1' at the same time. At any given point the CAN
        controller can be either in Loop Back mode or Sleep mode, but not both simultaneously. If both bits are set,
        then LBACK Mode takes priority. SNOOP Mode has least priority. In order for core to enter SNOOP mode
        LBACK and SLEEP modes should be set to '0'.

      Field Name          Bits    Type     Reset Value                          Description
reserved                31:3      rw     0x0                Reserved.
SNOOP                   2         rw     0x0                Snoop Mode Select
                                                            The Snoop Mode Select bit.
                                                            1: CAN controller is in Snoop mode.
                                                            0: CAN controller is in Normal, Loop Back,
                                                            Configuration, or Sleep mode.
                                                            This bit can be written to only when CEN bit in
                                                            SRR is 0.
LBACK                   1         rw     0x0                Loop Back Mode Select
                                                            The Loop Back Mode Select bit.
                                                            1: CAN controller is in Loop Back mode.
                                                            0: CAN controller is in Normal, Snoop,
                                                            Configuration, or Sleep mode.
                                                            This bit can be written to only when CEN bit in
                                                            SRR is 0.
SLEEP                   0         rw     0x0                Sleep Mode Select
                                                            The Sleep Mode select bit.
                                                            1: CAN controller is in Sleep mode.
                                                            0: CAN controller is in Normal, Snoop,
                                                            Configuration or Loop Back mode.
                                                            This bit is cleared when the CAN controller wakes
                                                            up from the Sleep mode.

                   <-----  ------>Register (CAN*) BRPR*

Name                    CAN_BRPR_REG
Relative Address        0x00000008
Absolute Address        can0: 0xE0008008
                        can1: 0xE0009008
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Baud Rate Prescaler Register

        Register CAN_BRPR_REG Details
        The BRPR can be programmed to any value in the range 0-255. The actual value is 1 more than the value
        written into the register.
        Please refer to the CAN chapter for more details.

      Field Name          Bits     Type     Reset Value                      Description
reserved                 31:8      rw     0x0             Reserved
BRP                      7:0       rw     0x0             Baud Rate Prescaler
                                                          These bits indicate the prescaler value. The actual
                                                          value ranges from 1 to 256.

                   <-----  ------>Register (CAN*) BTR*

Name                     CAN_BTR_REG
Relative Address         0x0000000C
Absolute Address         can0: 0xE000800C
                         can1: 0xE000900C
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Bit Timing Register

        Register CAN_BTR_REG Details
        The Bit Timing Register (BTR) specifies the bits needed to configure bit time. Specifically, the Propagation
        Segment, Phase segment 1, Phase segment 2, and Synchronization Jump Width (as defined in CAN 2.0A,
        CAN 2.0B and ISO 11891-1) are written to the BTR. The actual value of each of these fields is one more than
        the value written to this register.

      Field Name          Bits     Type     Reset Value                      Description
reserved                 31:9      rw     0x0             Reserved
SJW                      8:7       rw     0x0             Synchronization Jump Width
                                                          Indicates the Synchronization Jump Width as
                                                          specified in the CAN 2.0A and CAN 2.0B
                                                          standard. The actual value is one more than the
                                                          value written to the register.
TS2                      6:4       rw     0x0             Time Segment 2
                                                          Indicates Phase Segment 2 as specified in the
                                                          CAN 2.0A and CAN 2.0B standard. The actual
                                                          value is one more than the value written to the
                                                          register.
TS1                      3:0       rw     0x0             Time Segment 1
                                                          Indicates the Sum of Propagation Segment and
                                                          Phase Segment 1 as specified in the CAN 2.0A and
                                                          CAN 2.0B standard. The actual value is one more
                                                          than the value written to the register.

                   <-----  ------>Register (CAN*) ECR*

Name                     CAN_ECR_REG
Relative Address         0x00000010
Absolute Address         can0: 0xE0008010
                         can1: 0xE0009010
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Error Counter Register

        Register CAN_ECR_REG Details
        The ECR is a read-only register. Writes to the ECR have no effect. The value of the error counters in the
        register reflect the values of the transmit and receive error counters in the CAN Protocol Engine Module
        (see Figure 1).
        The following conditions reset the Transmit and Receive Error counters:
        * When '1' is written to the SRST bit in the SRR
        * When '0' is written to the CEN bit in the SRR
        * When the CAN controller enters Bus Off state
        * During Bus Off recovery when the CAN controller enters Error Active state after 128 occurrences of 11
        consecutive recessive bits
        When in Bus Off recovery, the Receive Error counter is advanced by 1 when a sequence of 11 consecutive
        recessive bits is seen.

      Field Name          Bits     Type     Reset Value                      Description
reserved                 31:16     ro     0x0              Reserved
REC                      15:8      ro     0x0              Receive Error Counter
                                                           Indicates the Value of the Receive Error Counter.
TEC                      7:0       ro     0x0              Transmit Error Counter
                                                           Indicates the Value of the Transmit Error Counter.

                   <-----  ------>Register (CAN*) ESR*

Name                     CAN_ESR_REG
Relative Address         0x00000014
Absolute Address         can0: 0xE0008014
                         can1: 0xE0009014
Width                    32 bits
Access Type              mixed

Reset Value               0x00000000
Description               Error Status Register

        Register CAN_ESR_REG Details
        The Error Status Register (ESR) indicates the type of error that has occurred on the bus. If more than one
        error occurs, all relevant error flag bits are set in this register. The ESR is a write-to-clear register. Writes to
        this register will not set any bits, but will clear the bits that are set.

       Field Name          Bits     Type     Reset Value                           Description
reserved                  31:5     rw       0x0               Reserved
ACKER                     4        wtc      0x0               ACK Error
                                                              Indicates an acknowledgment error.
                                                              1: Indicates an acknowledgment error has
                                                              occurred.
                                                              0: Indicates an acknowledgment error has not
                                                              occurred on the bus since the last write to this
                                                              register.
                                                              If this bit is set, writing a 1 clears it.
BERR                      3        wtc      0x0               Bit Error
                                                              Indicates the received bit is not the same as the
                                                              transmitted bit during bus communication.
                                                              1: Indicates a bit error has occurred.
                                                              0: Indicates a bit error has not occurred on the bus
                                                              since the last write to this register.
                                                              If this bit is set, writing a 1 clears it.
STER                      2        wtc      0x0               Stuff Error
                                                              Indicates an error if there is a stuffing violation.
                                                              1: Indicates a stuff error has occurred.
                                                              0: Indicates a stuff error has not occurred on the
                                                              bus since the last write to this register.
                                                              If this bit is set, writing a 1 clears it.

      Field Name          Bits     Type     Reset Value                        Description
FMER                     1         wtc     0x0            Form Error
                                                          Indicates an error in one of the fixed form fields in
                                                          the message frame.
                                                          1: Indicates a form error has occurred.
                                                          0: Indicates a form error has not occurred on the
                                                          bus since the last write to this register.
                                                          If this bit is set, writing a 1 clears it.
CRCER                    0         wtc     0x0            CRC Error
                                                          Indicates a CRC error has occurred.
                                                          1: Indicates a CRC error has occurred.
                                                          0: Indicates a CRC error has not occurred on the
                                                          bus since the last write to this register.
                                                          If this bit is set, writing a 1 clears it.
                                                          In case of a CRC Error and a CRC delimiter
                                                          corruption, only the FMER bit is set.

                   <-----  ------>Register (CAN*) SR*

Name                     CAN_SR_REG
Relative Address         0x00000018
Absolute Address         can0: 0xE0008018
                         can1: 0xE0009018
Width                    32 bits
Access Type              mixed
Reset Value              0x00000001
Description              Status Register

        Register CAN_SR_REG Details
        The CAN Status Register provides a status of all conditions of the Core. Specifically, FIFO status, Error
        State, Bus State and Configuration mode are reported.

      Field Name          Bits     Type     Reset Value                        Description
reserved                 31:13     rw      0x0            Reserved
SNOOP                    12        ro      0x0            Snoop Mode
                                                          Indicates the CAN controller is in Snoop Mode.
                                                          1: Indicates the CAN controller is in Snoop Mode.
                                                          0: Indicates the CAN controller is not in Snoop
                                                          mode.

       Field Name        Bits   Type    Reset Value                      Description
ACFBSY                  11      ro     0x0            Acceptance Filter Busy indicator.
                                                      Indicates write-ablity of the Mask and ID
                                                      registers, read-only:
                                                      0: writable
                                                      1: not writable. This bit reads 1 when a 0 is written
                                                      to any of the valid UAF bits in an Acceptance
                                                      Filter Register.
TXFLL                   10      ro     0x0            Transmit FIFO Full
                                                      Indicates that the TX FIFO is full.
                                                      1: Indicates the TX FIFO is full.
                                                      0: Indicates the TX FIFO is not full.
TXBFLL                  9       ro     0x0            High Priority Transmit Buffer Full
                                                      Indicates the High Priority Transmit Buffer is full.
                                                      1: Indicates the High Priority Transmit Buffer is
                                                      full.
                                                      0: Indicates the High Priority Transmit Buffer is
                                                      not full.
ESTAT                   8:7     ro     0x0            Error Status
                                                      Indicates the error status of the CAN controller.
                                                      00: Indicates Configuration Mode (CONFIG = 1).
                                                      Error State is undefined.
                                                      01: Indicates Error Active State.
                                                      11: Indicates Error Passive State.
                                                      10: Indicates Bus Off State.
ERRWRN                  6       ro     0x0            Error Warning
                                                      Indicates that either the Transmit Error counter or
                                                      the Receive Error counter has exceeded a value of
                                                      96.
                                                      1: One or more error counters have a value greater
                                                      than or equal to 96.
                                                      0: Neither of the error counters has a value greater
                                                      than or equal to 96.
BBSY                    5       ro     0x0            Bus Busy
                                                      Indicates the CAN bus status.
                                                      1: Indicates that the CAN controller is either
                                                      receiving a message or transmitting a message.
                                                      0: Indicates that the CAN controller is either in
                                                      Configuration mode or the bus is idle.
BIDLE                   4       ro     0x0            Bus Idle
                                                      Indicates the CAN bus status.
                                                      1: Indicates no bus communication is taking place.
                                                      0: Indicates the CAN controller is either in
                                                      Configuration mode or the bus is busy.

      Field Name           Bits     Type     Reset Value                         Description
NORMAL                    3         ro      0x0               Normal Mode
                                                              Indicates the CAN controller is in Normal Mode.
                                                              1: Indicates the CAN controller is in Normal
                                                              Mode.
                                                              0: Indicates the CAN controller is not in Normal
                                                              mode.
SLEEP                     2         ro      0x0               Sleep Mode
                                                              Indicates the CAN controller is in Sleep mode.
                                                              1: Indicates the CAN controller is in Sleep mode.
                                                              0: Indicates the CAN controller is not in Sleep
                                                              mode.
LBACK                     1         ro      0x0               Loop Back Mode
                                                              Indicates the CAN controller is in Loop Back
                                                              mode.
                                                              1: Indicates the CAN controller is in Loop Back
                                                              mode.
                                                              0: Indicates the CAN controller is not in Loop
                                                              Back mode.
CONFIG                    0         ro      0x1               Configuration Mode Indicator
                                                              Indicates the CAN controller is in Configuration
                                                              mode.
                                                              1: Indicates the CAN controller is in
                                                              Configuration mode.
                                                              0: Indicates the CAN controller is not in
                                                              Configuration mode.

                   <-----  ------>Register (CAN*) ISR*

Name                      CAN_ISR_REG
Relative Address          0x0000001C
Absolute Address          can0: 0xE000801C
                          can1: 0xE000901C
Width                     32 bits
Access Type               mixed
Reset Value               0x00006000
Description               Interrupt Status Register

        Register CAN_ISR_REG Details
        The Interrupt Status Register (ISR) contains bits that are set when a particular interrupt condition occurs. If
        the corresponding mask bit in the Interrupt Enable Register is set, an interrupt is generated.
        Interrupt bits in the ISR can be cleared by writing to the Interrupt Clear Register. For all bits in the ISR, a set
        condition takes priority over the clear condition and the bit continues to remain '1.'

      Field Name         Bits   Type    Reset Value                       Description
reserved                31:15   rw     0x0            reserved
TXFEMP                  14      ro     0x1            Transmit FIFO EmptyInterrupt
(IXR_TXFEMP)                                          A 1 indicates that the Transmit FIFO is empty.
                                                      The interrupt continues to assert as long as the TX
                                                      FIFO is empty.
                                                      This bit can be cleared only by writing to the ICR.
TXFWMEMP                13      ro     0x1            Transmit FIFO Watermark Empty Interrupt
(IXR_TXFWMEMP)                                        A 1 indicates that the TX FIFO is empty based on
                                                      watermark programming.
                                                      The interrupt continues to assert as long as the
                                                      number of empty spaces in the TX FIFO is greater
                                                      than TX FIFO empty watermark.
                                                      This bit can be cleared only by writing to the
                                                      Interrupt Clear Register.
RXFWMFLL                12      ro     0x0            Receive FIFO Watermark Full Interrupt
(IXR_RXFWMFLL)                                        A 1 indicates that the RX FIFO is full based on
                                                      watermark programming.
                                                      The interrupt continues to assert as long as the RX
                                                      FIFO count is above RX FIFO Full watermark.
                                                      This bit can be cleared only by writing to the
                                                      Interrupt Clear Register.
WKUP                    11      ro     0x0            Wake up Interrupt
(IXR_WKUP)                                            A 1 indicates that the CAN controller entered
                                                      Normal mode from Sleep Mode.
                                                      This bit can be cleared by writing to the ICR.
                                                      This bit is also cleared when a 0 is written to the
                                                      CEN bit in the SRR.
SLP                     10      ro     0x0            Sleep Interrupt
(IXR_SLP)                                             A 1 indicates that the CAN controller entered
                                                      Sleep mode.
                                                      This bit can be cleared by writing to the ICR.
                                                      This bit is also cleared when a 0 is written to the
                                                      CEN bit in the SRR.
BSOFF                   9       ro     0x0            Bus Off Interrupt
(IXR_BSOFF)                                           A 1 indicates that the CAN controller entered the
                                                      Bus Off state.
                                                      This bit can be cleared by writing to the ICR.
                                                      This bit is also cleared when a 0 is written to the
                                                      CEN bit in the SRR.

      Field Name         Bits   Type    Reset Value                      Description
ERROR                   8       ro     0x0            Error Interrupt
(IXR_ERROR)                                           A 1 indicates that an error occurred during
                                                      message transmission or reception.
                                                      This bit can be cleared by writing to the ICR.
                                                      This bit is also cleared when a 0 is written to the
                                                      CEN bit in the SRR.
RXNEMP                  7       ro     0x0            Receive FIFO Not Empty Interrupt
(IXR_RXNEMP)                                          A 1 indicates that the Receive FIFO is not empty.
                                                      This bit can be cleared only by writing to the ICR.
RXOFLW                  6       ro     0x0            RX FIFO Overflow Interrupt
(IXR_RXOFLW)                                          A 1 indicates that a message has been lost. This
                                                      condition occurs when a new message is being
                                                      received and the Receive FIFO is Full.
                                                      This bit can be cleared by writing to the ICR.
                                                      This bit is also cleared when a 0 is written to the
                                                      CEN bit in the SRR.
RXUFLW                  5       ro     0x0            RX FIFO Underflow Interrupt
(IXR_RXUFLW)                                          A 1 indicates that a read operation was attempted
                                                      on an empty RX FIFO.
                                                      This bit can be cleared only by writing to the ICR.
RXOK                    4       ro     0x0            New Message Received Interrupt
(IXR_RXOK)                                            A 1 indicates that a message was received
                                                      successfully and stored into the RX FIFO.
                                                      This bit can be cleared by writing to the ICR.
                                                      This bit is also cleared when a 0 is written to the
                                                      CEN bit in the SRR.
TXBFLL                  3       ro     0x0            High Priority Transmit Buffer Full Interrupt
(IXR_TXBFLL)                                          A 1 indicates that the High Priority Transmit
                                                      Buffer is full.
                                                      The status of the bit is unaffected if write
                                                      transactions occur on the High Priority Transmit
                                                      Buffer when it is already full.
                                                      This bit can be cleared only by writing to the ICR.
TXFLL                   2       ro     0x0            Transmit FIFO Full Interrupt
(IXR_TXFLL)                                           A 1 indicates that the TX FIFO is full.
                                                      The status of the bit is unaffected if write
                                                      transactions occur on the Transmit FIFO when it is
                                                      already full.
                                                      This bit can be cleared only by writing to the
                                                      Interrupt Clear Register.

      Field Name         Bits     Type     Reset Value                      Description
TXOK                    1         ro     0x0             Transmission Successful Interrupt
(IXR_TXOK)                                               A 1 indicates that a message was transmitted
                                                         successfully.
                                                         This bit can be cleared by writing to the ICR.
                                                         This bit is also cleared when a 0 is written to the
                                                         CEN bit in the SRR.
                                                         In Loop Back mode, both TXOK and RXOK bits
                                                         are set. The RXOK bit is set before the TXOK bit.
ARBLST                  0         ro     0x0             Arbitration Lost Interrupt
(IXR_ARBLST)                                             A 1 indicates that arbitration was lost during
                                                         message transmission.
                                                         This bit can be cleared by writing to the ICR.
                                                         This bit is also cleared when a 0 is written to the
                                                         CEN bit in the SRR.

                   <-----  ------>Register (CAN*) IER*

Name                    CAN_IER_REG
Relative Address        0x00000020
Absolute Address        can0: 0xE0008020
                        can1: 0xE0009020
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Enable Register

        Register CAN_IER_REG Details

      Field Name         Bits     Type     Reset Value                      Description
reserved                31:15     rw     0x0             Reserved
ETXFEMP                 14        rw     0x0             Enable TXFIFO Empty Interrupt
(IXR_TXFEMP)                                             Writes to this bit enable or disable interrupts
                                                         when the TXFEMP bit in the ISR is set.
                                                         1: Enable interrupt generation if TXFEMP bit in
                                                         ISR is set.
                                                         0: Disable interrupt generation if TXFEMP bit in
                                                         ISR is set.

       Field Name        Bits   Type    Reset Value                      Description
ETXFWMEMP               13      rw     0x0            Enable TXFIFO watermark Empty Interrupt
(IXR_TXFWMEMP)                                        Writes to this bit enable or disable interrupts
                                                      when the TXFWMEMP bit in the ISR is set.
                                                      1: Enable interrupt generation if TXFWMEMP bit
                                                      in ISR is set.
                                                      0: Disable interrupt generation if TXFWMEMP bit
                                                      in ISR is set.
ERXFWMFLL               12      rw     0x0            Enable RXFIFO watermark Full Interrupt
(IXR_RXFWMFLL)                                        Writes to this bit enable or disable interrupts
                                                      when the RXFLL bit in the ISR is set.
                                                      1: Enable interrupt generation if RXFWMFLL bit
                                                      in ISR is set.
                                                      0: Disable interrupt generation if RXFWMFLL bit
                                                      in ISR is set.
EWKUP                   11      rw     0x0            Enable Wake up Interrupt
(IXR_WKUP)                                            Writes to this bit enable or disable interrupts
                                                      when the WKUP bit in the ISR is set.
                                                      1: Enable interrupt generation if WKUP bit in ISR
                                                      is set.
                                                      0: Disable interrupt generation if WKUP bit in ISR
                                                      is set.
ESLP                    10      rw     0x0            Enable Sleep Interrupt
(IXR_SLP)                                             Writes to this bit enable or disable interrupts
                                                      when the SLP bit in the ISR is set.
                                                      1: Enable interrupt generation if SLP bit in ISR is
                                                      set.
                                                      0: Disable interrupt generation if SLP bit in ISR is
                                                      set.
EBSOFF                  9       rw     0x0            Enable Bus OFF Interrupt
(IXR_BSOFF)                                           Writes to this bit enable or disable interrupts
                                                      when the BSOFF bit in the ISR is set.
                                                      1: Enable interrupt generation if BSOFF bit in ISR
                                                      is set.
                                                      0: Disable interrupt generation if BSOFF bit in ISR
                                                      is set.
EERROR                  8       rw     0x0            Enable Error Interrupt
(IXR_ERROR)                                           Writes to this bit enable or disable interrupts
                                                      when the ERROR bit in the ISR is set.
                                                      1: Enable interrupt generation if ERROR bit in ISR
                                                      is set.
                                                      0: Disable interrupt generation if ERROR bit in
                                                      ISR is set.

      Field Name         Bits   Type    Reset Value                      Description
ERXNEMP                 7       rw     0x0            Enable Receive FIFO Not Empty Interrupt
(IXR_RXNEMP)                                          Writes to this bit enable or disable interrupts
                                                      when the RXNEMP bit in the ISR is set.
                                                      1: Enable interrupt generation if RXNEMP bit in
                                                      ISR is set.
                                                      0: Disable interrupt generation if RXNEMP bit in
                                                      ISR is set.
ERXOFLW                 6       rw     0x0            Enable RX FIFO Overflow Interrupt
(IXR_RXOFLW)                                          Writes to this bit enable or disable interrupts
                                                      when the RXOFLW bit in the ISR is set.
                                                      1: Enable interrupt generation if RXOFLW bit in
                                                      ISR is set.
                                                      0: Disable interrupt generation if RXOFLW bit in
                                                      ISR is set.
ERXUFLW                 5       rw     0x0            Enable RX FIFO Underflow Interrupt
(IXR_RXUFLW)                                          Writes to this bit enable or disable interrupts
                                                      when the RXUFLW bit in the ISR is set.
                                                      1: Enable interrupt generation if RXUFLW bit in
                                                      ISR is set.
                                                      0: Disable interrupt generation if RXUFLW bit in
                                                      ISR is set.
ERXOK                   4       rw     0x0            Enable New Message Received Interrupt
(IXR_RXOK)                                            Writes to this bit enable or disable interrupts
                                                      when the RXOK bit in the ISR is set.
                                                      1: Enable interrupt generation if RXOK bit in ISR
                                                      is set.
                                                      0: Disable interrupt generation if RXOK bit in ISR
                                                      is set.
ETXBFLL                 3       rw     0x0            Enable High Priority Transmit Buffer Full
(IXR_TXBFLL)                                          Interrupt
                                                      Writes to this bit enable or disable interrupts
                                                      when the TXBFLL bit in the ISR is set.
                                                      1: Enable interrupt generation if TXBFLL bit in
                                                      ISR is set.
                                                      0: Disable interrupt generation if TXBFLL bit in
                                                      ISR is set.
ETXFLL                  2       rw     0x0            Enable Transmit FIFO Full Interrupt
(IXR_TXFLL)                                           Writes to this bit enable or disable interrupts
                                                      when TXFLL bit in the ISR is set.
                                                      1: Enable interrupt generation if TXFLL bit in ISR
                                                      is set.
                                                      0: Disable interrupt generation if TXFLL bit in ISR
                                                      is set.

      Field Name         Bits     Type     Reset Value                       Description
ETXOK                   1         rw     0x0              Enable Transmission Successful Interrupt
(IXR_TXOK)                                                Writes to this bit enable or disable interrupts
                                                          when the TXOK bit in the ISR is set.
                                                          1: Enable interrupt generation if TXOK bit in ISR
                                                          is set.
                                                          0: Disable interrupt generation if TXOK bit in ISR
                                                          is set.
EARBLST                 0         rw     0x0              Enable Arbitration Lost Interrupt
(IXR_ARBLST)                                              Writes to this bit enable or disable interrupts
                                                          when the ARBLST bit in the ISR is set.
                                                          1: Enable interrupt generation if ARBLST bit in
                                                          ISR is set.
                                                          0: Disable interrupt generation if ARBLST bit in
                                                          ISR is set.

                   <-----  ------>Register (CAN*) ICR*

Name                    CAN_ICR_REG
Relative Address        0x00000024
Absolute Address        can0: 0xE0008024
                        can1: 0xE0009024
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Interrupt Clear Register

        Register CAN_ICR_REG Details

      Field Name         Bits     Type     Reset Value                       Description
reserved                31:15     rw     0x0              Reserved
CTXFEMP                 14        wo     0x0              Clear TXFIFO Empty Interrupt
(IXR_TXFEMP)                                              Writing a 1 to this bit clears the TXFEMP bit in the
                                                          ISR.
CTXFWMEMP               13        wo     0x0              Clear TXFIFO Watermark Empty Interrupt
(IXR_TXFWMEMP)                                            Writing a 1 to this bit clears the TXFWMEMP bit
                                                          in the ISR.
CRXFWMFLL               12        wo     0x0              Clear RXFIFO Watermark Full Interrupt
(IXR_RXFWMFLL)                                            Writing a 1 to this bit clears the RXFWMFLL bit in
                                                          the ISR.

       Field Name        Bits    Type   Reset Value                       Description
CWKUP                    11     wo      0x0           Clear Wake up Interrupt
(IXR_WKUP)                                            Writing a 1 to this bit clears the WKUP bit in the
                                                      ISR.
CSLP                     10     wo      0x0           Clear Sleep Interrupt
(IXR_SLP)                                             Writing a 1 to this bit clears the SLP bit in the ISR.
CBSOFF                   9      wo      0x0           Clear Bus Off Interrupt
(IXR_BSOFF)                                           Writing a 1 to this bit clears the BSOFF bit in the
                                                      ISR.
CERROR                   8      wo      0x0           Clear Error Interrupt
(IXR_ERROR)                                           Writing a 1 to this bit clears the ERROR bit in the
                                                      ISR.
CRXNEMP                  7      wo      0x0           Clear Receive FIFO Not Empty Interrupt
(IXR_RXNEMP)                                          Writing a 1 to this bit clears the RXNEMP bit in the
                                                      ISR.
CRXOFLW                  6      wo      0x0           Clear RX FIFO Overflow Interrupt
(IXR_RXOFLW)                                          Writing a 1 to this bit clears the RXOFLW bit in the
                                                      ISR.
CRXUFLW                  5      wo      0x0           Clear RX FIFO Underflow Interrupt
(IXR_RXUFLW)                                          Writing a 1 to this bit clears the RXUFLW bit in the
                                                      ISR.
CRXOK                    4      wo      0x0           Clear New Message Received Interrupt
(IXR_RXOK)                                            Writing a 1 to this bit clears the RXOK bit in the
                                                      ISR.
CTXBFLL                  3      wo      0x0           Clear High Priority Transmit Buffer Full Interrupt
(IXR_TXBFLL)                                          Writing a 1 to this bit clears the TXBFLL bit in the
                                                      ISR.
CTXFLL                   2      wo      0x0           Clear Transmit FIFO Full Interrupt
(IXR_TXFLL)                                           Writing a 1 to this bit clears the TXFLL bit in the
                                                      ISR.
CTXOK                    1      wo      0x0           Clear Transmission Successful Interrupt
(IXR_TXOK)                                            Writing a 1 to this bit clears the CTXOK bit in the
                                                      ISR.
CARBLST                  0      wo      0x0           Clear Arbitration Lost Interrupt
(IXR_ARBLST)                                          Writing a 1 to this bit clears the ARBLST bit in the
                                                      ISR.

                    <-----  ------>Register (CAN*) TCR*

Name                     CAN_TCR_REG
Relative Address         0x00000028

Absolute Address        can0: 0xE0008028
                        can1: 0xE0009028
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Timestamp Control Register

        Register CAN_TCR_REG Details

      Field Name         Bits     Type     Reset Value                      Description
reserved                31:1      rw     0x0             reserved
CTS                     0         wo     0x0             Clear Timestamp
                                                         Internal free running counter is cleared to 0 when
                                                         CTS=1.
                                                         This bit only needs to be written once with a 1 to
                                                         clear the counter.
                                                         The bit will automatically return to 0.

                   <-----  ------>Register (CAN*) WIR*

Name                    CAN_WIR_REG
Relative Address        0x0000002C
Absolute Address        can0: 0xE000802C
                        can1: 0xE000902C
Width                   32 bits
Access Type             rw
Reset Value             0x00003F3F
Description             Watermark Interrupt Register

        Register CAN_WIR_REG Details
        The TXFIFO Empty watermark (EW) programmed in this register will be applied to TX FIFO only. The
        RXFIFO Full watermark (FW) programmed in this register will be applied to RX FIFO only. The watermark
        register is allowed to program only when CEN=0 in SRR register.
        The TXFIFO Watermark EMPTY interrupt (TXFWMEMP) will continue to assert as long as the number of
        empty spaces in the TX FIFO is greater than the TXFIFO Empty watermark (EW). The RXFLL interrupt will
        continue to assert as long as the RX FIFO count remains above the RXFIFO Full watermark (FW).

      Field Name         Bits     Type     Reset Value                       Description
reserved                31:16     rw     0x0              reserved
EW                      15:8      rw     0x3F             TXFIFO Empty watermark
                                                          TXFIFO generates an EMPTY interrupt based on
                                                          the value programmed in this field. The valid
                                                          range is (1-63). No protection is given for illegal
                                                          programming in this field. This field can be
                                                          written to only when CEN bit in SRR is 0.
FW                      7:0       rw     0x3F             RXFIFO Full watermark
                                                          RXFIFO generates FULL interrupt based on the
                                                          value programmed in this field. The valid range is
                                                          (1-63). No protection is given for illegal
                                                          programming in this field. This field can be
                                                          written to only when CEN bit in SRR is 0.

                   <-----  ------>Register (CAN*) TXFIFO_ID*

Name                    CAN_TXFIFO_ID_REG
Relative Address        0x00000030
Absolute Address        can0: 0xE0008030
                        can1: 0xE0009030
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             transmit message fifo message identifier

        Register CAN_TXFIFO_ID_REG Details

      Field Name         Bits     Type     Reset Value                       Description
IDH                     31:21     wo     0x0              Standard Message ID
(IDR_ID1)                                                 The Identifier portion for a Standard Frame is 11
                                                          bits. These bits indicate the Standard Frame ID.
                                                          This field is valid for both Standard and Extended
                                                          Frames.
SRRRTR                  20        wo     0x0              Substitute Remote Transmission Request
(IDR_SRR)                                                 This bit differentiates between data frames and
                                                          remote frames. Valid only for Standard Frames.
                                                          For Extended frames this bit is 1.
                                                          1: Indicates that the message frame is a Remote
                                                          Frame.
                                                          0: Indicates that the message frame is a Data
                                                          Frame.

      Field Name         Bits     Type     Reset Value                      Description
IDE                     19        wo     0x0             Identifier Extension
(IDR_IDE)                                                This bit differentiates between frames using the
                                                         Standard Identifier and those using the Extended
                                                         Identifier. Valid for both Standard and Extended
                                                         Frames.
                                                         1: Indicates the use of an Extended Message
                                                         Identifier.
                                                         0: Indicates the use of a Standard Message
                                                         Identifier.
IDL                     18:1      wo     0x0             Extended Message ID
(IDR_ID2)                                                This field indicates the Extended Identifier. Valid
                                                         only for Extended Frames. For Standard Frames,
                                                         reads from this field return 0s. For Standard
                                                         Frames, writes to this field should be 0s.
RTR                     0         wo     0x0             Remote Transmission Request
(IDR_RTR)                                                This bit differentiates between data frames and
                                                         remote frames. Valid only for Extended Frames.
                                                         1: Indicates the message object is a Remote Frame
                                                         0: Indicates the message object is a Data Frame
                                                         For Standard Frames, reads from this bit returns 0
                                                         For Standard Frames, writes to this bit should be 0

                   <-----  ------>Register (CAN*) TXFIFO_DLC*

Name                    CAN_TXFIFO_DLC_REG
Relative Address        0x00000034
Absolute Address        can0: 0xE0008034
                        can1: 0xE0009034
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             transmit message fifo data length code

        Register CAN_TXFIFO_DLC_REG Details

      Field Name         Bits     Type     Reset Value                      Description
DLC                     31:28     rw     0x0             Data Length Code
(DLCR_DLC)                                               This is the data length portion of the control field
                                                         of the CAN frame. This indicates the number
                                                         valid data bytes in Data Word 1 and Data Word 2
                                                         registers.
reserved                27:0      rw     0x0             reserved

      <-----  ------>Register (CAN*) TXFIFO_DATA1*

Name                    CAN_TXFIFO_DATA1_REG
Software Name           TXFIFO_DW1
Relative Address        0x00000038
Absolute Address        can0: 0xE0008038
                        can1: 0xE0009038
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             transmit message fifo data word 1

        Register CAN_TXFIFO_DATA1_REG Details

      Field Name         Bits     Type     Reset Value                         Description
DB0                     31:24     rw     0x0                Data Byte 0
(DW1R_DB0)                                                  Reads from this field return invalid data if the
                                                            message has no data.
DB1                     23:16     rw     0x0                Data Byte 1
(DW1R_DB1)                                                  Reads from this field return invalid data if the
                                                            message has only 1 byte of data or fewer
DB2                     15:8      rw     0x0                Data Byte 2
(DW1R_DB2)                                                  Reads from this field return invalid data if the
                                                            message has only 2 byte of data or fewer
DB3                     7:0       rw     0x0                Data Byte 3
(DW1R_DB3)                                                  Reads from this field return invalid data if the
                                                            message has only 3 byte of data or fewer

       <-----  ------>Register (CAN*) TXFIFO_DATA2*

Name                    CAN_TXFIFO_DATA2_REG
Software Name           TXFIFO_DW2
Relative Address        0x0000003C
Absolute Address        can0: 0xE000803C
                        can1: 0xE000903C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             transmit message fifo data word 2

        Register CAN_TXFIFO_DATA2_REG Details

      Field Name         Bits     Type     Reset Value                       Description
DB0                     31:24     rw     0x0              Data Byte 4
(DW2R_DB4)                                                Reads from this field return invalid data if the
                                                          message has only 4 byte of data or fewer
DB1                     23:16     rw     0x0              Data Byte 5
(DW2R_DB5)                                                Reads from this field return invalid data if the
                                                          message has only 5 byte of data or fewer
DB2                     15:8      rw     0x0              Data Byte 6
(DW2R_DB6)                                                Reads from this field return invalid data if the
                                                          message has only 6 byte of data or fewer
DB3                     7:0       rw     0x0              Data Byte 7
(DW2R_DB7)                                                Reads from this field return invalid data if the
                                                          message has 7 byte of data or fewer

                   <-----  ------>Register (CAN*) TXHPB_ID*

Name                    CAN_TXHPB_ID_REG
Relative Address        0x00000040
Absolute Address        can0: 0xE0008040
                        can1: 0xE0009040
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             transmit high priority buffer message identifier

        Register CAN_TXHPB_ID_REG Details

      Field Name         Bits     Type     Reset Value                       Description
IDH                     31:21     wo     0x0              Standard Message ID
(IDR_ID1)                                                 The Identifier portion for a Standard Frame is 11
                                                          bits. These bits indicate the Standard Frame ID.
                                                          This field is valid for both Standard and Extended
                                                          Frames.
SRRRTR                  20        wo     0x0              Substitute Remote Transmission Request
(IDR_SRR)                                                 This bit differentiates between data frames and
                                                          remote frames. Valid only for Standard Frames.
                                                          For Extended frames this bit is 1.
                                                          1: Indicates that the message frame is a Remote
                                                          Frame.
                                                          0: Indicates that the message frame is a Data
                                                          Frame.

      Field Name         Bits     Type     Reset Value                       Description
IDE                     19        wo     0x0              Identifier Extension
(IDR_IDE)                                                 This bit differentiates between frames using the
                                                          Standard Identifier and those using the Extended
                                                          Identifier. Valid for both Standard and Extended
                                                          Frames.
                                                          1: Indicates the use of an Extended Message
                                                          Identifier.
                                                          0: Indicates the use of a Standard Message
                                                          Identifier.
IDL                     18:1      wo     0x0              Extended Message ID
(IDR_ID2)                                                 This field indicates the Extended Identifier. Valid
                                                          only for Extended Frames. For Standard Frames,
                                                          reads from this field return 0s. For Standard
                                                          Frames, writes to this field should be 0s.
RTR                     0         wo     0x0              Remote Transmission Request
(IDR_RTR)                                                 This bit differentiates between data frames and
                                                          remote frames. Valid only for Extended Frames.
                                                          1: Indicates the message object is a Remote Frame
                                                          0: Indicates the message object is a Data Frame
                                                          For Standard Frames, reads from this bit returns 0
                                                          For Standard Frames, writes to this bit should be 0

                   <-----  ------>Register (CAN*) TXHPB_DLC*

Name                    CAN_TXHPB_DLC_REG
Relative Address        0x00000044
Absolute Address        can0: 0xE0008044
                        can1: 0xE0009044
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             transmit high priority buffer data length code

        Register CAN_TXHPB_DLC_REG Details

      Field Name         Bits     Type     Reset Value                       Description
DLC                     31:28     rw     0x0              Data Length Code
(DLCR_DLC)                                                This is the data length portion of the control field
                                                          of the CAN frame. This indicates the number
                                                          valid data bytes in Data Word 1 and Data Word 2
                                                          registers.
reserved                27:0      rw     0x0              reserved

<-----  ------>Register (CAN*) TXHPB_DATA1*    
Name                    CAN_TXHPB_DATA1_REG
Software Name           TXHPB_DW1
Relative Address        0x00000048
Absolute Address        can0: 0xE0008048
                        can1: 0xE0009048
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             transmit high priority buffer data word 1

        Register CAN_TXHPB_DATA1_REG Details

      Field Name         Bits     Type     Reset Value                       Description
DB0                     31:24     rw     0x0              Data Byte 0
(DW1R_DB0)                                                Reads from this field return invalid data if the
                                                          message has no data.
DB1                     23:16     rw     0x0              Data Byte 1
(DW1R_DB1)                                                Reads from this field return invalid data if the
                                                          message has only 1 byte of data or fewer
DB2                     15:8      rw     0x0              Data Byte 2
(DW1R_DB2)                                                Reads from this field return invalid data if the
                                                          message has only 2 byte of data or fewer
DB3                     7:0       rw     0x0              Data Byte 3
(DW1R_DB3)                                                Reads from this field return invalid data if the
                                                          message has only 3 byte of data or fewer

<-----  ------>Register (CAN*) TXHPB_DATA2*    
Name                    CAN_TXHPB_DATA2_REG
Software Name           TXHPB_DW2
Relative Address        0x0000004C
Absolute Address        can0: 0xE000804C
                        can1: 0xE000904C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             transmit high priority buffer data word 2

        Register CAN_TXHPB_DATA2_REG Details

      Field Name         Bits     Type     Reset Value                       Description
DB0                     31:24     rw     0x0              Data Byte 4
(DW2R_DB4)                                                Reads from this field return invalid data if the
                                                          message has only 4 byte of data or fewer
DB1                     23:16     rw     0x0              Data Byte 5
(DW2R_DB5)                                                Reads from this field return invalid data if the
                                                          message has only 5 byte of data or fewer
DB2                     15:8      rw     0x0              Data Byte 6
(DW2R_DB6)                                                Reads from this field return invalid data if the
                                                          message has only 6 byte of data or fewer
DB3                     7:0       rw     0x0              Data Byte 7
(DW2R_DB7)                                                Reads from this field return invalid data if the
                                                          message has 7 byte of data or fewer

                   <-----  ------>Register (CAN*) RXFIFO_ID*

Name                    CAN_RXFIFO_ID_REG
Relative Address        0x00000050
Absolute Address        can0: 0xE0008050
                        can1: 0xE0009050
Width                   32 bits
Access Type             ro
Reset Value             x
Description             receive message fifo message identifier

        Register CAN_RXFIFO_ID_REG Details

      Field Name         Bits   Type    Reset Value                      Description
IDH                     31:21   ro     x              Standard Message ID
(IDR_ID1)                                             The Identifier portion for a Standard Frame is 11
                                                      bits.
                                                      These bits indicate the Standard Frame ID.
                                                      This field is valid for both Standard and Extended
                                                      Frames.
SRRRTR                  20      ro     x              Substitute Remote Transmission Request
(IDR_SRR)                                             This bit differentiates between data frames and
                                                      remote frames. Valid only for Standard Frames.
                                                      For Extended frames this bit is 1.
                                                      1: Indicates that the message frame is a Remote
                                                      Frame.
                                                      0: Indicates that the message frame is a Data
                                                      Frame.
IDE                     19      ro     x              Identifier Extension
(IDR_IDE)                                             This bit differentiates between frames using the
                                                      Standard Identifier and those using the Extended
                                                      Identifier. Valid for both Standard and Extended
                                                      Frames.
                                                      1: Indicates the use of an Extended Message
                                                      Identifier.
                                                      0: Indicates the use of a Standard Message
                                                      Identifier.
IDL                     18:1    ro     x              Extended Message ID
(IDR_ID2)                                             This field indicates the Extended Identifier.
                                                      Valid only for Extended Frames.
                                                      For Standard Frames, reads from this field return
                                                      0s
                                                      For Standard Frames, writes to this field should
                                                      be 0s
RTR                     0       ro     x              Remote Transmission Request
(IDR_RTR)                                             This bit differentiates between data frames and
                                                      remote frames.
                                                      Valid only for Extended Frames.
                                                      1: Indicates the message object is a Remote Frame
                                                      0: Indicates the message object is a Data Frame
                                                      For Standard Frames, reads from this bit returns 0
                                                      For Standard Frames, writes to this bit should be 0

<-----  ------>Register (CAN*) RXFIFO_DLC*    
Name                    CAN_RXFIFO_DLC_REG

Relative Address        0x00000054
Absolute Address        can0: 0xE0008054
                        can1: 0xE0009054
Width                   32 bits
Access Type             rw
Reset Value             x
Description             receive message fifo data length code

        Register CAN_RXFIFO_DLC_REG Details

      Field Name         Bits     Type     Reset Value                        Description
DLC                     31:28     rw     x                 Data Length Code
(DLCR_DLC)                                                 This is the data length portion of the control field
                                                           of the CAN frame. This indicates the number
                                                           valid data bytes in Data Word 1 and Data Word 2
                                                           registers.
reserved                27:16     rw     x                 reserved
RXT                     15:0      rw     x                 RX Timestamp

<-----  ------>Register (CAN*) RXFIFO_DATA1*    
Name                    CAN_RXFIFO_DATA1_REG
Software Name           RXFIFO_DW1
Relative Address        0x00000058
Absolute Address        can0: 0xE0008058
                        can1: 0xE0009058
Width                   32 bits
Access Type             rw
Reset Value             x
Description             receive message fifo data word 1

        Register CAN_RXFIFO_DATA1_REG Details

      Field Name         Bits     Type     Reset Value                        Description
DB0                     31:24     rw     x                 Data Byte 0
(DW1R_DB0)                                                 Reads from this field return invalid data if the
                                                           message has no data.
DB1                     23:16     rw     x                 Data Byte 1
(DW1R_DB1)                                                 Reads from this field return invalid data if the
                                                           message has only 1 byte of data or fewer

      Field Name         Bits     Type     Reset Value                        Description
DB2                     15:8      rw     x                 Data Byte 2
(DW1R_DB2)                                                 Reads from this field return invalid data if the
                                                           message has only 2 byte of data or fewer
DB3                     7:0       rw     x                 Data Byte 3
(DW1R_DB3)                                                 Reads from this field return invalid data if the
                                                           message has only 3 byte of data or fewer

<-----  ------>Register (CAN*) RXFIFO_DATA2*    
Name                    CAN_RXFIFO_DATA2_REG
Software Name           RXFIFO_DW2
Relative Address        0x0000005C
Absolute Address        can0: 0xE000805C
                        can1: 0xE000905C
Width                   32 bits
Access Type             rw
Reset Value             x
Description             receive message fifo data word 2

        Register CAN_RXFIFO_DATA2_REG Details

      Field Name         Bits     Type     Reset Value                        Description
DB0                     31:24     rw     x                 Data Byte 4
(DW2R_DB4)                                                 Reads from this field return invalid data if the
                                                           message has only 4 byte of data or fewer
DB1                     23:16     rw     x                 Data Byte 5
(DW2R_DB5)                                                 Reads from this field return invalid data if the
                                                           message has only 5 byte of data or fewer
DB2                     15:8      rw     x                 Data Byte 6
(DW2R_DB6)                                                 Reads from this field return invalid data if the
                                                           message has only 6 byte of data or fewer
DB3                     7:0       rw     x                 Data Byte 7
(DW2R_DB7)                                                 Reads from this field return invalid data if the
                                                           message has 7 byte of data or fewer

                   <-----  ------>Register (CAN*) AFR*

Name                    CAN_AFR_REG
Relative Address        0x00000060

Absolute Address         can0: 0xE0008060
                         can1: 0xE0009060
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Acceptance Filter Register

        Register CAN_AFR_REG Details
        The Acceptance Filter Register (AFR) defines which acceptance filters to use. Each Acceptance Filter ID
        Register (AFIR) and Acceptance Filter Mask Register (AFMR) pair is associated with a UAF bit.
        When the UAF bit is '1,' the corresponding acceptance filter pair is used for acceptance filtering. When the
        UAF bit is '0,' the corresponding acceptance filter pair is not used for acceptance filtering.
        To modify an acceptance filter pair in Normal mode, the corresponding UAF bit in this register must be set
        to '0.'After the acceptance filter is modified, the corresponding UAF bit must be set to '1.'The following
        conditions govern the number of UAF bits that can exist in the.
        * If all UAF bits are set to '0,' then all received messages are stored in the RX FIFO
        * If the UAF bits are changed from a '1' to '0' during reception of a CAN message, the message may not be
        stored in the RX FIFO.

      Field Name          Bits     Type     Reset Value                        Description
reserved                 31:4      rw      0x0              reserved
UAF4                     3         rw      0x0              Use Acceptance Filter Number 4
                                                            Enables the use of acceptance filter pair 4.
                                                            1: Indicates Acceptance Filter Mask Register 4 and
                                                            Acceptance Filter ID Register 4 are used for
                                                            acceptance filtering.
                                                            0: Indicates Acceptance Filter Mask Register 4 and
                                                            Acceptance Filter ID Register 4 are not used for
                                                            acceptance filtering.
UAF3                     2         rw      0x0              Use Acceptance Filter Number 3
                                                            Enables the use of acceptance filter pair 3.
                                                            1: Indicates Acceptance Filter Mask Register 3 and
                                                            Acceptance Filter ID Register 3 are used for
                                                            acceptance filtering.
                                                            0: Indicates Acceptance Filter Mask Register 3 and
                                                            Acceptance Filter ID Register 3 are not used for
                                                            acceptance filtering.

      Field Name         Bits     Type     Reset Value                         Description
UAF2                    1         rw     0x0                Use Acceptance Filter Number 2
                                                            Enables the use of acceptance filter pair 2.
                                                            1: Indicates Acceptance Filter Mask Register 2 and
                                                            Acceptance Filter ID Register 2 are used for
                                                            acceptance filtering.
                                                            0: Indicates Acceptance Filter Mask Register 2 and
                                                            Acceptance Filter ID Register 2 are not used for
                                                            acceptance filtering.
UAF1                    0         rw     0x0                Use Acceptance Filter Number 1.
                                                            Enables the use of acceptance filter pair 1.
                                                            1: Indicates Acceptance Filter Mask Register 1 and
                                                            Acceptance Filter ID Register 1 are used for
                                                            acceptance filtering.
                                                            0: Indicates Acceptance Filter Mask Register 1 and
                                                            Acceptance Filter ID Register 1 are not used for
                                                            acceptance filtering.

                   <-----  ------>Register (CAN*) AFMR1*

Name                    CAN_AFMR1_REG
Relative Address        0x00000064
Absolute Address        can0: 0xE0008064
                        can1: 0xE0009064
Width                   32 bits
Access Type             rw
Reset Value             x
Description             Acceptance Filter Mask Register 1

        Register CAN_AFMR1_REG Details

      Field Name         Bits   Type    Reset Value                      Description
AMIDH                   31:21   rw     x              Standard Message ID Mask
                                                      These bits are used for masking the Identifier in a
                                                      Standard Frame.
                                                      1: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is used when comparing the
                                                      incoming message identifier.
                                                      0: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is not used when comparing the
                                                      incoming message identifier.
AMSRR                   20      rw     x              Substitute Remote Transmission Request Mask
                                                      This bit is used for masking the RTR bit in a
                                                      Standard Frame.
                                                      1: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is used when comparing the
                                                      incoming message identifier.
                                                      0: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is not used when comparing the
                                                      incoming message identifier.
AMIDE                   19      rw     x              Identifier Extension Mask
                                                      Used for masking the IDE bit in CAN frames.
                                                      1: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is used when comparing the
                                                      incoming message identifier.
                                                      0: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is not used when comparing the
                                                      incoming message identifier.
                                                      If AMIDE = 1 and the AIIDE bit in the
                                                      corresponding Acceptance ID register is 0, this
                                                      mask is applicable to only Standard frames.
                                                      If AMIDE = 1 and the AIIDE bit in the
                                                      corresponding Acceptance ID register is 1, this
                                                      mask is applicable to only extended frames.
                                                      If AMIDE = 0 this mask is applicable to Standard
                                                      frame.

      Field Name         Bits     Type     Reset Value                      Description
AMIDL                   18:1      rw     x                Extended Message ID Mask
                                                          These bits are used for masking the Identifier in
                                                          an Extended Frame.
                                                          1: Indicates the corresponding bit in Acceptance
                                                          Mask ID Register is used when comparing the
                                                          incoming message identifier.
                                                          0: Indicates the corresponding bit in Acceptance
                                                          Mask ID Register is not used when comparing the
                                                          incoming message identifier.
AMRTR                   0         rw     x                Remote Transmission Request Mask.
                                                          This bit is used for masking the RTR bit in an
                                                          Extended Frame.
                                                          1: Indicates the corresponding bit in Acceptance
                                                          Mask ID Register is used when comparing the
                                                          incoming message identifier.
                                                          0: Indicates the corresponding bit in Acceptance
                                                          Mask ID Register is not used when comparing the
                                                          incoming message identifier.

                   <-----  ------>Register (CAN*) AFIR1*

Name                    CAN_AFIR1_REG
Relative Address        0x00000068
Absolute Address        can0: 0xE0008068
                        can1: 0xE0009068
Width                   32 bits
Access Type             rw
Reset Value             x
Description             Acceptance Filter ID Register 1

        Register CAN_AFIR1_REG Details

      Field Name         Bits     Type     Reset Value                      Description
AIIDH                   31:21     rw     x                Standard Message ID
                                                          Standard Identifier
AISRR                   20        rw     x                Substitute Remote Transmission Request
                                                          Indicates the Remote Transmission Request bit for
                                                          Standard frames
AIIDE                   19        rw     x                Identifier Extension
                                                          Differentiates between Standard and Extended
                                                          frames

      Field Name         Bits     Type     Reset Value                         Description
AIIDL                   18:1      rw     x                  Extended Message ID Mask Extended Identifier
AIRTR                   0         rw     x                  Remote Transmission Request Mask RTR bit for
                                                            Extended frames.

                   <-----  ------>Register (CAN*) AFMR2*

Name                    CAN_AFMR2_REG
Relative Address        0x0000006C
Absolute Address        can0: 0xE000806C
                        can1: 0xE000906C
Width                   32 bits
Access Type             rw
Reset Value             x
Description             Acceptance Filter Mask Register 2

        Register CAN_AFMR2_REG Details

      Field Name         Bits     Type     Reset Value                         Description
AMIDH                   31:21     rw     x                  Standard Message ID Mask
                                                            These bits are used for masking the Identifier in a
                                                            Standard Frame.
                                                            1: Indicates the corresponding bit in Acceptance
                                                            Mask ID Register is used when comparing the
                                                            incoming message identifier.
                                                            0: Indicates the corresponding bit in Acceptance
                                                            Mask ID Register is not used when comparing the
                                                            incoming message identifier.
AMSRR                   20        rw     x                  Substitute Remote Transmission Request Mask
                                                            This bit is used for masking the RTR bit in a
                                                            Standard Frame.
                                                            1: Indicates the corresponding bit in Acceptance
                                                            Mask ID Register is used when comparing the
                                                            incoming message identifier.
                                                            0: Indicates the corresponding bit in Acceptance
                                                            Mask ID Register is not used when comparing the
                                                            incoming message identifier.

      Field Name         Bits     Type     Reset Value                     Description
AMIDE                   19        rw     x               Identifier Extension Mask
                                                         Used for masking the IDE bit in CAN frames.
                                                         1: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is used when comparing the
                                                         incoming message identifier.
                                                         0: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is not used when comparing the
                                                         incoming message identifier.
                                                         If AMIDE = 1 and the AIIDE bit in the
                                                         corresponding Acceptance ID register is 0, this
                                                         mask is applicable to only Standard frames.
                                                         If AMIDE = 1 and the AIIDE bit in the
                                                         corresponding Acceptance ID register is 1, this
                                                         mask is applicable to only extended frames.
                                                         If AMIDE = 0 this mask is applicable to Standard
                                                         frame.
AMIDL                   18:1      rw     x               Extended Message ID Mask
                                                         These bits are used for masking the Identifier in
                                                         an Extended Frame.
                                                         1: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is used when comparing the
                                                         incoming message identifier.
                                                         0: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is not used when comparing the
                                                         incoming message identifier.
AMRTR                   0         rw     x               Remote Transmission Request Mask.
                                                         This bit is used for masking the RTR bit in an
                                                         Extended Frame.
                                                         1: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is used when comparing the
                                                         incoming message identifier.
                                                         0: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is not used when comparing the
                                                         incoming message identifier.

                   <-----  ------>Register (CAN*) AFIR2*

Name                    CAN_AFIR2_REG
Relative Address        0x00000070
Absolute Address        can0: 0xE0008070
                        can1: 0xE0009070
Width                   32 bits
Access Type             rw
Reset Value             x

Description             Acceptance Filter ID Register 2

        Register CAN_AFIR2_REG Details

      Field Name         Bits     Type     Reset Value                        Description
AIIDH                   31:21     rw     x                  Standard Message ID
                                                            Standard Identifier
AISRR                   20        rw     x                  Substitute Remote Transmission Request
                                                            Indicates the Remote Transmission Request bit for
                                                            Standard frames
AIIDE                   19        rw     x                  Identifier Extension
                                                            Differentiates between Standard and Extended
                                                            frames
AIIDL                   18:1      rw     x                  Extended Message ID Mask Extended Identifier
AIRTR                   0         rw     x                  Remote Transmission Request Mask RTR bit for
                                                            Extended frames.

                   <-----  ------>Register (CAN*) AFMR3*

Name                    CAN_AFMR3_REG
Relative Address        0x00000074
Absolute Address        can0: 0xE0008074
                        can1: 0xE0009074
Width                   32 bits
Access Type             rw
Reset Value             x
Description             Acceptance Filter Mask Register 3

        Register CAN_AFMR3_REG Details

      Field Name         Bits   Type    Reset Value                      Description
AMIDH                   31:21   rw     x              Standard Message ID Mask
                                                      These bits are used for masking the Identifier in a
                                                      Standard Frame.
                                                      1: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is used when comparing the
                                                      incoming message identifier.
                                                      0: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is not used when comparing the
                                                      incoming message identifier.
AMSRR                   20      rw     x              Substitute Remote Transmission Request Mask
                                                      This bit is used for masking the RTR bit in a
                                                      Standard Frame.
                                                      1: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is used when comparing the
                                                      incoming message identifier.
                                                      0: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is not used when comparing the
                                                      incoming message identifier.
AMIDE                   19      rw     x              Identifier Extension Mask
                                                      Used for masking the IDE bit in CAN frames.
                                                      1: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is used when comparing the
                                                      incoming message identifier.
                                                      0: Indicates the corresponding bit in Acceptance
                                                      Mask ID Register is not used when comparing the
                                                      incoming message identifier.
                                                      If AMIDE = 1 and the AIIDE bit in the
                                                      corresponding Acceptance ID register is 0, this
                                                      mask is applicable to only Standard frames.
                                                      If AMIDE = 1 and the AIIDE bit in the
                                                      corresponding Acceptance ID register is 1, this
                                                      mask is applicable to only extended frames.
                                                      If AMIDE = 0 this mask is applicable to Standard
                                                      frame.

      Field Name         Bits     Type     Reset Value                      Description
AMIDL                   18:1      rw     x                Extended Message ID Mask
                                                          These bits are used for masking the Identifier in
                                                          an Extended Frame.
                                                          1: Indicates the corresponding bit in Acceptance
                                                          Mask ID Register is used when comparing the
                                                          incoming message identifier.
                                                          0: Indicates the corresponding bit in Acceptance
                                                          Mask ID Register is not used when comparing the
                                                          incoming message identifier.
AMRTR                   0         rw     x                Remote Transmission Request Mask.
                                                          This bit is used for masking the RTR bit in an
                                                          Extended Frame.
                                                          1: Indicates the corresponding bit in Acceptance
                                                          Mask ID Register is used when comparing the
                                                          incoming message identifier.
                                                          0: Indicates the corresponding bit in Acceptance
                                                          Mask ID Register is not used when comparing the
                                                          incoming message identifier.

                   <-----  ------>Register (CAN*) AFIR3*

Name                    CAN_AFIR3_REG
Relative Address        0x00000078
Absolute Address        can0: 0xE0008078
                        can1: 0xE0009078
Width                   32 bits
Access Type             rw
Reset Value             x
Description             Acceptance Filter ID Register 3

        Register CAN_AFIR3_REG Details

      Field Name         Bits     Type     Reset Value                      Description
AIIDH                   31:21     rw     x                Standard Message ID
                                                          Standard Identifier
AISRR                   20        rw     x                Substitute Remote Transmission Request
                                                          Indicates the Remote Transmission Request bit for
                                                          Standard frames
AIIDE                   19        rw     x                Identifier Extension
                                                          Differentiates between Standard and Extended
                                                          frames

      Field Name         Bits     Type     Reset Value                         Description
AIIDL                   18:1      rw     x                  Extended Message ID Mask Extended Identifier
AIRTR                   0         rw     x                  Remote Transmission Request Mask RTR bit for
                                                            Extended frames.

                   <-----  ------>Register (CAN*) AFMR4*

Name                    CAN_AFMR4_REG
Relative Address        0x0000007C
Absolute Address        can0: 0xE000807C
                        can1: 0xE000907C
Width                   32 bits
Access Type             rw
Reset Value             x
Description             Acceptance Filter Mask Register 4

        Register CAN_AFMR4_REG Details

      Field Name         Bits     Type     Reset Value                         Description
AMIDH                   31:21     rw     x                  Standard Message ID Mask
                                                            These bits are used for masking the Identifier in a
                                                            Standard Frame.
                                                            1: Indicates the corresponding bit in Acceptance
                                                            Mask ID Register is used when comparing the
                                                            incoming message identifier.
                                                            0: Indicates the corresponding bit in Acceptance
                                                            Mask ID Register is not used when comparing the
                                                            incoming message identifier.
AMSRR                   20        rw     x                  Substitute Remote Transmission Request Mask
                                                            This bit is used for masking the RTR bit in a
                                                            Standard Frame.
                                                            1: Indicates the corresponding bit in Acceptance
                                                            Mask ID Register is used when comparing the
                                                            incoming message identifier.
                                                            0: Indicates the corresponding bit in Acceptance
                                                            Mask ID Register is not used when comparing the
                                                            incoming message identifier.

      Field Name         Bits     Type     Reset Value                     Description
AMIDE                   19        rw     x               Identifier Extension Mask
                                                         Used for masking the IDE bit in CAN frames.
                                                         1: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is used when comparing the
                                                         incoming message identifier.
                                                         0: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is not used when comparing the
                                                         incoming message identifier.
                                                         If AMIDE = 1 and the AIIDE bit in the
                                                         corresponding Acceptance ID register is 0, this
                                                         mask is applicable to only Standard frames.
                                                         If AMIDE = 1 and the AIIDE bit in the
                                                         corresponding Acceptance ID register is 1, this
                                                         mask is applicable to only extended frames.
                                                         If AMIDE = 0 this mask is applicable to Standard
                                                         frame.
AMIDL                   18:1      rw     x               Extended Message ID Mask
                                                         These bits are used for masking the Identifier in
                                                         an Extended Frame.
                                                         1: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is used when comparing the
                                                         incoming message identifier.
                                                         0: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is not used when comparing the
                                                         incoming message identifier.
AMRTR                   0         rw     x               Remote Transmission Request Mask.
                                                         This bit is used for masking the RTR bit in an
                                                         Extended Frame.
                                                         1: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is used when comparing the
                                                         incoming message identifier.
                                                         0: Indicates the corresponding bit in Acceptance
                                                         Mask ID Register is not used when comparing the
                                                         incoming message identifier.

                   <-----  ------>Register (CAN*) AFIR4*

Name                    CAN_AFIR4_REG
Relative Address        0x00000080
Absolute Address        can0: 0xE0008080
                        can1: 0xE0009080
Width                   32 bits
Access Type             rw
Reset Value             x

Description             Acceptance Filter ID Register 4

        Register CAN_AFIR4_REG Details

      Field Name         Bits    Type     Reset Value                       Description
AIIDH                   31:21   rw       x                Standard Message ID
                                                          Standard Identifier
AISRR                   20      rw       x                Substitute Remote Transmission Request
                                                          Indicates the Remote Transmission Request bit for
                                                          Standard frames
AIIDE                   19      rw       x                Identifier Extension
                                                          Differentiates between Standard and Extended
                                                          frames
AIIDL                   18:1    rw       x                Extended Message ID Mask Extended Identifier
AIRTR                   0       rw       x                Remote Transmission Request Mask RTR bit for
                                                          Extended frames.

<---- 
<====    ====>B.6 DDR Memory Controller (DDRC)
MODULE NAME             DDRC     
Base Address            0xF8006000 ddrc
Description             DDR memory controller
Vendor Info             Virage Logic/Synopsys

                 Register Summary
                              
    Register Name                             Address         Width   Type      Reset Value       Description
DDRC_CTRL_REG                                0x00000000        32      rw        0x00000200    DDRC Control
DDRC_TWO_RANK_CFG_REG                        0x00000004        29      rw        0x000C1076    Two Rank Configuration
DDRC_HPR_REG                                 0x00000008        26      rw        0x03C0780F    HPR Queue control
DDRC_LPR_REG                                 0x0000000C        26      rw        0x03C0780F    LPR Queue control
DDRC_WR_REG                                  0x00000010        26      rw        0x0007F80F    WR Queue control
DDRC_DRAM_PARAM0_REG                         0x00000014        21      rw        0x00041016    DRAM Parameters 0
DDRC_DRAM_PARAM1_REG                         0x00000018        32      rw        0x351B48D9    DRAM Parameters 1
DDRC_DRAM_PARAM2_REG                         0x0000001C        32      rw        0x83015904    DRAM Parameters 2
DDRC_DRAM_PARAM3_REG                         0x00000020        32      mixed     0x250882D0    DRAM Parameters 3
DDRC_DRAM_PARAM4_REG                         0x00000024        28      mixed     0x0000003C    DRAM Parameters 4
DDRC_DRAM_INIT_PARAM_REG                     0x00000028        14      rw        0x00002007    DRAM Initialization Parameters
DDRC_DRAM_EMR_REG                            0x0000002C        32      rw        0x00000008    DRAM EMR2, EMR3 access
DDRC_DRAM_EMR_MR_REG                         0x00000030        32      rw        0x00000940    DRAM EMR, MR access
DDRC_DRAM_BURST8_RDWR_REG                    0x00000034        29      mixed     0x00020034    DRAM Burst 8 read/write
DDRC_DRAM_DISABLE_DQ_REG                     0x00000038        13      mixed     0x00000000    DRAM Disable DQ
DDRC_DRAM_ADDR_MAP_BANK_REG                  0x0000003C        20      rw        0x00000F77    Row/Column address bits
DDRC_DRAM_ADDR_MAP_COL_REG                   0x00000040        32      rw        0xFFF00000    Column address bits
DDRC_DRAM_ADDR_MAP_ROW_REG                   0x00000044        28      rw        0x0FF55555    Select DRAM row address bits
DDRC_DRAM_ODT_REG                            0x00000048        30      rw        0x00000249    DRAM ODT control
DDRC_PHY_DBG_REG                             0x0000004C        20      ro        0x00000000    PHY debug
DDRC_PHY_CMD_TIMEOUT_RDDATA_CPT_REG          0x00000050        32      mixed     0x00010200    PHY command time out and read data capture FIFO
DDRC_MODE_STS_REG_REG                        0x00000054        21      ro        0x00000000    Controller operation mode status
DDRC_DLL_CALIB_REG                           0x00000058        17      rw        0x00000101    DLL calibration
DDRC_ODT_DELAY_HOLD_REG                      0x0000005C        16      rw        0x00000023    ODT delay and ODT hold
DDRC_CTRL1_REG                               0x00000060        13      mixed     0x0000003E    Controller 1
DDRC_CTRL2_REG                               0x00000064        18      mixed     0x00020000    Controller 2
DDRC_CTRL3_REG                               0x00000068        26      rw        0x00284027    Controller 3
DDRC_CTRL4_REG                               0x0000006C        16      rw        0x00001610    Controller 4
DDRC_CTRL5_REG                               0x00000078        32      mixed     0x00455111    Controller register 5
DDRC_CTRL6_REG                               0x0000007C        32      mixed     0x00032222    Controller register 6
DDRC_CHE_REFRESH_TIMER01_REG                 0x000000A0        24      rw        0x00008000    CHE_REFRESH_TIMER01
DDRC_CHE_T_ZQ_REG                            0x000000A4        32      rw        0x10300802    ZQ parameters
DDRC_CHE_T_ZQ_SHORT_INTERVAL_REG             0x000000A8        28      rw        0x0020003A    Misc parameters
DDRC_DEEP_PWRDWN_REG                         0x000000AC        9       rw        0x00000000    Deep powerdown (LPDDR2)
DDRC_REG_2C_REG                              0x000000B0        29      mixed     0x00000000    Training control
DDRC_REG_2D_REG                              0x000000B4        11      rw        0x00000200    Misc Debug
DDRC_DFI_TIMING_REG                          0x000000B8        25      rw        0x00200067    DFI timing
DDRC_CHE_ECC_CTRL_REG                        0x000000C4        2       rw        0x00000000    ECC error clear
DDRC_CHE_CORR_ECC_LOG_REG                    0x000000C8        8       mixed     0x00000000    ECC error correction
DDRC_CHE_CORR_ECC_ADDR_REG                   0x000000CC        31      ro        0x00000000    ECC error correction address log
DDRC_CHE_CORR_ECC_DATA_31_0_REG              0x000000D0        32      ro        0x00000000    ECC error correction data log low
DDRC_CHE_CORR_ECC_DATA_63_32_REG             0x000000D4        32      ro        0x00000000    ECC error correction data log mid
DDRC_CHE_CORR_ECC_DATA_71_64_REG             0x000000D8        8       ro        0x00000000    ECC error correction data log high
DDRC_CHE_UNCORR_ECC_LOG_REG                  0x000000DC        1       clronwr   0x00000000    ECC unrecoverable error status
DDRC_CHE_UNCORR_ECC_ADDR_REG                 0x000000E0       31      ro         0x00000000    ECC unrecoverable error address
DDRC_CHE_UNCORR_ECC_DATA_31_0_REG            0x000000E4       32      ro         0x00000000    ECC unrecoverable error data low
DDRC_CHE_UNCORR_ECC_DATA_63_32_REG           0x000000E8       32      ro         0x00000000    ECC unrecoverable error data middle
DDRC_CHE_UNCORR_ECC_DATA_71_64_REG           0x000000EC       8       ro         0x00000000    ECC unrecoverable error data high
DDRC_CHE_ECC_STATS_REG                       0x000000F0       16      clronwr    0x00000000    ECC error count
DDRC_ECC_SCRUB_REG                           0x000000F4       4       rw         0x00000008    ECC mode/scrub
DDRC_CHE_ECC_CORR_BIT_MASK_31_0_REG          0x000000F8       32      ro         0x00000000    ECC data mask low
DDRC_CHE_ECC_CORR_BIT_MASK_63_32_REG         0x000000FC       32      ro         0x00000000    ECC data mask high
DDRC_PHY_RCVR_ENABLE_REG                     0x00000114       8       rw         0x00000000    Phy receiver enable register
DDRC_PHY_CONFIG0_REG                         0x00000118       31      rw         0x40000001    PHY configuration register for data slice 0.
DDRC_PHY_CONFIG1_REG                         0x0000011C       31      rw         0x40000001    PHY configuration register for data slice 1.
DDRC_PHY_CONFIG2_REG                         0x00000120       31      rw         0x40000001    PHY configuration register for data slice 2.
DDRC_PHY_CONFIG3_REG                         0x00000124       31      rw         0x40000001    PHY configuration register for data slice 3.
DDRC_PHY_INIT_RATIO0_REG                     0x0000012C       20      rw         0x00000000    PHY init ratio register for data slice 0.
DDRC_PHY_INIT_RATIO1_REG                     0x00000130       20      rw         0x00000000    PHY init ratio register for data slice 1.
DDRC_PHY_INIT_RATIO2_REG                     0x00000134       20      rw         0x00000000    PHY init ratio register for data slice 2.
DDRC_PHY_INIT_RATIO3_REG                     0x00000138       20      rw         0x00000000    PHY init ratio register for data slice 3.
DDRC_PHY_RD_DQS_CFG0_REG                     0x00000140       20      rw         0x00000040    PHY read DQS configuration register for data slice 0.
DDRC_PHY_RD_DQS_CFG1_REG                     0x00000144       20      rw         0x00000040    PHY read DQS configuration register for data slice 1.
DDRC_PHY_RD_DQS_CFG2_REG                     0x00000148       20      rw         0x00000040    PHY read DQS configuration register for data slice 2.
DDRC_PHY_RD_DQS_CFG3_REG                     0x0000014C       20      rw         0x00000040    PHY read DQS configuration register for data slice 3.
DDRC_PHY_WR_DQS_CFG0_REG                     0x00000154       20      rw         0x00000000    PHY write DQS configuration register for data slice 0.
DDRC_PHY_WR_DQS_CFG1_REG                     0x00000158       20      rw         0x00000000    PHY write DQS configuration register for data slice 1.
DDRC_PHY_WR_DQS_CFG2_REG                     0x0000015C       20      rw         0x00000000    PHY write DQS configuration register for data slice 2.
DDRC_PHY_WR_DQS_CFG3_REG                     0x00000160       20      rw         0x00000000    PHY write DQS configuration register for data slice 3.
DDRC_PHY_WE_CFG0_REG                         0x00000168       21      rw         0x00000040    PHY FIFO write enable configuration for data slice 0.
DDRC_PHY_WE_CFG1_REG                         0x0000016C       21      rw         0x00000040    PHY FIFO write enable configuration for data slice 1.
DDRC_PHY_WE_CFG2_REG                         0x00000170       21      rw         0x00000040    PHY FIFO write enable configuration for data slice 2.
DDRC_PHY_WE_CFG3_REG                         0x00000174       21      rw         0x00000040    PHY FIFO write enable configuration for data slice 3.
DDRC_WR_DATA_SLV0_REG                        0x0000017C       20      rw         0x00000080    PHY write data slave ratio config for data slice 0.
DDRC_WR_DATA_SLV1_REG                        0x00000180       20      rw         0x00000080    PHY write data slave ratio config for data slice 1.
DDRC_WR_DATA_SLV2_REG                        0x00000184       20      rw         0x00000080    PHY write data slave ratio config for data slice 2.
DDRC_WR_DATA_SLV3_REG                        0x00000188       20      rw         0x00000080    PHY write data slave ratio config for data slice 3.
DDRC_REG_64_REG                              0x00000190       32      rw         0x10020000    Training control 2
DDRC_REG_65_REG                              0x00000194       20      rw         0x00000000    Training control 3
DDRC_REG69_6A0_REG                           0x000001A4       29      ro         0x00070000    Training results for data slice 0.
DDRC_REG69_6A1_REG                           0x000001A8       29      ro         0x00060200    Training results for data slice 1.
DDRC_REG6C_6D2_REG                           0x000001B0       28      ro         0x00040600    Training results for data slice 2.
DDRC_REG6C_6D3_REG                           0x000001B4       28      ro         0x00000E00    Training results for data slice 3.
DDRC_REG6E_710_REG                           0x000001B8       30      ro         x             Training results (2) for data slice 0.
DDRC_REG6E_711_REG                           0x000001BC       30      ro         x             Training results (2) for data slice 1.
DDRC_REG6E_712_REG                           0x000001C0       30      ro         x             Training results (2) for data slice 2.
DDRC_REG6E_713_REG                           0x000001C4       30      ro         x             Training results (2) for data slice 3.
DDRC_PHY_DLL_STS0_REG                        0x000001CC       27      ro         0x00000000    Slave DLL results for data slice 0.
DDRC_PHY_DLL_STS1_REG                        0x000001D0       27      ro         0x00000000    Slave DLL results for data slice 1.
DDRC_PHY_DLL_STS2_REG                        0x000001D4       27      ro         0x00000000    Slave DLL results for data slice 2.
DDRC_PHY_DLL_STS3_REG                        0x000001D8       27      ro         0x00000000    Slave DLL results for data slice 3.
DDRC_DLL_LOCK_STS_REG                        0x000001E0       24      ro         0x00F00000    DLL Lock Status, read
DDRC_PHY_CTRL_STS_REG                        0x000001E4       30      ro         x             PHY Control status, read
DDRC_PHY_CTRL_STS_2_REG                      0x000001E8       27      ro         0x00000013    PHY Control status (2), read
DDRC_AXI_ID_REG                              0x00000200       26      ro         0x00153042    ID and revision information
DDRC_PAGE_MASK_REG                           0x00000204       32      rw         0x00000000    Page mask
DDRC_AXI_PRIORITY_WR_PORT0_REG               0x00000208       20      mixed      0x000803FF    AXI Priority control for write port 0.
DDRC_AXI_PRIORITY_WR_PORT1_REG               0x0000020C       20      mixed      0x000803FF    AXI Priority control for write port 1.
DDRC_AXI_PRIORITY_WR_PORT2_REG               0x00000210       20      mixed      0x000803FF    AXI Priority control for write port 2.
DDRC_AXI_PRIORITY_WR_PORT3_REG               0x00000214       20      mixed      0x000803FF    AXI Priority control for write port 3.
DDRC_AXI_PRIORITY_RD_PORT0_REG               0x00000218       20      mixed      0x000003FF    AXI Priority control for read  port 0.
DDRC_AXI_PRIORITY_RD_PORT1_REG               0x0000021C       20      mixed      0x000003FF    AXI Priority control for read  port 1.
DDRC_AXI_PRIORITY_RD_PORT2_REG               0x00000220       20      mixed      0x000003FF    AXI Priority control for read  port 2.
DDRC_AXI_PRIORITY_RD_PORT3_REG               0x00000224       20      mixed      0x000003FF    AXI Priority control for read  port 3.
DDRC_EXCL_ACCESS_CFG0_REG                    0x00000294       18      rw         0x00000000    Exclusive access configuration for port 0.
DDRC_EXCL_ACCESS_CFG1_REG                    0x00000298       18      rw         0x00000000    Exclusive access configuration for port 1.
DDRC_EXCL_ACCESS_CFG2_REG                    0x0000029C       18      rw         0x00000000    Exclusive access configuration for port 2.
DDRC_EXCL_ACCESS_CFG3_REG                    0x000002A0       18      rw         0x00000000    Exclusive access configuration for port 3.
DDRC_MODE_REG_READ_REG                       0x000002A4       32      ro         0x00000000    Mode register read data
DDRC_LPDDR_CTRL0_REG                         0x000002A8       12      rw         0x00000000    LPDDR2 Control 0
DDRC_LPDDR_CTRL1_REG                         0x000002AC       32      rw         0x00000000    LPDDR2 Control 1
DDRC_LPDDR_CTRL2_REG                         0x000002B0       22      rw         0x003C0015    LPDDR2 Control 2
DDRC_LPDDR_CTRL3_REG                         0x000002B4       18      rw         0x00000601    LPDDR2 Control 3

                   <-----  ------>Register (DDRC*) CTRL*

Name                    DDRC_CTRL_REG
Relative Address        0x00000000
Absolute Address        0xF8006000
Width                   32 bits
Access Type             rw
Reset Value             0x00000200
Description             DDRC Control

        Register DDRC_CTRL_REG Details

      Field Name         Bits       Type   Reset Value                      Description
reserved                31:17     rw       0x0           reserved
dis_auto_refr          16         rw       0x0           Disable auto-refresh.
esh                                                      0: do not disable auto-refresh.
                                                         1: disable auto-refresh.
                                                         Dynamic Bit Field.
                                                         Note: When this transitions from 0 to 1, any
                                                         pending refreshes will be immediately scheduled
                                                         by the controller.
dis_act_bypa            15        rw       0x0           Only present in designs supporting activate
ss                                                       bypass. For Debug only.
                                                         0: Do not disable bypass path for high priority
                                                         read activates.
                                                         1: disable bypass path for high priority read
                                                         activates.
dis_rd_bypas          14          rw       0x0           Only present in designs supporting read bypass.
s                                                        For Debug only.
                                                         0: Do not disable bypass path for high priority
                                                         read page hits.
                                                         1: disable bypass path for high priority read page
                                                         hits.
rdwr_idle_ga          13:7        rw       0x4           When the preferred transaction store is empty for
p                                                        this many clock cycles, switch to the alternate
                                                         transaction store if it is non-empty. The read
                                                         transaction store (both high and low priority) is
                                                         the default preferred transaction store and the
                                                         write transaction store is the alternate store. When
                                                         'Prefer write over read' is set this is reversed.

      Field Name          Bits     Type   Reset Value                       Description
burst8_refres            6:4       rw     0x0           Refresh timeout. Programmed value plus one will
h                                                       be the number of refresh timeouts that will be
                                                        allowed to accumulate before traffic is blocked
                                                        and the refreshes are forced to execute. Closing
                                                        pages to perform a refresh is a one-time penalty
                                                        that must be paid for each group of refreshes;
                                                        therefore, performing refreshes in a burst reduces
                                                        the per-refresh penalty of these page closings.
                                                        Higher numbers for burst_of_N_refresh slightly
                                                        increases DRAM utilization; lower numbers
                                                        decreases the worst-case latency associated with
                                                        refreshes.
                                                        0: single refresh
                                                        1: burst-of-2
                                                        ...
                                                        7: burst-of-8 refresh
data_bus_wi              3:2       rw     0x0           DDR bus width control
dth                                                     00: 32-bit
                                                        01: 16-bit
                                                        1x: reserved
powerdown_          1              rw     0x0           Controller power down control. Update during
en                                                      normal operation. Enable the controller to
                                                        powerdown after it becomes idle.
                                                        Dynamic Bit Field.
                                                        0: disable
                                                        1: enable
soft_rstb                0         rw     0x0           Active low soft reset. Update during normal
                                                        operation.
                                                        0: Resets the controller
                                                        1: Takes the controller out of reset.
                                                        Dynamic Bit Field.
                                                        Note: Software changes DRAM controller register
                                                        values only when the controller is in the reset
                                                        state, except for bit fields that can be dymanically
                                                        updated.

                   <-----  ------>Register (DDRC*) TWO_RANK_CFG

Name                     DDRC_TWO_RANK_CFG_REG
Relative Address         0x00000004
Absolute Address         0xF8006004
Width                    29 bits
Access Type              rw

Reset Value             0x000C1076
Description             Two Rank Configuration

        Register DDRC_TWO_RANK_CFG_REG Details
        Most of this register only applies to a dual rank DRAM system

      Field Name         Bits     Type   Reset Value                       Description
reserved                28        rw     0x0            Reserved. Do not modify.
reserved                27        rw     0x0            Reserved. Do not modify.
reserved                26:22     rw     0x0            Reserved. Do not modify.
reserved                21        rw     0x0            Reserved. Do not modify.
reserved                20:19     rw     0x1            Reserved. Do not modify.
addrmap_cs_          18:14        rw     0x10           Must be manually set to 0x0
bit0
reserved                13:12     rw     0x1            Reserved. Do not modify.
t_rfc_nom_x             11:0      rw     0x76           tREFI - Average time between refreshes. Unit: in
32                                                      multiples of 32 clocks.
                                                        DRAM related. Default value is set for DDR3.
                                                        Dynamic Bit Field.

                   <-----  ------>Register (DDRC*) HPR

Name                    DDRC_HPR_REG
Relative Address        0x00000008
Absolute Address        0xF8006008
Width                   26 bits
Access Type             rw
Reset Value             0x03C0780F
Description             HPR Queue control

        Register DDRC_HPR_REG Details

      Field Name         Bits     Type   Reset Value                       Description
hpr_xact_run          25:22       rw     0xF            Number of transactions that will be serviced once
_length                                                 the HPR queue goes critical is the smaller of this
                                                        number and the number of transactions available.
hpr_max_sta             21:11     rw     0xF            Number of clocks that the HPR queue can be
rve_x32                                                 starved before it goes critical. Unit: 32 clocks
hpr_min_no              10:0      rw     0xF            Number of counts that the HPR queue is
n_critical_x32                                          guaranteed to be non-critical (1 count = 32 DDR
                                                        clocks).

                   <-----  ------>Register (DDRC*) LPR

Name                    DDRC_LPR_REG
Relative Address        0x0000000C
Absolute Address        0xF800600C
Width                   26 bits
Access Type             rw
Reset Value             0x03C0780F
Description             LPR Queue control

        Register DDRC_LPR_REG Details

      Field Name         Bits     Type   Reset Value                      Description
lpr_xact_run            25:22     rw     0xF           Number of transactions that will be serviced once
_length                                                the LPR queue goes critical is the smaller of this
                                                       number and the number of transactions available
lpr_max_star            21:11     rw     0xF           Number of clocks that the LPR queue can be
ve_x32                                                 starved before it goes critical. Unit: 32 clocks
lpr_min_non             10:0      rw     0xF           Number of clocks that the LPR queue is
_critical_x32                                          guaranteed to be non-critical. Unit: 32 clocks

                   <-----  ------>Register (DDRC*) WR

Name                    DDRC_WR_REG
Relative Address        0x00000010
Absolute Address        0xF8006010
Width                   26 bits
Access Type             rw
Reset Value             0x0007F80F
Description             WR Queue control

        Register DDRC_WR_REG Details

      Field Name         Bits     Type   Reset Value                      Description
w_max_starv          25:15        rw     0xF           Number of clocks that the Write queue can be
e_x32                                                  starved before it goes critical. Unit: 32 clocks. FOR
                                                       PERFORMANCE ONLY.
w_xact_run_             14:11     rw     0xF           Number of transactions that will be serviced once
length                                                 the WR queue goes critical is the smaller of this
                                                       number and the number of transactions available
w_min_non_              10:0      rw     0xF           Number of clock cycles that the WR queue is
critical_x32                                           guaranteed to be non-critical.

                   <-----  ------>Register (DDRC*) DRAM_PARAM0

Name                     DDRC_DRAM_PARAM0_REG
Relative Address         0x00000014
Absolute Address         0xF8006014
Width                    21 bits
Access Type              rw
Reset Value              0x00041016
Description              DRAM Parameters 0

        Register DDRC_DRAM_PARAM0_REG Details

      Field Name          Bits     Type   Reset Value                      Description
post_selfref_            20:14     rw     0x10          Minimum time to wait after coming out of self
gap_x32                                                 refresh before doing anything. This must be
                                                        bigger than all the constraints that exist. (spec:
                                                        Maximum of tXSNR and tXSRD and tXSDLL
                                                        which is 512 clocks). Unit: in multiples of 32
                                                        clocks. DRAM Related
t_rfc_min                13:6      rw     0x40          tRFC(min) - Minimum time (units = clk cycles)
                                                        from refresh to refresh or activate. DRAM
                                                        Related. Default value is set for DDR3.
                                                        Dynamic Bit Field.
t_rc                     5:0       rw     0x16           tRC - Min time between activates to same bank.
                                                         DRAM Related. Default value is set for DDR3.

                   <-----  ------>Register (DDRC*) DRAM_PARAM1

Name                     DDRC_DRAM_PARAM1_REG
Relative Address         0x00000018
Absolute Address         0xF8006018
Width                    32 bits
Access Type              rw
Reset Value              0x351B48D9
Description              DRAM Parameters 1

        Register DDRC_DRAM_PARAM1_REG Details

      Field Name         Bits   Type    Reset Value                        Description
t_cke                   31:28   rw     0x3            Minimum number of cycles of CKE HIGH/LOW
                                                      during power down and self refresh.
                                                      DDR2 and DDR3: Set this to tCKE value.
                                                      LPDDR2: Set this to the larger of tCKE or tCKESR.
                                                      Unit: clocks.
t_ras_min               26:22   rw     0x14           tRAS(min) - Minimum time between activate and
                                                      precharge to the same bank.
                                                      Unit: clocks
                                                      DRAM related.
                                                      Default value is set for DDR3.
t_ras_max               21:16   rw     0x1B           tRAS(max) - Maximum time between activate and
                                                      precharge to same bank. Maximum time that a
                                                      page can be kept open (spec is 70 us). If this is zero
                                                      then the page is closed after each transaction.
                                                      Unit: Multiples of 1024 clocks
                                                      DRAM related.
t_faw                   15:10   rw     0x12           tFAW - At most 4 banks must be activated in a
                                                      rolling window of tFAW cycles. Unit: clocks.
                                                      DRAM Related.
powerdown_          9:5         rw     0x6            After this many clocks of NOP or DESELECT the
to_x32                                                controller will put the DRAM into power down.
                                                      This must be enabled in the Master Control
                                                      Register. Unit: Multiples of 32 clocks.
wr2pre                  4:0     rw     0x19           Minimum time between write and precharge to
                                                      same bank
                                                      DDR and DDR3: WL + BL/2 + tWR
                                                      LPDDR2: WL + BL/2 + tWR + 1
                                                      Unit: Clocks
                                                      Where,
                                                      WL: write latency.
                                                      BL: burst length. This must match the value
                                                      programmed in the BL bit of the mode register to
                                                      the DRAM. BST is not supported at present.
                                                      tWR: write recovery time. This comes directly
                                                      from the DRAM specs.

                   <-----  ------>Register (DDRC*) DRAM_PARAM2

Name                    DDRC_DRAM_PARAM2_REG
Relative Address        0x0000001C
Absolute Address        0xF800601C

Width                   32 bits
Access Type             rw
Reset Value             0x83015904
Description             DRAM Parameters 2

        Register DDRC_DRAM_PARAM2_REG Details

      Field Name         Bits     Type   Reset Value                      Description
t_rcd                   31:28     rw     0x8            tRCD - AL Minimum time from activate to read or
                                                        write command to same bank. Min value for this
                                                        is 1. AL = Additive Latency. DRAM Related.
rd2pre                  27:23     rw     0x6            Minimum time from read to precharge of same
                                                        bank
                                                        DDR2: AL + BL/2 + max(tRTP, 2) - 2
                                                        DDR3: AL + max (tRTP, 4)
                                                        LPDDR2: BL/2 + tRTP - 1
                                                        AL: Additive Latency; BL: DRAM Burst Length;
                                                        tRTP: value from spec. DRAM related.
pad_pd                  22:20     rw     0x0            If pads have a power-saving mode, this is the
                                                        greater of the time for the pads to enter power
                                                        down or the time for the pads to exit power down.
                                                        Used only in non-DFI designs.
                                                        Unit: clocks.
t_xp                    19:15     rw     0x2            tXP: Minimum time after power down exit to any
                                                        operation. DRAM related.
wr2rd                   14:10     rw     0x16           Minimum time from write command to read
                                                        command. Includes time for bus turnaround and
                                                        recovery times and all per-bank, per-rank, and
                                                        global constraints.
                                                        DDR2 and DDR3: WL + tWTR + BL/2
                                                        LPDDR2: WL + tWTR + BL/2 + 1
                                                        Unit: clocks.
                                                        Where, WL: Write latency. BL: burst length.
                                                        This must match the value programmed in the BL
                                                        bit of the mode register to the DRAM.
                                                        tWTR: internal WRITE to READ command delay.
                                                        This comes directly from the DRAM specs.

      Field Name         Bits     Type   Reset Value                     Description
rd2wr                   9:5       rw     0x8           Minimum time from read command to write
                                                       command. Include time for bus turnaround and
                                                       all per-bank, per-rank, and global constraints.
                                                       DDR2 and DDR3:
                                                       RL + BL/2 + 2 - WL
                                                       LPDDR2: RL + BL/2 + RU (tDQSCKmax / tCK) +
                                                       1 - WL
                                                       Write Pre-amble and DQ/DQS jitter timer is
                                                       included in the above equation.
                                                       DRAM RELATED.
write_latenc            4:0       rw     0x4           Time from write command to write data on
y                                                      DDRC to PHY Interface. (PHY adds an extra flop
                                                       delay on the write data path; hence this value is
                                                       one less than the write latency of the DRAM
                                                       device itself).
                                                       DDR2 and DDR3: WL -1
                                                       LPDDR2: WL
                                                       Where, WL: Write Latency of DRAM
                                                       DRAM related.
                                                       In non-LPDDR mode, the minimum DRAM Write
                                                       Latency (DDR2) supported is 3.
                                                       In LPDDR mode, the required DRAM Write
                                                       Latency of 1 is supported.
                                                       Since write latency (CWL) min is 3, and DDR2
                                                       CWL is CL-1, the min (DDR2) CL supported is 4

                   <-----  ------>Register (DDRC*) DRAM_PARAM3

Name                    DDRC_DRAM_PARAM3_REG
Relative Address        0x00000020
Absolute Address        0xF8006020
Width                   32 bits
Access Type             mixed
Reset Value             0x250882D0
Description             DRAM Parameters 3

        Register DDRC_DRAM_PARAM3_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31        rw     0x0           Reserved. Do not modify.
dis_pad_pd              30        rw     0x0           1: disable the pad power down feature
                                                       0: Enable the pad power down feature.

      Field Name         Bits   Type    Reset Value                         Description
reg_phy_mode_ddr1_d 29          rw     0x1            unused
dr2
read_latency            28:24   rw     0x5            Non-LPDDR2: not used.
                                                      DDR2 and DDR3: Set to Read Latency, RL. Time
                                                      from Read command to Read data on DRAM
                                                      interface. It is used to calculate when DRAM clock
                                                      may be stopped.
                                                      Unit: DDR clock.
en_dfi_dram             23      rw     0x0            Enables the assertion of
_clk_disable                                          ddrc_dfi_dram_clk_disable.
                                                      In DDR2/DDR3, only asserted in Self Refresh.
                                                      In mDDR/LPDDR2, can be asserted in following:
                                                      - during normal operation (Clock Stop),
                                                      - in Power Down
                                                      - in Self Refresh
                                                      - In Deep Power Down
mobile                  22      rw     0x0            0: DDR2 or DDR3 device.
                                                      1: LPDDR2 device.
sdram                   21      rw     0x0            1: sdram device
                                                      0: non-sdram device
                                                      Must be set to '1'.
refresh_to_x3          20:16    rw     0x8            If the refresh timer (tRFC_nom, as known as
2                                                     tREFI) has expired at least once, but it has not
                                                      expired burst_of_N_refresh times yet, then a
                                                      'speculative refresh' may be performed. A
                                                      speculative refresh is a refresh performed at a
                                                      time when refresh would be useful, but before it is
                                                      absolutely required. When the DRAM bus is idle
                                                      for a period of time determined by this refresh
                                                      idle timeout and the refresh timer has expired at
                                                      least once since the last refresh, then a 'speculative
                                                      refresh' will be performed. Speculative refreshes
                                                      will continue successively until there are no
                                                      refreshes pending or until new reads or writes are
                                                      issued to the controller.
                                                      Dynamic Bit Field.
t_rp                    15:12   rw     0x8            tRP - Minimum time from precharge to activate of
                                                      same bank.
                                                      DRAM RELATED
refresh_marg          11:8      rw     0x2            Issue critical refresh or page close this many
in                                                    cycles before the critical refresh or page timer
                                                      expires. It is recommended that this not be
                                                      changed from the default value.

      Field Name         Bits     Type     Reset Value                       Description
t_rrd                   7:5       rw       0x6           tRRD - Minimum time between activates from
                                                         bank A to bank B. (spec: 10ns or less)
                                                         DRAM RELATED
t_ccd                   4:2       rw       0x4           tCCD - Minimum time between two reads or two
                                                         writes (from bank a to bank b). DRAM related.
reserved                1:0       ro       0x0           Reserved

                   <-----  ------>Register (DDRC*) DRAM_PARAM4

Name                    DDRC_DRAM_PARAM4_REG
Relative Address        0x00000024
Absolute Address        0xF8006024
Width                   28 bits
Access Type             mixed
Reset Value             0x0000003C
Description             DRAM Parameters 4

        Register DDRC_DRAM_PARAM4_REG Details

      Field Name         Bits     Type     Reset Value                       Description
mr_rdata_val          27          clronr   0x0           This bit indicates whether the Mode Register
id                                d                      Read Data present at address 0xA9 is valid or not.
                                                         This bit is 0 by default. This bit will be cleared (0),
                                                         whenever a Mode Register Read command is
                                                         issued. This bit will be set to 1, when the Mode
                                                         Register Read Data is written to register 0xA9.
mr_type                 26        rw       0x0           Indicates whether the Mode register operation is
                                                         read or write
                                                         0: write
                                                         1: read
mr_wr_busy              25        ro       0x0           Core must initiate a MR write / read operation
                                                         only if this signal is low. This signal goes high in
                                                         the clock after the controller accepts the write /
                                                         read request. It goes low when (i) MR write
                                                         command has been issued to the DRAM (ii) MR
                                                         Read data has been returned to Controller. Any
                                                         MR write / read command that is received when
                                                         'ddrc_reg_mr_wr_busy' is high is not accepted.
                                                         0: Indicates that the core can initiate a mode
                                                         register write / read operation.
                                                         1: Indicates that mode register write / read
                                                         operation is in progress.

      Field Name         Bits     Type   Reset Value                        Description
mr_data                 24:9      rw     0x0             DDR2 and DDR3: Mode register write data.
                                                         LPDDR2: The 16 bits are interpreted for reads and
                                                         writes:
                                                         Reads: MR Addr[7:0], Don't Care[7:0].
                                                         Writes: MR Addr[7:0], MR Data[7:0].
mr_addr                 8:7       rw     0x0             DDR2 and DDR3: Mode register address.
                                                         LPDDR2: not used.
                                                         00: MR0
                                                         01: MR1
                                                         10: MR2
                                                         11: MR3
mr_wr                   6         wo     0x0             A low to high signal on this signal will do a mode
                                                         register write or read. Controller will accept this
                                                         command, if this signal is detected high and
                                                         "ddrc_reg_mr_wr_busy" is detected low.
reserved                5:2       rw     0xF             Reserved. Do not modify.
prefer_write            1         rw     0x0             0: Bank selector prefers reads over writes
                                                         1: Bank selector prefers writes over reads
en_2t_timing            0         rw     0x0             1: DDRC will use 2T timing
_mode                                                    0: DDRC will use 1T timing

                   <-----  ------>Register (DDRC*) DRAM_INIT_PARAM

Name                    DDRC_DRAM_INIT_PARAM_REG
Relative Address        0x00000028
Absolute Address        0xF8006028
Width                   14 bits
Access Type             rw
Reset Value             0x00002007
Description             DRAM Initialization Parameters

        Register DDRC_DRAM_INIT_PARAM_REG Details

      Field Name         Bits     Type   Reset Value                        Description
t_mrd                   13:11     rw     0x4             tMRD - Cycles between Load Mode commands.
                                                         DRAM related. Default value is set for DDR3.

      Field Name         Bits     Type   Reset Value                      Description
pre_ocd_x32             10:7      rw     0x0           Wait period before driving the 'OCD Complete'
                                                       command to DRAM. Units are in counts of a
                                                       global timer that pulses every 32 clock cycles.
                                                       There is no known spec requirement for this. It
                                                       may be set to zero.
final_wait_x3          6:0        rw     0x7           Cycles to wait after completing the DRAM init
2                                                      sequence
                                                       before starting the dynamic scheduler. Units are
                                                       in counts of a global timer that pulses every 32
                                                       clock cycles. Default value is set for DDR3.

                   <-----  ------>Register (DDRC*) DRAM_EMR

Name                    DDRC_DRAM_EMR_REG
Relative Address        0x0000002C
Absolute Address        0xF800602C
Width                   32 bits
Access Type             rw
Reset Value             0x00000008
Description             DRAM EMR2, EMR3 access

        Register DDRC_DRAM_EMR_REG Details

      Field Name         Bits     Type   Reset Value                      Description
emr3                    31:16     rw     0x0           DDR2: Value loaded into EMR3 register
                                                       DDR3: Value loaded into
                                                       MR3 register. Set Bit[2:0] to 3'b000. These bits are
                                                       set appropriately by the Controller during Read
                                                       Data eye training and Read DQS gate leveling.
                                                       LPDDR2: Unused
emr2                    15:0      rw     0x8           DDR2: Value loaded into EMR2 register
                                                       DDR3: Value loaded into
                                                       MR2 register
                                                       LPDDR2: Value loaded into
                                                       MR3 register

                   <-----  ------>Register (DDRC*) DRAM_EMR_MR

Name                    DDRC_DRAM_EMR_MR_REG
Relative Address        0x00000030
Absolute Address        0xF8006030
Width                   32 bits
Access Type             rw
Reset Value             0x00000940
Description             DRAM EMR, MR access

        Register DDRC_DRAM_EMR_MR_REG Details

      Field Name         Bits     Type   Reset Value                       Description
emr                     31:16     rw     0x0            DDR2: Value loaded into EMR1 register. (Bits[9:7]
                                                        are for OCD and the setting in this reg is ignored.
                                                        Controller sets this bits appropriately during
                                                        initialization
                                                        DDR3: Value loaded into
                                                        MR1 register. Set Bit[7] to 0. This bit is set
                                                        appropriately by the Controller during Write
                                                        Leveling
                                                        LPDDR2: Value loaded into
                                                        MR2 register
mr                      15:0      rw     0x940          DDR2: Value loaded into MR register. (Bit[8] is for
                                                        DLL and the setting here is ignored. Controller
                                                        sets this bit appropriately
                                                        DDR3: Value loaded into MR0 register.
                                                        LPDDR2: Value loaded into
                                                        MR1 register

                   <-----  ------>Register (DDRC*) DRAM_BURST8_RDWR

Name                    DDRC_DRAM_BURST8_RDWR_REG
Relative Address        0x00000034
Absolute Address        0xF8006034
Width                   29 bits
Access Type             mixed
Reset Value             0x00020034
Description             DRAM Burst 8 read/write

        Register DDRC_DRAM_BURST8_RDWR_REG Details

      Field Name         Bits     Type   Reset Value                       Description
burstchop               28        rw     0x0            Feature not supported. When 1, Controller is out
                                                        in burstchop mode.
reserved                27:26     ro     0x0            Reserved

      Field Name         Bits     Type   Reset Value                         Description
post_cke_x10          25:16       rw     0x2           Clock cycles to wait after driving CKE high to
24                                                     start the DRAM initialization sequence.
                                                       Units: 1024 clocks.
                                                       DDR2 typically require a 400 ns delay, requiring
                                                       this value to be programmed to 2 at all clock
                                                       speeds. LPDDR2 - Typically require this to be
                                                       programmed for a delay of 200 us.
reserved                15:14     ro     0x0           Reserved
pre_cke_x102          13:4        rw     0x3           Clock cycles to wait after a DDR software reset
4                                                      before driving CKE high to start the DRAM
                                                       initialization sequence.
                                                       Units: 1024 clock cycles.
                                                       DDR2 Specifications typically require this to be
                                                       programmed for a delay of >= 200 uS.
                                                       LPDDR2 - tINIT0 of 20 mS (max) + tINIT1 of 100
                                                       nS (min)
burst_rdwr              3:0       rw     0x4           Controls the burst size used to access the DRAM.
                                                       This must match the BL mode register setting in
                                                       the DRAM.
                                                       0010: Burst length of 4
                                                       0100: Burst length of 8
                                                       1000: Burst length of 16 (LPDDR2 with 16-bit
                                                       data)
                                                       All other values are reserved

                   <-----  ------>Register (DDRC*) DRAM_DISABLE_DQ

Name                    DDRC_DRAM_DISABLE_DQ_REG
Relative Address        0x00000038
Absolute Address        0xF8006038
Width                   13 bits
Access Type             mixed
Reset Value             0x00000000
Description             DRAM Disable DQ

        Register DDRC_DRAM_DISABLE_DQ_REG Details

      Field Name         Bits     Type   Reset Value                         Description
reserved                12:9      rw     0x0           Reserved. Do not modify.
reserved                8         rw     0x0           Reserved. Do not modify.
reserved                7         rw     0x0           Reserved. Do not modify.

      Field Name          Bits     Type    Reset Value                        Description
reserved                 6         rw     0x0              Reserved. Do not modify.
reserved                 5:2       ro     0x0              Reserved
dis_dq                   1         rw     0x0              When 1, DDRC will not de-queue any
                                                           transactions from the CAM. Bypass will also be
                                                           disabled. All transactions will be queued in the
                                                           CAM. This is for debug only; no reads or writes
                                                           are issued to DRAM as long as this is asserted.
                                                           Dynamic Bit Field.
force_low_pr             0         rw     0x0              Read Transaction Priority disable.
i_n                                                        0: read transactions forced to low priority (turns
                                                           off Bypass).
                                                           1: HPR reads allowed if enabled in the AXI
                                                           priority read registers.

                   <-----  ------>Register (DDRC*) DRAM_ADDR_MAP_BANK

Name                     DDRC_DRAM_ADDR_MAP_BANK_REG
Relative Address         0x0000003C
Absolute Address         0xF800603C
Width                    20 bits
Access Type              rw
Reset Value              0x00000F77
Description              Row/Column address bits

        Register DDRC_DRAM_ADDR_MAP_BANK_REG Details
        Note: address bits are relative to a byte address. For example, the value 0x777 in bits[11:0] selects byte
        address bits [14:12] as bank address bits.

      Field Name         Bits     Type   Reset Value                       Description
addrmap_col             19:16     rw     0x0           Full bus width mode: Selects the address bits used
_b6                                                    as column address bits 7.
                                                       Half bus width mode:
                                                       Selects the address bits used as column address
                                                       bits 8. Valid range is 0-7. Internal Base 9. The
                                                       selected address bit for each of the column
                                                       address bits is determined by adding the Internal
                                                       Base to the value of this field.
addrmap_col             15:12     rw     0x0           Full bus width mode: Selects the address bits used
_b5                                                    as column address bits 6.
                                                       Half bus width mode:
                                                       Selects the address bits used as column address
                                                       bits 7. Valid range is 0-7. Internal Base 8. The
                                                       selected address bit for each of the column
                                                       address bits is determined by adding the Internal
                                                       Base to the value of this field.
addrmap_ba              11:8      rw     0xF           Selects the AXI address bit used as bank address
nk_b2                                                  bit 2. Valid range 0 to 14, and 15. Internal Base: 7.
                                                       The selected address bit is determined by adding
                                                       the Internal Base to the value of this field. If set to
                                                       15, bank address bit 2 is set to 0.
addrmap_ba              7:4       rw     0x7           Selects the address bits used as bank address bit 1.
nk_b1                                                  Valid Range: 0 to 14; Internal Base: 6.
                                                       The selected address bit for each of the bank
                                                       address bits is determined by adding the Internal
                                                       Base to the value of this field.
addrmap_ba              3:0       rw     0x7           Selects the address bits used as bank address bit 0.
nk_b0                                                  Valid Range: 0 to 14. Internal Base: 5.
                                                       The selected address bit for each of the bank
                                                       address bits is determined by adding the Internal
                                                       Base to the value of this field.

                   <-----  ------>Register (DDRC*) DRAM_ADDR_MAP_COL

Name                    DDRC_DRAM_ADDR_MAP_COL_REG
Relative Address        0x00000040
Absolute Address        0xF8006040
Width                   32 bits
Access Type             rw
Reset Value             0xFFF00000
Description             Column address bits

        Register DDRC_DRAM_ADDR_MAP_COL_REG Details
        Selects the address bits used as DRAM column address bits

      Field Name         Bits   Type    Reset Value                        Description
addrmap_col             31:28   rw     0xF            Full bus width mode: Selects the address bit used
_b11                                                  as column address bit 13. (Column address bit 12
                                                      in LPDDR2 mode)
                                                      Half bus width mode: Unused. To make it
                                                      unused, this should be set to 15. (Column address
                                                      bit 13 in LPDDR2 mode)
                                                      Valid Range: 0 to 7, and 15.
                                                      Internal Base: 14.
                                                      The selected address bit is determined by adding
                                                      the Internal Base to the value of this field. If set to
                                                      15, this column address bit is set to 0. Note: Per
                                                      JEDEC DDR2 spec, column address bit 10 is
                                                      reserved for indicating auto-precharge, and hence
                                                      no source address bit can be mapped to column
                                                      address bit 10. In LPDDR2, there is a dedicated bit
                                                      for auto-precharge in the CA bus, and hence
                                                      column bit 10 is used.
addrmap_col             27:24   rw     0xF            Full bus width mode: Selects the address bit used
_b10                                                  as column address bit 12. (Column address bit 11
                                                      in LPDDR2 mode)
                                                      Half bus width mode: Selects the address bit used
                                                      as column address bit 13. (Column address bit 12
                                                      in LPDDR2 mode) Valid Range: 0 to 7, and 15.
                                                      Internal Base: 13
                                                      The selected address bit is determined by adding
                                                      the Internal Base to the value of this field. If set to
                                                      15, this column address bit is set to 0. Note: Per
                                                      JEDEC DDR2 spec, column address bit 10 is
                                                      reserved for indicating auto-precharge, and hence
                                                      no source address bit can be mapped to column
                                                      address bit 10. In LPDDR2, there is a dedicated bit
                                                      for auto-precharge in the CA bus, and hence
                                                      column bit 10 is used.

      Field Name         Bits   Type    Reset Value                        Description
addrmap_col             23:20   rw     0xF            Full bus width mode: Selects the address bit used
_b9                                                   as column address bit 11. (Column address bit 10
                                                      in LPDDR2 mode)
                                                      Half bus width mode: Selects the address bit used
                                                      as column address bit 12. (Column address bit 11
                                                      in LPDDR2 mode)
                                                      Valid Range: 0 to 7, and 15
                                                      Internal Base: 12
                                                      The selected address bit is determined by adding
                                                      the Internal Base to the value of this field. If set to
                                                      15, this column address bit is set to 0.
                                                      Note: Per JEDEC DDR2 spec, column address bit
                                                      10 is reserved for indicating auto-precharge, and
                                                      hence no source address bit can be mapped to
                                                      column address bit 10. In LPDDR2, there is a
                                                      dedicated bit for auto-precharge in the CA bus,
                                                      and hence column bit 10 is used.
addrmap_col             19:16   rw     0x0            Full bus width mode: Selects the address bit used
_b8                                                   as column address bit 9.
                                                      Half bus width mode: Selects the address bit used
                                                      as column address bit 11. (Column address bit 10
                                                      in LPDDR2 mode)
                                                      Valid Range: 0 to 7, and 15
                                                      Internal Base: 11
                                                      The selected address bit is determined by adding
                                                      the Internal Base to the value of this field. If set to
                                                      15, this column address bit is set to 0.
                                                      Note: Per JEDEC spec, column address bit 10 is
                                                      reserved for indicating auto-precharge, and hence
                                                      no source address bit can be mapped to column
                                                      address bit 10. In LPDDR2, there is a dedicated bit
                                                      for auto-precharge in the CA bus, and hence
                                                      column bit 10 is used.
addrmap_col             15:12   rw     0x0            Full bus width mode: Selects the address bit used
_b7                                                   as column address bit 8.
                                                      Half bus width mode: Selects the address bit used
                                                      as column address bit 9.
                                                      Valid Range: 0 to 7, and 15.
                                                      Internal Base: 10.
                                                      The selected address bit is determined by adding
                                                      the Internal Base to the value of this field. If set to
                                                      15, this column address bit is set to 0.
                                                      Note: Per JEDEC spec, column address bit 10 is
                                                      reserved for indicating auto-precharge, and hence
                                                      no source address bit can be mapped to column
                                                      address bit 10.In LPDDR2, there is a dedicated bit
                                                      for auto-precharge in the CA bus, and hence
                                                      column bit 10 is used.

      Field Name         Bits     Type   Reset Value                       Description
addrmap_col             11:8      rw     0x0           Full bus width mode: Selects the address bit used
_b4                                                    as column address bit 5.
                                                       Half bus width mode: Selects the address bit used
                                                       as column address bit 6. Valid Range: 0 to 7.
                                                       Internal Base: 7.
                                                       The selected address bit for each of the column
                                                       address bits is determined by adding the Internal
                                                       Base to the value of this field.
addrmap_col             7:4       rw     0x0           Full bus width mode: Selects the address bit used
_b3                                                    as column address bit 4.
                                                       Half bus width mode: Selects the address bit used
                                                       as column address bit 5.
                                                       Valid Range: 0 to 7
                                                       Internal Base: 6
                                                       The selected address bit is determined by adding
                                                       the Internal Base to the value of this field.
addrmap_col             3:0       rw     0x0           Full bus width mode: Selects the address bit used
_b2                                                    as column address bit 3.
                                                       Half bus width mode: Selects the address bit used
                                                       as column address bit 4.
                                                       Valid Range: 0 to 7. Internal Base: 5
                                                       The selected address bit is determined by adding
                                                       the Internal Base to the value of this field.

                   <-----  ------>Register (DDRC*) DRAM_ADDR_MAP_ROW

Name                    DDRC_DRAM_ADDR_MAP_ROW_REG
Relative Address        0x00000044
Absolute Address        0xF8006044
Width                   28 bits
Access Type             rw
Reset Value             0x0FF55555
Description             Select DRAM row address bits

        Register DDRC_DRAM_ADDR_MAP_ROW_REG Details
    Note: address bits are relative to a byte address. For example, the value 0x0FFF6666 selects byte address
    bits [29:15] as row ddress bits in a 32-bit bus width configuration.

      Field Name          Bits   Type     Reset Value                         Description
addrmap_ro               27:24   rw      0xF              Selects the AXI address bit used as row address
w_b15                                                     bit 15. Valid Range: 0 to 5, Internal Base: 24 The
                                                          selected address bit is determined by adding the
                                                          Internal Base to the value of this field. If set to 15,
                                                          row address bit 15 is set to 0.
addrmap_ro               23:20   rw      0xF              Selects the AXI
w_b14                                                     address bit used as row address bit 14. Valid
                                                          Range: 0 to 6, Internal Base: 23 The selected
                                                          address bit is determined by adding the Internal
                                                          Base to the value of this field. If set to 15, row
                                                          address bit 14 is set to 0.
addrmap_ro               19:16   rw      0x5              Selects the AXI address bit used as row address
w_b13                                                     bit 13. Valid Range: 0 to 7, Internal Base: 22 The
                                                          selected address bit is determined by adding the
                                                          Internal Base to the value of this field. If set to 15,
                                                          row address bit 13 is set to 0.
addrmap_ro               15:12   rw      0x5              Selects the AXI address bit used as row address
w_b12                                                     bit 12. Valid Range: 0 to 8, Internal Base: 21 The
                                                          selected address bit is determined by adding the
                                                          Internal Base to the value of this field. If set to 15,
                                                          row address bit 12 is set to 0.
addrmap_ro               11:8    rw      0x5              Selects the AXI address bits used as row address
w_b2_11                                                   bits 2 to 11. Valid Range: 0 to 11. Internal Base: 11
                                                          (for row address bit 2) to 20 (for row address bit
                                                          11) The selected address bit for each of the row
                                                          address bits is determined by adding the Internal
                                                          Base to the value of this field.
addrmap_ro               7:4     rw      0x5              Selects the AXI address bits used as row address
w_b1                                                      bit 1. Valid Range: 0 to 11. Internal Base: 10 The
                                                          selected address bit for each of the row address
                                                          bits is determined by adding the Internal Base to
                                                          the value of this field.
addrmap_ro               3:0     rw      0x5              Selects the AXI address bits used as row address
w_b0                                                      bit 0. Valid Range: 0 to 11. Internal Base: 9
                                                          The selected address bit for each of the row
                                                          address bits is determined by adding the Internal
                                                          Base to the value of this field

                   <-----  ------>Register (DDRC*) DRAM_ODT

Name                     DDRC_DRAM_ODT_REG
Relative Address         0x00000048

Absolute Address         0xF8006048
Width                    30 bits
Access Type              rw
Reset Value              0x00000249
Description              DRAM ODT control

        Register DDRC_DRAM_ODT_REG Details
        Parts of this register are unused.

      Field Name          Bits     Type      Reset Value                      Description
reserved                 29:27     rw        0x0           Reserved. Do not modify.
reserved                 26:24     rw        0x0           Reserved. Do not modify.
reserved                 23:21     rw        0x0           Reserved. Do not modify.
reserved                 20:18     rw        0x0           Reserved. Do not modify.
phy_idle_local_odt     17:16       rw        0x0           Value to drive on the 2-bit local_odt PHY outputs
                                                           when output enable is not asserted and a read is
                                                           not in progress. Typically this is the value
                                                           required to disable termination to save power
                                                           when idle.
phy_wr_local_odt         15:14     rw        0x0           Value to drive on the 2-bit local_odt PHY outputs
                                                           when output is enabled for DQ and DQS.
                                                           Typically this disables termination, as few
                                                           systems use termination when writing.
phy_rd_local_odt         13:12     rw        0x0           Value to drive on the 2-bit local_odt PHY outputs
                                                           when output enable is not asserted and a read is
                                                           in progress (where 'in progress' is defined as after
                                                           a read command is issued and until all read data
                                                           has been returned all the way to the controller.)
                                                           Typically this is set to the value required to enable
                                                           termination at the desired strength for read usage.
reserved                 11:9      rw        0x1           Reserved. Do not modify.
reserved                 8:6       rw        0x1           Reserved. Do not modify.

      Field Name         Bits     Type   Reset Value                      Description
rank0_wr_od          5:3          rw     0x1           [1:0] - Indicates which remote ODT's must be
t                                                      turned on during a write to rank 0. Each of the 2
                                                       ranks has a remote ODT (in the DRAM) which can
                                                       be turned on by setting the appropriate bit here.
                                                       Rank 0 is controlled by the LSB; Rank 1 is
                                                       controlled by bit next to the LSB.
                                                       For each rank, set its bit to 1 to enable its ODT.
                                                       [2]: If 1 then local ODT is enabled during writes to
                                                       rank 0.
rank0_rd_od             2:0       rw     0x1           Unused.
t                                                      [1:0] - Indicates which remote ODTs must be
                                                       turned ON during a read to rank 0. Each of the 2
                                                       ranks has a remote ODT (in the DRAM) which can
                                                       be turned on by setting the appropriate bit here.
                                                       Rank 0 is controlled by the LSB; Rank 1 is
                                                       controlled by bit next to the LSB. For each rank,
                                                       set its bit to 1 to enable its ODT.
                                                       [2]: If 1 then local ODT is enabled during reads to
                                                       rank 0.

                   <-----  ------>Register (DDRC*) PHY_DBG

Name                    DDRC_PHY_DBG_REG
Relative Address        0x0000004C
Absolute Address        0xF800604C
Width                   20 bits
Access Type             ro
Reset Value             0x00000000
Description             PHY debug

        Register DDRC_PHY_DBG_REG Details

      Field Name         Bits     Type   Reset Value                      Description
phy_bc_fifo_re3         19        ro     0x0           Debug read capture FIFO read enable for data
                                                       slice 3.
phy_bc_fifo_we3         18        ro     0x0           Debug read capture FIFO write enable, for data
                                                       slice 3.
phy_bc_dqs_oe3          17        ro     0x0           Debug DQS output enable for data slice 3.
phy_bc_dq_oe3           16        ro     0x0           Debug DQ output enable for data slice 3.
phy_bc_fifo_re2         15        ro     0x0           Debug read capture FIFO read enable for data
                                                       slice 2.

      Field Name          Bits     Type   Reset Value                      Description
phy_bc_fifo_we2          14        ro     0x0           Debug read capture FIFO write enable, for data
                                                        slice 2.
phy_bc_dqs_oe2           13        ro     0x0           Debug DQS output enable for data slice 2.
phy_bc_dq_oe2            12        ro     0x0           Debug DQ output enable for data slice 2.
phy_bc_fifo_re1          11        ro     0x0           Debug read capture FIFO read enable for data
                                                        slice 1.
phy_bc_fifo_we1          10        ro     0x0           Debug read capture FIFO write enable, for data
                                                        slice 1.
phy_bc_dqs_oe1           9         ro     0x0           Debug DQS output enable for data slice 1.
phy_bc_dq_oe1            8         ro     0x0           Debug DQ output enable for data slice 1.
phy_bc_fifo_re0          7         ro     0x0           Debug read capture FIFO read enable for data
                                                        slice 0.
phy_bc_fifo_we0          6         ro     0x0           Debug read capture FIFO write enable, for data
                                                        slice 0.
phy_bc_dqs_oe0           5         ro     0x0           Debug DQS output enable for data slice 0.
phy_bc_dq_oe0            4         ro     0x0           Debug DQ output enable for data slice 0.
phy_rdc_fifo_rst_e       3:0       ro     0x0           Counter for counting how many times the
rr_cnt                                                  pointers of read capture FIFO differ when they are
                                                        reset by dll_calib.

                   <-----  ------>Register (DDRC*) PHY_CMD_TIMEOUT_RDDATA_CPT

Name                     DDRC_PHY_CMD_TIMEOUT_RDDATA_CPT_REG
Relative Address         0x00000050
Absolute Address         0xF8006050
Width                    32 bits
Access Type              mixed
Reset Value              0x00010200
Description              PHY command time out and read data capture FIFO

        Register DDRC_PHY_CMD_TIMEOUT_RDDATA_CPT_REG Details

      Field Name          Bits   Type   Reset Value                      Description
phy_wrlvl_num_o          31:28   rw     0x0           This register value determines the number of
f_dq0                                                 samples used for each ratio increment during
                                                      Write Leveling.
                                                      Num_of_iteration = phy_wrlvl_num_of_dq0 +1
                                                      The recommended value for this register is 8.
                                                      Accuracy is better with higher value, but this will
                                                      cause leveling to run longer.
phy_gatelvl_num_         27:24   rw     0x0           This register value determines register
of_dq0                                                determines the number of samples used for each
                                                      ratio increment during Gate Training.
                                                      Num_of_iteration = phy_gatelvl_num_of_dq0 + 1
                                                      The recommended value for this register is 8.
                                                      Accuracy is better with higher value, but this will
                                                      cause leveling to run longer.
reserved                 23:20   ro     0x0           Reserved
phy_clk_stall_level     19       rw     0x0           1: stall clock, for DLL aging control
phy_dis_phy_ctrl_        18      rw     0x0           Disable the reset from Phy Ctrl macro.
rstn                                                  1: PHY Ctrl macro reset port is always HIGH
                                                      0: PHY Ctrl macro gets power on reset.
phy_rdc_fifo_rst_e       17      rw     0x0           Clear/reset for counter rdc_fifo_rst_err_cnt[3:0].
rr_cnt_clr                                            0: no clear
                                                      1: clear
                                                      Note: This is a synchronous dynamic signal that
                                                      must have timing closed.
phy_use_fixed_re         16      rw     0x1           When 1: PHY generates FIFO read enable after
                                                      fixed number of clock cycles as defined by
                                                      reg_phy_rdc_we_to_re_delay[3:0].
                                                      When 0: PHY uses the not_empty method to do
                                                      the read enable generation.
                                                      Note: This port must be set HIGH during
                                                      training/leveling process i.e. when
                                                      ddrc_dfi_wrlvl_en/ ddrc_dfi_rdlvl_en/
                                                      ddrc_dfi_rdlvl_gate_en port is set HIGH.
phy_rdc_fifo_rst_d       15      rw     0x0           When 1, disable counting the number of times the
isable                                                Read Data Capture FIFO has been reset when the
                                                      FIFO was not empty.
reserved                 14:12   ro     0x0           Reserved

      Field Name         Bits     Type   Reset Value                          Description
phy_rdc_we_to_re        11:8      rw     0x2               This register value + 1 give the number of clock
_delay                                                     cycles between writing into the Read Capture
                                                           FIFO and the read operation.
                                                           The setting of this register determines the read
                                                           data timing and depends upon total delay in the
                                                           system for read operation which include fly-by
                                                           delays, trace delay, clkout_invert etc.
                                                           This is used only if phy_use_fixed_re=1.
phy_wr_cmd_to_d         7:4       rw     0x0               Not used in DFI PHY.
ata
phy_rd_cmd_to_d         3:0       rw     0x0               Not used in DFI PHY.
ata

                   <-----  ------>Register (DDRC*) MODE_STS

Name                    DDRC_MODE_STS_REG
Relative Address        0x00000054
Absolute Address        0xF8006054
Width                   21 bits
Access Type             ro
Reset Value             0x00000000
Description             Controller operation mode status

        Register DDRC_MODE_STS_REG Details

      Field Name         Bits     Type   Reset Value                          Description
dbg_hpr_q_depth         20:16       ro     0x0            Indicates the number of entries currently in the
                                                          High Priority Read (HPR) CAM.
dbg_lpr_q_depth         15:10       ro     0x0            Indicates the number of entries currently in the
                                                          Low Priority Read (LPR) CAM.
dbg_wr_q_depth          9:4         ro     0x0            Indicates the number of entries currently in the
                                                          Write CAM.
dbg_stall               3           ro     0x0            0: commands are being accepted.
                                                          1: no commands are accepted by the controller.
operating_mode          2:0         ro     0x0            Gives the status of the controller.
                                                          0: DDRC Init
                                                          1: Normal operation
                                                          2: Powerdown mode
                                                          3: Self-refresh mode
                                                          4 and above: deep power down mode (LPDDR2
                                                          only)

                   <-----  ------>Register (DDRC*) DLL_CALIB

Name                     DDRC_DLL_CALIB_REG
Relative Address         0x00000058
Absolute Address         0xF8006058
Width                    17 bits
Access Type              rw
Reset Value              0x00000101
Description              DLL calibration

        Register DDRC_DLL_CALIB_REG Details

      Field Name          Bits     Type    Reset Value                      Description
dis_dll_calib            16        rw      0x0           When 1, disable dll_calib generated by the
                                                         controller. The core should issue the dll_calib
                                                         signal using co_gs_dll_calib input. This input is
                                                         changeable on the fly.
                                                         When 0, controller will issue dll_calib periodically
reserved                 15:8      rw      0x1           Reserved. Do not modify.
reserved                 7:0       rw      0x1           Reserved. Do not modify.

                   <-----  ------>Register (DDRC*) ODT_DELAY_HOLD

Name                     DDRC_ODT_DELAY_HOLD_REG
Relative Address         0x0000005C
Absolute Address         0xF800605C
Width                    16 bits
Access Type              rw
Reset Value              0x00000023
Description              ODT delay and ODT hold

        Register DDRC_ODT_DELAY_HOLD_REG Details

      Field Name          Bits     Type    Reset Value                      Description
wr_odt_hold              15:12     rw      0x0           Cycles to hold ODT for a Write Command. When
                                                         0x0, ODT signal is ON for 1 cycle. When 0x1, it is
                                                         ON for 2 cycles, etc. The values to program in
                                                         different modes are :
                                                         DRAM Burst of 4 -2: 4-2 => 2
                                                         DRAM Burst of 8 -4: 8-4 => 4
rd_odt_hold              11:8      rw      0x0           Unused

      Field Name          Bits       Type   Reset Value                      Description
wr_odt_dela              7:4       rw       0x2           The delay, in clock cycles, from issuing a write
y                                                         command to setting ODT values associated with
                                                          that command. ODT setting should remain
                                                          constant for the entire time that DQS is driven by
                                                          the controller. The suggested value for DDR2 is
                                                          WL - 5 and for DDR3 is 0. WL is Write latency.
                                                          DDR2 ODT has a 2-cycle on-time delay and a
                                                          2.5-cycle off-time delay.
                                                          ODT is not applicable to LPDDR2.
rd_odt_delay          3:0          rw       0x3           UNUSED

                   <-----  ------>Register (DDRC*) CTRL1

Name                     DDRC_CTRL1_REG
Relative Address         0x00000060
Absolute Address         0xF8006060
Width                    13 bits
Access Type              mixed
Reset Value              0x0000003E
Description              Controller 1

        Register DDRC_CTRL1_REG Details

      Field Name          Bits       Type   Reset Value                      Description
selfref_en               12        rw       0x0           If 1, then the controller will put the DRAM into
                                                          self refresh when the transaction store is empty.
                                                          Dynamic Bit Field.
reserved                 11        ro       0x0           Always keep this set to 0x0
dis_collision            10        rw       0x0           When this is set to 0, auto-precharge will be
_page_opt                                                 disabled for the flushed command in a collision
                                                          case. Collision cases are write followed by read to
                                                          same address, read followed by write to same
                                                          address, or write followed by write to same
                                                          address with DIS_WC bit = 1 (where 'same
                                                          address' comparisons exclude the two address
                                                          bits representing critical word).
dis_wc                   9         rw       0x0           Disable Write Combine:
                                                          0: enable
                                                          1: disable

      Field Name          Bits       Type   Reset Value                       Description
refresh_upda          8            rw       0x0           Toggle this signal to indicate that refresh
te_level                                                  register(s) have been updated. The value will be
                                                          automatically updated when exiting soft reset. So
                                                          it does not need to be toggled initially.
                                                          Dynamic Bit Field.
auto_pre_en              7         rw       0x0           When set, most reads and writes will be issued
                                                          with auto-precharge. (Exceptions can be made for
                                                          collision cases.)
lpr_num_ent              6:1       rw       0x1F          Number of entries in the low priority transaction
ries                                                      store is this value plus 1. In this design, by default
                                                          all read ports are treated as low priority and hence
                                                          the value of 0x1F. The hpr_num_entries is 32
                                                          minus this value. Bit [6] is ignored.
pageclose                0         rw       0x0           If true, bank will be closed and kept closed if no
                                                          transactions are available for it. If false, bank will
                                                          remain open until there is a need to close it (to
                                                          open a different page, or for page timeout or
                                                          refresh timeout.) This does not apply when
                                                          auto-refresh is used.

                   <-----  ------>Register (DDRC*) CTRL2

Name                     DDRC_CTRL2_REG
Relative Address         0x00000064
Absolute Address         0xF8006064
Width                    18 bits
Access Type              mixed
Reset Value              0x00020000
Description              Controller 2

        Register DDRC_CTRL2_REG Details

      Field Name          Bits       Type   Reset Value                       Description
arb_go2critical_en       17        rw       0x1           0: Keep go2critical_wr          and
                                                          go2critical_rd          signals going to DDRC at
                                                          0.
                                                          1: Set go2critical_wr          and
                                                          go2critical_rd          signals going to DDRC
                                                          based on Urgent input coming from AXI master.
reserved                 16:13     ro       0x0           Reserved

      Field Name          Bits       Type   Reset Value                       Description
go2critical_h            12:5      rw       0x0           Describes the number of cycles that
ysteresis                                                 co_gs_go2critical_rd or co_gs_go2critical_wr
                                                          must be asserted before the corresponding queue
                                                          moves to the 'critical' state in the DDRC. The
                                                          arbiter controls the co_gs_go2critical_* signals; it
                                                          is designed for use with this hysteresis field set to
                                                          0.
reserved                 4:0       ro       0x0            Reserved

                    <-----  ------>Register (DDRC*) CTRL3

Name                     DDRC_CTRL3_REG
Relative Address         0x00000068
Absolute Address         0xF8006068
Width                    26 bits
Access Type              rw
Reset Value              0x00284027
Description              Controller 3

        Register DDRC_CTRL3_REG Details

      Field Name          Bits       Type   Reset Value                       Description
dfi_t_wlmrd              25:16     rw       0x28          DDR2 and LPDDR2: not applicable.
                                                          DDR3: First DQS/DQS# rising edge after write
                                                          leveling mode is programmed. This is same as the
                                                          tMLRD value from the DRAM spec.
rdlvl_rr                 15:8      rw       0x40          DDR2 and LPDDR2: not applicable.
                                                          DDR3: Read leveling read-to-read delay. Specifies
                                                          the minimum number of clock cycles from the
                                                          assertion of a read command to the next read
                                                          command.
                                                          Only applicable when connecting to PHYs
                                                          operating in PHY RdLvl Evaluation mode.
wrlvl_ww                 7:0       rw       0x27          DDR2: not applicable.
                                                          LPDDR2 and DDR3: Write leveling write-to-write
                                                          delay. Specifies the minimum number of clock
                                                          cycles from the assertion of a
                                                          ddrc_dfi_wrlvl_strobe signal to the next
                                                          ddrc_dfi_wrlvl_strobe signal. Only applicable
                                                          when connecting to PHYs operating in PHY
                                                          RdLvl Evaluation mode.
                                                          Recommended value is: (RL + phy_rdc_we_to_re_delay + 50)

                   <-----  ------>Register (DDRC*) CTRL4

Name                      DDRC_CTRL4_REG
Relative Address          0x0000006C
Absolute Address          0xF800606C
Width                     16 bits
Access Type               rw
Reset Value               0x00001610
Description               Controller 4

        Register DDRC_CTRL4_REG Details

      Field Name           Bits       Type   Reset Value                      Description
dfi_t_ctrlupd_interval_   15:8      rw       0x16          This is the maximum amount of time between
max_x1024                                                  Controller initiated DFI update requests. This
                                                           timer resets with each update request; when the
                                                           timer expires, traffic is blocked for a few cycles.
                                                           PHY can use this idle time to recalibrate the delay
                                                           lines to the DLLs. The DLL calibration is also used
                                                           to reset PHY FIFO pointers in case of data capture
                                                           errors. Updates are required to maintain
                                                           calibration over PVT, but frequent updates may
                                                           impact performance. Units: 1024 clocks
dfi_t_ctrlupd_interval_   7:0       rw       0x10          This is the minimum amount of time between
min_x1024                                                  Controller initiated DFI update requests (which
                                                           will be executed whenever the controller is idle).
                                                           Set this number higher to reduce the frequency of
                                                           update requests, which can have a small impact
                                                           on the latency of the first read request when the
                                                           controller is idle. Units: 1024 clocks

                   <-----  ------>Register (DDRC*) CTRL5

Name                      DDRC_CTRL5_REG
Relative Address          0x00000078
Absolute Address          0xF8006078
Width                     32 bits
Access Type               mixed
Reset Value               0x00455111
Description               Controller register 5

        Register DDRC_CTRL5_REG Details

      Field Name         Bits   Type    Reset Value                       Description
reserved                31:26   ro     0x0            Reserved
t_ckesr                 25:20   rw     0x4            Minimum CKE low width for Self Refresh entry to
                                                      exit Timing in memory clock cycles.
                                                      Recommended settings:
                                                      LPDDR2: tCKESR
                                                      DDR2: tCKE
                                                      DDR3: tCKE+1
t_cksrx                 19:16   rw     0x5            This is the time before Self Refresh Exit that CK is
                                                      maintained as a valid clock before issuing SRX.
                                                      Specifies the clock stable time before SRX.
                                                      Recommended settings:
                                                      LPDDR2: 2
                                                      DDR2: 1
                                                      DDR3: tCKSRX
t_cksre                 15:12   rw     0x5            This is the time after Self Refresh Entry that CK is
                                                      maintained as a valid clock. Specifies the clock
                                                      disable delay after SRE.
                                                      Recommended settings:
                                                      LPDDR2: 2
                                                      DDR2: 1
                                                      DDR3: tCKSRE
dfi_t_dram_c            11:8    rw     0x1            Specifies the number of DFI clock cycles from the
lk_enable                                             de-assertion of the ddrc_dfi_dram_clk_disable
                                                      signal on the DFI until the first valid rising edge of
                                                      the clock to the DRAM memory devices at the
                                                      PHY-DRAM boundary. If the DFI clock and the
                                                      memory clock are not phase aligned, this timing
                                                      parameter should be rounded up to the next
                                                      integer value.
dfi_t_dram_c            7:4     rw     0x1            Specifies the number of DFI clock cycles from the
lk_disable                                            assertion of the ddrc_dfi_dram_clk_disable signal
                                                      on the DFI until the clock to the DRAM memory
                                                      devices, at the PHY-DRAM boundary, maintains a
                                                      low value. If the DFI clock and the memory clock
                                                      are not phase aligned, this timing parameter
                                                      should be rounded up to the next integer value.
dfi_t_ctrl_del          3:0     rw     0x1            Specifies the number of DFI clock cycles after an
ay                                                    assertion or deassertion of the DFI control signals
                                                      that the control signals at the PHY-DRAM
                                                      interface reflect the assertion or de-assertion. If
                                                      the DFI clock and the memory clock are not
                                                      phase-aligned, this timing parameter should be
                                                      rounded up to the next integer value.

                   <-----  ------>Register (DDRC*) CTRL6

Name                    DDRC_CTRL6_REG
Relative Address        0x0000007C
Absolute Address        0xF800607C
Width                   32 bits
Access Type             mixed
Reset Value             0x00032222
Description             Controller register 6

        Register DDRC_CTRL6_REG Details

      Field Name         Bits       Type   Reset Value                      Description
reserved                31:20     ro       0x0           Reserved
t_ckcsx                 19:16     rw       0x3           This is the time before Clock Stop Exit that CK is
                                                         maintained as a valid clock before issuing DPDX.
                                                         Specifies the clock stable time before next
                                                         command after Clock Stop Exit.
                                                         Recommended setting for LPDDR2: tXP + 2.
t_ckdpdx                15:12     rw       0x2           This is the time before Deep Power Down Exit
                                                         that CK is maintained as a valid clock before
                                                         issuing DPDX. Specifies the clock stable time
                                                         before DPDX.
                                                         Recommended setting for LPDDR2: 2.
t_ckdpde                11:8      rw       0x2           This is the time after Deep Power Down Entry
                                                         that CK is maintained as a valid clock. Specifies
                                                         the clock disable delay after DPDE.
                                                         Recommended setting for LPDDR2: 2.
t_ckpdx                 7:4       rw       0x2           This is the time before Power Down Exit that CK
                                                         is maintained as a valid clock before issuing PDX.
                                                         Specifies the clock stable time before PDX.
                                                         Recommended setting for LPDDR2: 2.
t_ckpde                 3:0       rw       0x2           This is the time after Power Down Entry that CK
                                                         is maintained as a valid clock. Specifies the clock
                                                         disable delay after PDE.
                                                         Recommended setting for LPDDR2: 2.

                   <-----  ------>Register (DDRC*) CHE_REFRESH_TIMER01

Name                    DDRC_CHE_REFRESH_TIMER01_REG
Relative Address        0x000000A0
Absolute Address        0xF80060A0
Width                   24 bits

Access Type             rw
Reset Value             0x00008000
Description             CHE_REFRESH_TIMER01

        Register DDRC_CHE_REFRESH_TIMER01_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                23:12     rw     0x8            Reserved. Do not modify.
reserved                11:0      rw     0x0            Reserved. Do not modify.

                   <-----  ------>Register (DDRC*) CHE_T_ZQ

Name                    DDRC_CHE_T_ZQ_REG
Relative Address        0x000000A4
Absolute Address        0xF80060A4
Width                   32 bits
Access Type             rw
Reset Value             0x10300802
Description             ZQ parameters

        Register DDRC_CHE_T_ZQ_REG Details

      Field Name         Bits     Type   Reset Value                      Description
t_zq_short_n            31:22     rw     0x40           DDR2: not applicable.
op                                                      LPDDR2 and DDR3: Number of cycles of NOP
                                                        required after a ZQCS (ZQ calibration short)
                                                        command is issued to DRAM. Units: Clock cycles.
t_zq_long_n             21:12     rw     0x300          DDR2: not applicable.
op                                                      LPDDR2 and DDR3: Number of cycles of NOP
                                                        required after a ZQCL (ZQ calibration long)
                                                        command is issued to DRAM. Units: Clock cycles.
t_mod                   11:2      rw     0x200          Mode register set command update delay
                                                        (minimum d'128)
ddr3                    1         rw     0x1            Indicates operating in DDR2/DDR3 mode.
                                                        Default value is set for DDR3.
dis_auto_zq             0         rw     0x0            1=disable controller generation of ZQCS
                                                        command. Co_gs_zq_calib_short can be used
                                                        instead to control ZQ calibration commands.
                                                        0=internally generate ZQCS commands based on
                                                        reg_ddrc_t_zq_short_interval_x1024. This is only
                                                        present for implementations supporting DDR3
                                                        and LPDDR2 devices.

                   <-----  ------>Register (DDRC*) CHE_T_ZQ_SHORT_INTERVAL

Name                     DDRC_CHE_T_ZQ_SHORT_INTERVAL_REG
Relative Address         0x000000A8
Absolute Address         0xF80060A8
Width                    28 bits
Access Type              rw
Reset Value              0x0020003A
Description              Misc parameters

        Register DDRC_CHE_T_ZQ_SHORT_INTERVAL_REG Details

      Field Name          Bits     Type    Reset Value                     Description
dram_rstn_x1024          27:20     rw      0x2           Number of cycles to assert DRAM reset signal
                                                         during init sequence. Units: 1024 Clock cycles.
                                                         Applicable for DDR3 only.
t_zq_short_interval_x1   19:0      rw      0x3A          DDR2: not used.
024                                                      LPDDR2 and DDR3: Average interval to wait
                                                         between automatically issuing ZQCS (ZQ
                                                         calibration short) commands to DDR3 devices.
                                                         Meaningless if reg_ddrc_dis_auto_zq=1. Units:
                                                         1024 Clock cycles.

                   <-----  ------>Register (DDRC*) DEEP_PWRDWN

Name                     DDRC_DEEP_PWRDWN_REG
Relative Address         0x000000AC
Absolute Address         0xF80060AC
Width                    9 bits
Access Type              rw
Reset Value              0x00000000
Description              Deep powerdown (LPDDR2)

        Register DDRC_DEEP_PWRDWN_REG Details

      Field Name         Bits     Type     Reset Value                      Description
deeppowerdown_to_x      8:1       rw       0x0           DDR2 and DDR3: not sued.
1024                                                     LPDDR2: Minimum deep power down time.
                                                         DDR exits from deep power down mode
                                                         immediately after reg_ddrc_deeppowerdown_en
                                                         is deasserted. Value from the spec is 500us. Units
                                                         are in 1024 clock cycles.
                                                         For performance only.
deeppowerdown_en        0         rw       0x0           DDR2 and DDR3: not used.
                                                         LPDDR2:
                                                         0: Brings Controller out of Deep Powerdown
                                                         mode.
                                                         1: Puts DRAM into Deep Powerdown mode when
                                                         the transaction store is empty.
                                                         For performance only. Dynamic Bit Field.

                   <-----  ------>Register (DDRC*) REG_2C

Name                    DDRC_REG_2C_REG
Relative Address        0x000000B0
Absolute Address        0xF80060B0
Width                   29 bits
Access Type             mixed
Reset Value             0x00000000
Description             Training control

        Register DDRC_REG_2C_REG Details

      Field Name         Bits     Type     Reset Value                      Description
dfi_rd_data_            28        rw       0x0           DDR2: not applicable.
eye_train                                                LPDDR2 and DDR3:
                                                         0: Read Data Eye training is disabled
                                                         1: Read Data Eye training mode has been enabled
                                                         as part of init sequence.
dfi_rd_dqs_g          27          rw       0x0           0: Read DQS gate leveling is disabled.
ate_level                                                1: Read DQS Gate Leveling mode has been
                                                         enabled as part of init sequence; Valid only for
                                                         DDR3 DFI designs
dfi_wr_level            26        rw       0x0           0: Write leveling disabled.
_en                                                      1: Write leveling mode has been enabled as part of
                                                         init sequence; Valid only for DDR3 DFI designs

      Field Name         Bits     Type   Reset Value                      Description
trdlvl_max_e            25        ro     0x0           DDR2: not applicable.
rror                                                   LPDDR2 and DDR3: When '1' indicates that the
                                                       dfi_rdrlvl_max_x1024          timer has timed
                                                       out. This is a Clear-on-Write register. If read
                                                       leveling or gate training timed out, an error is
                                                       indicated by the DDRC and this bit gets set. The
                                                       value is held at that value until it is cleared.
                                                       Clearing is done by writing a '0' to this register.
twrlvl_max_             24        ro     0x0           When '1' indicates that the
error                                                  dfi_wrlvl_max_x1024          timer has timed
                                                       out. This is a Clear-on-Write register. If write
                                                       leveling timed out, an error is indicated by the
                                                       DDRC and this bit gets set. The value is held until
                                                       it is cleared.
                                                       Clearing is done by writing a '0' to this register.
                                                       Only present in designs that support DDR3.
dfi_rdlvl_max_x1024     23:12     rw     0x0           Read leveling maximum time.
                                                       Specifies the maximum number of clock cycles
                                                       that the controller will wait for a response
                                                       (phy_dfi_rdlvl_resp) to a read leveling enable
                                                       signal (ddrc_dfi_rdlvl_en or
                                                       ddrc_dfi_rdlvl_gate_en). Only applicable when
                                                       connecting to PHY's operating in 'PHY RdLvl
                                                       Evaluation' mode. Typical value 0xFFF Units 1024
                                                       clocks
dfi_wrlvl_max_x1024     11:0      rw     0x0           Write leveling maximum time. Specifies the
                                                       maximum number of clock cycles that the
                                                       controller will wait for a response
                                                       (phy_dfi_wrlvl_resp) to a write leveling enable
                                                       signal (ddrc_dfi_wrlvl_en). Only applicable when
                                                       connecting to PHY's operating in 'PHY WrLvl
                                                       Evaluation' mode. Typical value 0xFFF Units 1024
                                                       clocks

                   <-----  ------>Register (DDRC*) REG_2D

Name                    DDRC_REG_2D_REG
Relative Address        0x000000B4
Absolute Address        0xF80060B4
Width                   11 bits
Access Type             rw
Reset Value             0x00000200
Description             Misc Debug

        Register DDRC_REG_2D_REG Details

      Field Name          Bits     Type   Reset Value                       Description
reserved                 10        rw     0x0           Reserved. Do not modify.
skip_ocd                 9         rw     0x1           This register must be kept at 1'b1. 1'b0 is NOT
                                                        supported.
                                                        1: Indicates the controller to skip OCD adjustment
                                                        step during DDR2 initialization. OCD_Default
                                                        and OCD_Exit are performed instead.
                                                        0: Not supported.
reserved                 8:0       rw     0x0           Reserved. Do not modify.

                   <-----  ------>Register (DDRC*) DFI_TIMING

Name                     DDRC_DFI_TIMING_REG
Relative Address         0x000000B8
Absolute Address         0xF80060B8
Width                    25 bits
Access Type              rw
Reset Value              0x00200067
Description              DFI timing

        Register DDRC_DFI_TIMING_REG Details

      Field Name          Bits     Type   Reset Value                       Description
dfi_t_ctrlup_            24:15     rw     0x40          Specifies the maximum number of clock cycles
max                                                     that the ddrc_dfi_ctrlupd_req signal can assert.
dfi_t_ctrlup_            14:5      rw     0x3           Specifies the minimum number of clock cycles
min                                                     that the ddrc_dfi_ctrlupd_req signal must be
                                                        asserted.
dfi_t_rddata             4:0       rw     0x7           Time from the assertion of a READ command on
_en                                                     the DFI interface to the assertion of the
                                                        phy_dfi_rddata_en signal.
                                                        DDR2 and DDR3: RL - 1
                                                        LPDDR: RL
                                                        Where RL is read latency of DRAM.

                   <-----  ------>Register (DDRC*) CHE_ECC_CTRL

Name                     DDRC_CHE_ECC_CTRL_REG
Relative Address         0x000000C4
Absolute Address         0xF80060C4

Width                   2 bits
Access Type             rw
Reset Value             0x00000000
Description             ECC error clear

        Register DDRC_CHE_ECC_CTRL_REG Details

      Field Name         Bits    Type     Reset Value                      Description
Clear_Correctable_DR    1        rw       0x0           Writing 1 to this bit will clear the correctable log
AM_ECC_error                                            valid bit and the correctable error counters.
                                                        Write 0 to this bit will start capturing incoming
                                                        correctable error count.
Clear_Uncorrectable_D   0        rw       0x0           Writing 1 to this bit will clear the uncorrectable
RAM_ECC_error                                           log valid bit and the uncorrectable error counters.
                                                        Write 0 to this bit will start capturing incoming
                                                        uncorrectable error count.

                   <-----  ------>Register (DDRC*) CHE_CORR_ECC_LOG

Name                    DDRC_CHE_CORR_ECC_LOG_REG
Relative Address        0x000000C8
Absolute Address        0xF80060C8
Width                   8 bits
Access Type             mixed
Reset Value             0x00000000
Description             ECC error correction

        Register DDRC_CHE_CORR_ECC_LOG_REG Details

      Field Name         Bits     Type    Reset Value                          Description
ECC_CORRECTED_BI        7:1       clron   0x0              Indicator of the bit number syndrome in error for
T_NUM                             wr                       single-bit errors. The field is 7-bit wide to handle
                                                           72-bits of data.
                                                           This is an encoded value with ECC bits placed in
                                                           between data. Correctable bit number from the
                                                           lowest error lane is reported here. There are only
                                                           13-valid bits going to an ECC lane (8-data +
                                                           5-ECC). Only 4-bits are needed to encode a max
                                                           value of d'13. Bit[7] of this register is used to
                                                           indicate the exact byte lane. When a error
                                                           happens, if CORR_ECC_LOG_COL[0] from
                                                           register 0x33 is 1'b0, then the error happened in
                                                           Lane 0 or 1. If CORR_ECC_LOG_COL[0] is 1'b1,
                                                           then the error happened in Lane 2 or 3. Bit[7] of
                                                           this register indicates whether the error is from
                                                           upper or lower byte lane. If it is 0, then it is lower
                                                           byte lane and if it is 1, then it is upper byte lane.
                                                           Together with CORR_ECC_LOG_COL[0] and
                                                           bit[7] of this register, the exact byte lane with
                                                           correctable error can be determined.
CORR_ECC_LOG_VA         0         ro      0x0              Set to 1 when a correctable ECC error is captured.
LID                                                        As long as this is 1 no further ECC errors will be
                                                           captured. This is cleared when a 1 is written to
                                                           register bit[1] of ECC CONTROL REGISTER
                                                           (0x31)

                   <-----  ------>Register (DDRC*) CHE_CORR_ECC_ADDR

Name                    DDRC_CHE_CORR_ECC_ADDR_REG
Relative Address        0x000000CC
Absolute Address        0xF80060CC
Width                   31 bits
Access Type             ro
Reset Value             0x00000000
Description             ECC error correction address log

        Register DDRC_CHE_CORR_ECC_ADDR_REG Details

      Field Name         Bits     Type    Reset Value                          Description
CORR_ECC_LOG_BA         30:28     ro      0x0              Bank [2:0]
NK

      Field Name         Bits     Type   Reset Value                           Description
CORR_ECC_LOG_RO         27:12     ro     0x0                Row [15:0]
W
CORR_ECC_LOG_CO         11:0      ro     0x0                Column [11:0]
L

                   <-----  ------>Register (DDRC*) CHE_CORR_ECC_DATA_31_0

Name                    DDRC_CHE_CORR_ECC_DATA_31_0_REG
Relative Address        0x000000D0
Absolute Address        0xF80060D0
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             ECC error correction data log low

        Register DDRC_CHE_CORR_ECC_DATA_31_0_REG Details

      Field Name         Bits     Type   Reset Value                           Description
CORR_ECC_LOG_DA         31:0      ro     0x0                Bits [31:0] of the data that caused the captured
T_31_0                                                      correctable ECC error. (Data associated with the
                                                            first ECC error if multiple errors occurred since
                                                            CORR_ECC_LOG_VALID was cleared). Since
                                                            each ECC engine handles 8-bits of data, only the
                                                            lower 8-bits of this register have valid data. The
                                                            upper 24-bits will always be 0.

                   <-----  ------>Register (DDRC*) CHE_CORR_ECC_DATA_63_32

Name                    DDRC_CHE_CORR_ECC_DATA_63_32_REG
Relative Address        0x000000D4
Absolute Address        0xF80060D4
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             ECC error correction data log mid

        Register DDRC_CHE_CORR_ECC_DATA_63_32_REG Details

      Field Name         Bits     Type   Reset Value                         Description
CORR_ECC_LOG_DA         31:0      ro     0x0             Bits [63:32] of the data that caused the captured
T_63_32                                                  correctable ECC error. (Data associated with the
                                                         first ECC error if multiple errors occurred since
                                                         CORR_ECC_LOG_VALID was cleared) Since
                                                         each ECC engine handles 8-bits of data and that is
                                                         logged in register 0x34, all the 32-bits of this
                                                         register will always be 0.

                   <-----  ------>Register (DDRC*) CHE_CORR_ECC_DATA_71_64

Name                    DDRC_CHE_CORR_ECC_DATA_71_64_REG
Relative Address        0x000000D8
Absolute Address        0xF80060D8
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             ECC error correction data log high

        Register DDRC_CHE_CORR_ECC_DATA_71_64_REG Details

      Field Name         Bits     Type   Reset Value                         Description
CORR_ECC_LOG_DA         7:0       ro     0x0             Bits [71:64] of the data that caused the captured
T_71_64                                                  correctable ECC error. (Data associated with the
                                                         first ECC error if multiple errors occurred since
                                                         CORR_ECC_LOG_VALID was cleared) 5-bits of
                                                         ECC are calculated over 8-bits of data.
                                                         Bits[68:64] carries these 5-bits. Bits[71:69] are
                                                         always 0.

                   <-----  ------>Register (DDRC*) CHE_UNCORR_ECC_LOG

Name                    DDRC_CHE_UNCORR_ECC_LOG_REG
Relative Address        0x000000DC
Absolute Address        0xF80060DC
Width                   1 bits
Access Type             clronwr
Reset Value             0x00000000
Description             ECC unrecoverable error status

        Register DDRC_CHE_CORR_ECC_DATA_71_64_REG Details

      Field Name         Bits     Type    Reset Value                         Description
UNCORR_ECC_LOG_         0         clron   0x0              Set to 1 when an uncorrectable ECC error is
VALID                             wr                       captured. As long as this is a 1, no further ECC
                                                           errors will be captured. This is cleared when a 1 is
                                                           written to register bit[0] of ECC CONTROL
                                                           REGISTER (0x31).

                   <-----  ------>Register (DDRC*) CHE_UNCORR_ECC_ADDR

Name                    DDRC_CHE_UNCORR_ECC_ADDR_REG
Relative Address        0x000000E0
Absolute Address        0xF80060E0
Width                   31 bits
Access Type             ro
Reset Value             0x00000000
Description             ECC unrecoverable error address

        Register DDRC_CHE_UNCORR_ECC_ADDR_REG Details

      Field Name         Bits     Type    Reset Value                         Description
UNCORR_ECC_LOG_         30:28     ro      0x0              Bank [2:0]
BANK
UNCORR_ECC_LOG_         27:12     ro      0x0              Row [15:0]
ROW
UNCORR_ECC_LOG_         11:0      ro      0x0              Column [11:0]
COL

                   <-----  ------>Register (DDRC*) CHE_UNCORR_ECC_DATA_31_0

Name                    DDRC_CHE_UNCORR_ECC_DATA_31_0_REG
Relative Address        0x000000E4
Absolute Address        0xF80060E4
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             ECC unrecoverable error data low

        Register DDRC_CHE_UNCORR_ECC_DATA_31_0_REG Details

      Field Name         Bits     Type   Reset Value                         Description
UNCORR_ECC_LOG_         31:0      ro     0x0            bits [31:0] of the data that caused the captured
DAT_31_0                                                uncorrectable ECC error. (Data associated with
                                                        the first ECC error if multiple errors occurred
                                                        since UNCORR_ECC_LOG_VALID was cleared).
                                                        Since each ECC engine handles 8-bits of data, only
                                                        the lower 8-bits of this register have valid data.
                                                        The upper 24-bits will always be 0.

                   <-----  ------>Register (DDRC*) CHE_UNCORR_ECC_DATA_63_32

Name                    DDRC_CHE_UNCORR_ECC_DATA_63_32_REG
Relative Address        0x000000E8
Absolute Address        0xF80060E8
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             ECC unrecoverable error data middle

        Register DDRC_CHE_UNCORR_ECC_DATA_63_32_REG Details

      Field Name         Bits     Type   Reset Value                         Description
UNCORR_ECC_LOG_         31:0      ro     0x0            bits [63:32] of the data that caused the captured
DAT_63_32                                               uncorrectable ECC error. (Data associated with
                                                        the first ECC error if multiple errors occurred
                                                        since CORR_ECC_LOG_VALID was cleared)
                                                        Since each ECC engine handles 8-bits of data and
                                                        that is logged in register 0x34, all the 32-bits of this
                                                        register will always be 0.

                   <-----  ------>Register (DDRC*) CHE_UNCORR_ECC_DATA_71_64

Name                    DDRC_CHE_UNCORR_ECC_DATA_71_64_REG
Relative Address        0x000000EC
Absolute Address        0xF80060EC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             ECC unrecoverable error data high

        Register DDRC_CHE_UNCORR_ECC_DATA_71_64_REG Details

      Field Name         Bits     Type    Reset Value                      Description
UNCORR_ECC_LOG_         7:0       ro      0x0           bits [71:64] of the data that caused the captured
DAT_71_64                                               uncorrectable ECC error. (Data associated with
                                                        the first ECC error if multiple errors occurred
                                                        since UNCORR_ECC_LOG_VALID was cleared)
                                                        5-bits of ECC are calculated over 8-bits of data.
                                                        Bits[68:64] carries these 5-bits. Bits[71:69] are
                                                        always 0.

                   <-----  ------>Register (DDRC*) CHE_ECC_STATS

Name                    DDRC_CHE_ECC_STATS_REG
Relative Address        0x000000F0
Absolute Address        0xF80060F0
Width                   16 bits
Access Type             clronwr
Reset Value             0x00000000
Description             ECC error count

        Register DDRC_CHE_ECC_STATS_REG Details

      Field Name         Bits     Type    Reset Value                      Description
STAT_NUM_CORR_E         15:8      clron   0x0           Returns the number of correctable ECC errors
RR                                wr                    seen since the last read. Counter saturates at max
                                                        value. This is cleared when a 1 is written to
                                                        register bit[1] of ECC CONTROL REGISTER
                                                        (0x58).
STAT_NUM_UNCORR 7:0               clron   0x0           Returns the number of uncorrectable errors since
_ERR                              wr                    the last read. Counter saturates at max value. This
                                                        is cleared when a 1 is written to register bit[0] of
                                                        ECC CONTROL REGISTER (0x58).

                   <-----  ------>Register (DDRC*) ECC_SCRUB

Name                    DDRC_ECC_SCRUB_REG
Relative Address        0x000000F4
Absolute Address        0xF80060F4
Width                   4 bits
Access Type             rw
Reset Value             0x00000008
Description             ECC mode/scrub

        Register DDRC_ECC_SCRUB_REG Details

      Field Name         Bits     Type   Reset Value                      Description
dis_scrub               3         rw     0x1           0: Enable ECC scrubs (valid only when
                                                       ecc_mode          = 100).
                                                       1: Disable ECC scrubs
ecc_mode                2:0       rw     0x0           DRAM ECC Mode. The only valid values that
                                                       works for this project are 000 (No ECC) and 100
                                                       (SEC/DED over 1-beat). To run the design in ECC
                                                       mode, set data_bus_width          to 2'b01
                                                       (Half bus width) and ecc_mode          to 100.
                                                       In this mode, there will be 16-data bits + 6-bit ECC
                                                       on the DRAM bus. Controller must NOT be put in
                                                       full bus width mode, when ECC is turned ON.
                                                       000 : No ECC,
                                                       001: Reserved
                                                       010: Parity
                                                       011: Reserved
                                                       100: SEC/DED over 1-beat
                                                       101: SEC/DED over multiple beats
                                                       110: Device Correction
                                                       111: Reserved

                   <-----  ------>Register (DDRC*) CHE_ECC_CORR_BIT_MASK_31_0

Name                    DDRC_CHE_ECC_CORR_BIT_MASK_31_0_REG
Relative Address        0x000000F8
Absolute Address        0xF80060F8
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             ECC data mask low

        Register DDRC_CHE_ECC_CORR_BIT_MASK_31_0_REG Details

      Field Name          Bits     Type    Reset Value                       Description
ecc_corr_bit_            31:0      ro      0x0           Bits [31:0] of ddrc_reg_ecc_corr_bit_mask
mask_32_0                                                register. Indicates the mask of the corrected data.
                                                         1 - on any bit indicates that the bit has been
                                                         corrected by the DRAM ECC logic 0 - on any bit
                                                         indicates that the bit has NOT been corrected by
                                                         the DRAM ECC logic. Valid when any bit of
                                                         'ddrc_reg_ecc_corrected_err' is high. This mask
                                                         doesn't indicate any correction that has been
                                                         made in the ECC check bits. If there are errors in
                                                         multiple lanes, then this signal will have the mask
                                                         for the lowest lane. Each ECC engine works on
                                                         8-bits of data. Hence only the lower 8-bits carry
                                                         valid information. Upper 24-bits are always 0.

                   <-----  ------>Register (DDRC*) CHE_ECC_CORR_BIT_MASK_63_32

Name                     DDRC_CHE_ECC_CORR_BIT_MASK_63_32_REG
Relative Address         0x000000FC
Absolute Address         0xF80060FC
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              ECC data mask high

        Register DDRC_CHE_ECC_CORR_BIT_MASK_63_32_REG Details

      Field Name          Bits     Type    Reset Value                       Description
ecc_corr_bit_            31:0      ro      0x0           Bits [63:32] of ddrc_reg_ecc_corr_bit_mask
mask_63_32                                               register. Indicates the mask of the corrected data.
                                                         1 - on any bit indicates that the bit has been
                                                         corrected by the DRAM ECC logic 0 - on any bit
                                                         indicates that the bit has NOT been corrected by
                                                         the DRAM ECC logic. Valid when any bit of
                                                         'ddrc_reg_ecc_corrected_err' is high. This mask
                                                         doesn't indicate any correction that has been
                                                         made in the ECC check bits. If there are errors in
                                                         multiple lanes, then this signal will have the mask
                                                         for the lowest lane. Each ECC engine works on
                                                         8-bits of data and this is reported in register 0x3E.
                                                         All 32-bits of this register are 0 always.

<-----  ------>Register (DDRC*) PHY_RCVR_ENABLE    

Name                      DDRC_PHY_RCVR_ENABLE_REG
Relative Address          0x00000114
Absolute Address          0xF8006114
Width                     8 bits
Access Type               rw
Reset Value               0x00000000
Description               Phy receiver enable register

        Register DDRC_PHY_RCVR_ENABLE_REG Details

      Field Name           Bits     Type     Reset Value                        Description
phy_dif_off               7:4       rw      0x0              Value to drive to IO receiver enable pins when
                                                             turning it OFF.
                                                             When in powerdown or self-refresh (CKE=0) this
                                                             value will be sent to the IOs to control receiver
                                                             on/off.
                                                             IOD is the size specified by the IO_DIFEN_SIZE
                                                             parameter.
                                                             Depending on the IO, one of these signals dif_on
                                                             or dif_off can be used.
phy_dif_on                3:0       rw      0x0              Value to drive to IO receiver enable pins when
                                                             turning it ON.
                                                             When NOT in powerdown or self-refresh (when
                                                             CKE=1) this value will be sent to the IOs to control
                                                             receiver on/off.
                                                             IOD is the size specified by the IO_DIFEN_SIZE
                                                             parameter.

                   <-----  ------>Register (DDRC*) PHY_CONFIG0

Name                      DDRC_PHY_CONFIG0_REG
Relative Address          0x00000118
Absolute Address          0xF8006118
Width                     31 bits
Access Type               rw
Reset Value               0x40000001
Description               PHY configuration register for data slice 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

           Name                   Address
PHY_Config0             0xf8006118
PHY_Config1             0xf800611c
PHY_Config2             0xf8006120
PHY_Config3             0xf8006124

        Register PHY_Config0 to PHY_Config3 Details

      Field Name         Bits      Type     Reset Value                         Description
phy_dq_offset           30:24      rw       0x40          Offset value from DQS to DQ. Default value: 0x40
                                                          (for 90 degree shift).
                                                          This is only used when reg_phy_use_wr_level=1.
                                                          #Note: When a port width (W) is multiple of N
                                                          instances of Ranks or Slices, each instance will get
                                                          W/N bits. Instance n will get (n+1)*(W/N) -1: n
                                                          (W/N) bits where n (0, 1, to N-1) is the instance
                                                          number of Rank or Slice.
reserved                23:15      rw       0x0           Reserved. Do not modify.
reserved                14:6       rw       0x0           Reserved. Do not modify.
reserved                5          rw       0x0           Reserved. Do not modify.
reserved                4          rw       0x0           Reserved. Do not modify.
phy_wrlvl_inc_mo        3          rw       0x0           reserved
de
phy_gatelvl_inc_m       2          rw       0x0           reserved
ode
phy_rdlvl_inc_mo        1          rw       0x0           reserved
de
phy_data_slice_in_     0           rw       0x1           Data bus width selection for Read FIFO RE
use                                                       generation. One bit for each data slice.
                                                           0: read data responses are ignored.
                                                           1: data slice is valid.
                                                           Note: The Phy Data Slice 0 must always be
                                                           enabled.

                   <-----  ------>Register (DDRC*) PHY_INIT_RATIO0

Name                    DDRC_PHY_INIT_RATIO0_REG
Relative Address        0x0000012C
Absolute Address        0xF800612C
Width                   20 bits
Access Type             rw

Reset Value               0x00000000
Description               PHY init ratio register for data slice 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
phy_init_ratio0           0xf800612c
phy_init_ratio1           0xf8006130
phy_init_ratio2           0xf8006134
phy_init_ratio3           0xf8006138

        Register phy_init_ratio0 to phy_init_ratio3 Details

      Field Name           Bits      Type     Reset Value                       Description
phy_gatelvl_init_r        19:10      rw       0x0              The user programmable init ratio used Gate
atio                                                           Leveling FSM
phy_wrlvl_init_rat        9:0        rw       0x0              The user programmable init ratio used by Write
io                                                             Leveling FSM

                   <-----  ------>Register (DDRC*) PHY_RD_DQS_CFG0

Name                      DDRC_PHY_RD_DQS_CFG0_REG
Relative Address          0x00000140
Absolute Address          0xF8006140
Width                     20 bits
Access Type               rw
Reset Value               0x00000040
Description               PHY read DQS configuration register for data slice 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
phy_rd_dqs_cfg0           0xf8006140
phy_rd_dqs_cfg1           0xf8006144
phy_rd_dqs_cfg2           0xf8006148
phy_rd_dqs_cfg3           0xf800614c

        Register phy_rd_dqs_cfg0 to phy_rd_dqs_cfg3 Details

      Field Name           Bits      Type     Reset Value                        Description
phy_rd_dqs_slave          19:11      rw       0x0            If phy_rd_dqs_slave_force     is 1, replace
_delay                                                       delay/tap value for read DQS slave DLL with this
                                                             value.
phy_rd_dqs_slave          10         rw       0x0            0: Use phy_rd_dqs_slave_ratio     for the read
_force                                                       DQS slave DLL
                                                             1: overwrite the delay/tap value for read DQS
                                                             slave DLL with the value of the
                                                             phy_rd_dqs_slave_delay     bus.
phy_rd_dqs_slave          9:0        rw       0x40           Ratio value for read DQS slave DLL. This is the
_ratio                                                       fraction of a clock cycle represented by the shift to
                                                             be applied to the read DQS in units of 256ths. In
                                                             other words, the full-cycle tap value from the
                                                             master DLL will be scaled by this number over
                                                             256 to get the delay value for the slave delay line.
                                                             Provide a default value of 0x40 for most
                                                             applications

                   <-----  ------>Register (DDRC*) PHY_WR_DQS_CFG0

Name                      DDRC_PHY_WR_DQS_CFG0_REG
Relative Address          0x00000154
Absolute Address          0xF8006154
Width                     20 bits
Access Type               rw
Reset Value               0x00000000
Description               PHY write DQS configuration register for data slice 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
phy_wr_dqs_cfg0           0xf8006154
phy_wr_dqs_cfg1           0xf8006158
phy_wr_dqs_cfg2           0xf800615c
phy_wr_dqs_cfg3           0xf8006160

        Register phy_wr_dqs_cfg0 to phy_wr_dqs_cfg3 Details

      Field Name           Bits      Type     Reset Value                       Description
phy_wr_dqs_slave          19:11      rw       0x0            If phy_wr_dqs_slave_force     is 1, replace
_delay                                                       delay/tap value for write DQS slave DLL with
                                                             this value.
phy_wr_dqs_slave          10         rw       0x0            0: Use phy_wr_dqs_slave_ratio     for the write
_force                                                       DQS slave DLL
                                                             1: overwrite the delay/tap value for write DQS
                                                             slave DLL with the value of the
                                                             phy_wr_dqs_slave_delay     bus.
phy_wr_dqs_slave          9:0        rw       0x0            Ratio value for write DQS slave DLL. This is the
_ratio                                                       fraction of a clock cycle represented by the shift to
                                                             be applied to the write DQS in units of 256ths. In
                                                             other words, the full-cycle tap value from the
                                                             master DLL will be scaled by this number over
                                                             256 to get the delay value for the slave delay line.
                                                             (Used to program the manual training ratio value)

                   <-----  ------>Register (DDRC*) PHY_WE_CFG0

Name                      DDRC_PHY_WE_CFG0_REG
Relative Address          0x00000168
Absolute Address          0xF8006168
Width                     21 bits
Access Type               rw
Reset Value               0x00000040
Description               PHY FIFO write enable configuration for data slice 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
phy_we_cfg0               0xf8006168
phy_we_cfg1               0xf800616c
phy_we_cfg2               0xf8006170
phy_we_cfg3               0xf8006174

        Register phy_we_cfg0 to phy_we_cfg3 Details

      Field Name           Bits      Type     Reset Value                       Description
phy_fifo_we_in_de     20:12          rw       0x0            Delay value to be used when
lay                                                          reg_phy_fifo_we_in_force
                                                             is set to 1.
phy_fifo_we_in_fo         11         rw       0x0            0: Use phy_fifo_we_slave_ratio     as ratio value
rce                                                          for fifo_we_X slave DLL
                                                             1: overwrite the delay/tap value for fifo_we_X
                                                             slave DLL with the value of the
                                                             phy_fifo_we_in_delay     bus.
                                                             i.e. The 'force' bit selects between specifying the
                                                             delay in 'ratio' units or tap delay units
phy_fifo_we_slave         10:0       rw       0x40           Ratio value to be used when
_ratio                                                       phy_fifo_we_in_force     is set to 0.

                   <-----  ------>Register (DDRC*) WR_DATA_SLV0

Name                      DDRC_WR_DATA_SLV0_REG
Relative Address          0x0000017C
Absolute Address          0xF800617C
Width                     20 bits
Access Type               rw
Reset Value               0x00000080
Description               PHY write data slave ratio config for data slice 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
wr_data_slv0              0xf800617c
wr_data_slv1              0xf8006180
wr_data_slv2              0xf8006184
wr_data_slv3              0xf8006188

        Register wr_data_slv0 to wr_data_slv3 Details

      Field Name          Bits     Type       Reset Value                       Description
phy_wr_data_slav         19:11     rw     0x0               If phy_wr_data_slave_force     is 1, replace
e_delay                                                     delay/tap value for write data slave DLL with
                                                            this value.
phy_wr_data_slav         10        rw     0x0               0: Selects phy_wr_data_slave_ratio     for write
e_force                                                     data slave DLL
                                                            1: overwrite the delay/tap value for write data
                                                            slave DLL with the value of the
                                                            phy_wr_data_slave_force     bus.
phy_wr_data_slav         9:0       rw     0x80              Ratio value for write data slave DLL. This is the
e_ratio                                                     fraction of a clock cycle represented by the shift to
                                                            be applied to the write DQ muxes in units of
                                                            256ths. In other words, the full-cycle tap value
                                                            from the master DLL will be scaled by this
                                                            number over 256 to get the delay value for the
                                                            slave delay line.

                   <-----  ------>Register (DDRC*) REG_64

Name                     DDRC_REG_64_REG
Relative Address         0x00000190
Absolute Address         0xF8006190
Width                    32 bits
Access Type              rw
Reset Value              0x10020000
Description              Training control 2

        Register DDRC_PHY_CONFIG0_REG Details

      Field Name          Bits     Type       Reset Value                       Description
reserved                 31        rw     0x0               Reserved. Do not modify.
phy_cmd_latency          30        rw     0x0               If set to 1, command comes to phy_ctrl through a
                                                            flop.
phy_lpddr                29        rw     0x0               0: DDR2 or DDR3.
                                                            1: LPDDR2.
reserved                 28        rw     0x1               Reserved. Do not modify.
phy_ctrl_slave_del       27:21     rw     0x0               If phy_rd_dqs_slave_force     is 1, replace
ay0                                                         delay/tap value for address/command timing
                                                            slave DLL with this value. This is a bit value, the
                                                            remaining 2 bits are in register 0x65 bits[19:18].

      Field Name          Bits     Type   Reset Value                      Description
phy_ctrl_slave_for       20        rw     0x0           0: Use phy_ctrl_slave_ratio     for
ce                                                      address/command timing slave DLL
                                                        1: overwrite the delay/tap value for
                                                        address/command timing slave DLL with the
                                                        value of the phy_rd_dqs_slave_delay     bus.
phy_ctrl_slave_rati     19:10      rw     0x80          Ratio value for address/command launch timing
o                                                       in phy_ctrl macro. This is the fraction of a clock
                                                        cycle represented by the shift to be applied to the
                                                        read DQS in units of 256ths. In other words, the
                                                        full cycle tap value from the master DLL will be
                                                        scaled by this number over 256 to get the delay
                                                        value for the slave delay line.
phy_sel_logic            9         rw     0x0           Selects one of the two read leveling
                                                        algorithms.'b0: Select algorithm # 1'b1: Select
                                                        algorithm # 2
                                                        Please refer to Read Data Eye Training section in
                                                        PHY User Guide for details about the Read
                                                        Leveling algorithms
reserved                 8         rw     0x0           Reserved. Do not modify.
phy_invert_clkout        7         rw     0x0            Inverts the polarity of DRAM clock.
                                                        0: core clock is passed on to DRAM
                                                        1: inverted core clock is passed on to DRAM.
                                                        Use this when CLK can arrive at a DRAM device
                                                        ahead of DQS or coincidence with DQS based on
                                                        board topology. This effectively delays the CLK to
                                                        the DRAM device by half -cycle, providing a CLK
                                                        edge that DQS can align to during leveling.
reserved                 6:5       rw     0x0           Reserved. Do not modify.
reserved                 4         rw     0x0           Reserved. Do not modify.
reserved                 3         rw     0x0           Reserved. Do not modify.
reserved                 2         rw     0x0           Reserved. Do not modify.
phy_bl2                  1         rw     0x0            Reserved for future Use.
reserved                 0         rw     0x0           Reserved. Do not modify.

                    <-----  ------>Register (DDRC*) REG_65

Name                     DDRC_REG_65_REG
Relative Address         0x00000194
Absolute Address         0xF8006194
Width                    20 bits
Access Type              rw

Reset Value              0x00000000
Description              Training control 3

        Register DDRC_REG_65_REG Details

    The fifo_we_slave ratios for each slice(0 through 3) must be interpreted by software in the following way:
    Slice 0: fifo_we_ratio_slice_0[10:0] = {Reg_6A[9],Reg_69[18:9]}
    Slice1: fifo_we_ratio_slice_1[10:0] = {Reg_6B[10:9],Reg_6A[18:10]}
    Slice2: fifo_we_ratio_slice_2[10:0] = {Reg_6C[11:9],Reg_6B[18:11]}
    Slice3: fifo_we_ratio_slice_3[10:0] = {phy_reg_rdlvl_fifowein_ratio_slice3_msb,Reg_6C[18:12]}

      Field Name          Bits    Type        Reset Value                        Description
phy_ctrl_slave_del       19:18   rw       0x0               If phy_rd_dqs_slave_force     is 1, replace
ay1                                                         delay/tap value for address/command timing
                                                            slave DLL with this value
phy_dis_calib_rst        17      rw       0x0               Disable the dll_calib (internally generated) signal
                                                            from resetting the Read Capture FIFO pointers
                                                            and portions of phy_data.
                                                            Note: dll_calib is
                                                            (i) generated by dfi_ctrl_upd_req or
                                                            (ii) by the PHY when it detects that the clock
                                                            frequency variation has exceeded the bounds set
                                                            by phy_dll_lock_diff     or
                                                            (iii) periodically throughout the leveling process.
                                                            dll_calib will update the slave DL with
                                                            PVT-compensated values according to master
                                                            DLL outputs
phy_use_rd_data_         16      rw       0x0               Read Data Eye training control.
eye_level                                                   0: Use register programmed ratio values
                                                            1: Use ratio for delay line calculated by data eye
                                                            leveling
                                                            Note: This is a Synchronous dynamic signal that
                                                            requires timing closure
phy_use_rd_dqs_g         15      rw       0x0               Read DQS Gate training control.
ate_level                                                   0: Use register programmed ratio values
                                                            1: Use ratio for delay line calculated by DQS gate
                                                            leveling
                                                            Note: This is a Synchronous dynamic signal that
                                                            requires timing closure.
phy_use_wr_level         14      rw       0x0               Write Leveling training control.
                                                            0: Use register programmed ratio values
                                                            1: Use ratio for delay line calculated by write
                                                            leveling
                                                            Note: This is a Synchronous dynamic signal that
                                                            requires timing closure.
phy_dll_lock_diff        13:10   rw       0x0               The Maximum number of delay line taps
                                                            variation allowed while maintaining the master
                                                            DLL lock.
                                                            When the PHY is in locked state and the variation
                                                            on the clock exceeds the variation indicated by the
                                                            register, the lock signal is deasserted

      Field Name          Bits     Type     Reset Value                         Description
phy_rd_rl_delay          9:5       rw      0x0                This delay determines when to select the active
                                                              rank's ratio logic delay for Read Data and Read
                                                              DQS slave delay lines after PHY receives a read
                                                              command at Control Interface.
                                                              The programmed value must be (Read Latency -
                                                              3) with a minimum value of 1.
phy_wr_rl_delay          4:0       rw      0x0                This delay determines when to select the active
                                                              rank's ratio logic delay for Write Data and Write
                                                              DQS slave delay lines after PHY receives a write
                                                              command at Control Interface.
                                                              The programmed value must be (Write Latency -
                                                              4) with a minimum value of 1.

                   <-----  ------>Register (DDRC*) REG69_6A0

Name                     DDRC_REG69_6A0_REG
Relative Address         0x000001A4
Absolute Address         0xF80061A4
Width                    29 bits
Access Type              ro
Reset Value              0x00070000
Description              Training results for data slice 0.

        Register DDRC_REG69_6A0_REG Details

      Field Name          Bits     Type     Reset Value                         Description
phy_status_fifo_w        27:19     ro      0x0                Delay value applied to FIFO WE slave DLL.
e_slave_dll_value0
phy_rdlvl_fifowei        18:9      ro      0x380              Ratio value generated by Read Gate training FSM.
n_ratio0
reserved                 8:0       ro      0x0                Reserved. Do not modify.

<-----  ------>Register (DDRC*) REG69_6A1    
Name                     DDRC_REG69_6A1_REG

Relative Address        0x000001A8
Absolute Address        0xF80061A8
Width                   29 bits
Access Type             ro
Reset Value             0x00060200
Description             Training results for data slice 1.

        Register DDRC_REG69_6A1_REG Details

      Field Name         Bits     Type     Reset Value                           Description
phy_status_fifo_w       27:19     ro      0x0                Delay value applied to FIFO WE slave DLL.
e_slave_dll_value1
phy_rdlvl_fifowei       18:9      ro      0x301              Ratio value generated by Read Gate training FSM.
n_ratio1
reserved                8:0       ro      0x0                Reserved. Do not modify.

                   <-----  ------>Register (DDRC*) REG6C_6D2

Name                    DDRC_REG6C_6D2_REG
Relative Address        0x000001B0
Absolute Address        0xF80061B0
Width                   28 bits
Access Type             ro
Reset Value             0x00040600
Description             Training results for data slice 2.

        Register DDRC_REG6C_6D2_REG Details

      Field Name         Bits     Type     Reset Value                           Description
phy_status_fifo_w       27:19     ro      0x0                Delay value applied to FIFO WE slave DLL.
e_slave_dll_value2
phy_rdlvl_fifowei       18:9      ro      0x203              Ratio value generated by Read Gate training FSM.
n_ratio2
phy_bist_err2           8:0       ro      0x0                Mismatch error flag from the BIST Checker. 1 bit
                                                             per data slice.
                                                             1'b1: Pattern mismatch error
                                                             1'b0: All patterns matched
                                                             This is a sticky flag. In order to clear this bit, port
                                                             phy_bist_err_clr     must be set HIGH. Note that
                                                             reg6b is unused.

                   <-----  ------>Register (DDRC*) REG6C_6D3

Name                      DDRC_REG6C_6D3_REG
Relative Address          0x000001B4
Absolute Address          0xF80061B4
Width                     28 bits
Access Type               ro
Reset Value               0x00000E00
Description               Training results for data slice 3.

        Register DDRC_REG6C_6D3_REG Details

      Field Name           Bits      Type     Reset Value                         Description
phy_status_fifo_w         27:19      ro       0x0              Delay value applied to FIFO WE slave DLL.
e_slave_dll_value3
phy_rdlvl_fifowei         18:9       ro       0x7              Ratio value generated by Read Gate training FSM.
n_ratio3
phy_bist_err3             8:0        ro       0x0              Mismatch error flag from the BIST Checker. 1 bit
                                                               per data slice. 1'b1: Pattern mismatch error 1'b0:
                                                               All patterns matched This is a sticky flag. In order
                                                               to clear this bit, port phy_bist_err_clr must be set HIGH. 
                                                               Note that reg6b is unused.

                   <-----  ------>Register (DDRC*) REG6E_710

Name                      DDRC_REG6E_710_REG
Relative Address          0x000001B8
Absolute Address          0xF80061B8
Width                     30 bits
Access Type               ro
Reset Value               x
Description               Training results (2) for data slice 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
reg6e_710                 0xf80061b8
reg6e_711                 0xf80061bc
reg6e_712                 0xf80061c0
reg6e_713                 0xf80061c4

        Register reg6e_710 to reg6e_713 Details

      Field Name           Bits      Type     Reset Value                        Description
phy_rdlvl_dqs_rati     29:20         ro       x                 Ratio value generated by Read Data Eye training
o                                                               FSM.
phy_wrlvl_dq_rati         19:10      ro       x                 Ratio value generated by the write leveling FSM
o                                                               for Write Data.
phy_wrlvl_dqs_rat         9:0        ro       x                 Ratio value generated by the write leveling FSM
io                                                              for Write DQS.

                   <-----  ------>Register (DDRC*) PHY_DLL_STS0

Name                      DDRC_PHY_DLL_STS0_REG
Relative Address          0x000001CC
Absolute Address          0xF80061CC
Width                     27 bits
Access Type               ro
Reset Value               0x00000000
Description               Slave DLL results for data slice 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
phy_dll_sts0              0xf80061cc
phy_dll_sts1              0xf80061d0
phy_dll_sts2              0xf80061d4
phy_dll_sts3              0xf80061d8

        Register phy_dll_sts0 to phy_dll_sts3 Details

      Field Name           Bits      Type     Reset Value                        Description
phy_status_wr_dq          26:18      ro       0x0               Delay value applied to write DQS slave DLL
s_slave_dll_value
phy_status_wr_dat     17:9           ro       0x0               Delay value applied to write data slave DLL
a_slave_dll_value
phy_status_rd_dqs         8:0        ro       0x0               Delay value applied to read data slave DLL
_slave_dll_value

<-----  ------>Register (DDRC*) DLL_LOCK_STS    
Name                     DDRC_DLL_LOCK_STS_REG
Relative Address         0x000001E0
Absolute Address         0xF80061E0
Width                    24 bits
Access Type              ro
Reset Value              0x00F00000
Description              DLL Lock Status, read

        Register DDRC_REG6E_710_REG Details

      Field Name          Bits     Type   Reset Value                         Description
phy_rdlvl_fifowei        23:20     ro     0xF              Used as 4-msbits of slice3's ratio value generated
n_ratio_slice3_msb                                         by Read Gate training FSM.
                                                           Refer to description of reg69_6a[1:0],
                                                           fifo_we_slave ratio, for more details
phy_status_dll_sla       19:11     ro     0x0              Shows the current Coarse and Fine delay values
ve_value_1                                                 going to all the Slave DLLs
                                                           [1:0] - Fine value (For Master DLL 1)
                                                           [8:2] - Coarse value
                                                           (For Master DLL 1)
phy_status_dll_sla       10:2      ro     0x0              Shows the current Coarse and Fine delay values
ve_value_0                                                 going to all the Slave DLLs
                                                           [1:0] - Fine value (For Master DLL 0)
                                                           [8:2] - Coarse value (For Master DLL 0)
phy_status_dll_loc       1         ro     0x0              Status Master DLL 1 signal:
k_1                                                        0: not locked
                                                           1: locked
phy_status_dll_loc       0         ro     0x0              Master DLL 0 Status signal:
k_0                                                        0: not locked
                                                           1: locked

                   <-----  ------>Register (DDRC*) PHY_CTRL_STS

Name                     DDRC_PHY_CTRL_STS_REG
Relative Address         0x000001E4
Absolute Address         0xF80061E4
Width                    30 bits
Access Type              ro
Reset Value              x
Description              PHY Control status, read

        Register DDRC_PHY_CTRL_STS_REG Details

      Field Name         Bits     Type      Reset Value                       Description
phy_status_phy_ct       29:28     ro     0x0              Lock status from Master DLL Output Filter.
rl_of_in_lock_state                                       0: not locked, 1: locked.
                                                          Bit 28: Fine delay line.
                                                          Bit 29: Coarse delay line.
phy_status_phy_ct       27:20     ro     0x0              Values applied to the PHY_CTRL Slave DLL:
rl_dll_slave_value                                        Bit field 21:20 is the Fine value
                                                          Bit field 27:22 is the Course value
phy_status_phy_ct       19        ro     0x0              PHY Control Master DLL Status:
rl_dll_lock                                               0: not locked, 1: locked
phy_status_of_out       18:10     ro     x                Values from Master DDL Output Filter (no default
_delay_value                                              value).
                                                          Bit field 11:10 is the Fine value
                                                          Bit field 18:12 is the Coarse value
phy_status_of_in_       9:0       ro     x                Values applied to Master DDL Output Filter (no
delay_value                                               default value):
                                                          Bit field 1:0 is the Fine value
                                                          Bit field 9:2 is the Coarse value

                   <-----  ------>Register (DDRC*) PHY_CTRL_STS_REG2

Name                    DDRC_PHY_CTRL_STS_REG2_REG
Relative Address        0x000001E8
Absolute Address        0xF80061E8
Width                   27 bits
Access Type             ro
Reset Value             0x00000013
Description             PHY Control status (2), read

        Register DDRC_PHY_CTRL_STS_REG2_REG Details

      Field Name         Bits     Type      Reset Value                       Description
phy_status_phy_ct       26:18     ro     0x0              Delay value applied to read DQS slave DLL.
rl_slave_dll_value
reserved                17:9      ro     0x0              reserved
phy_status_phy_ct       8:0       ro     0x13             Values applied to Master DLL Output Filter:
rl_of_in_delay_value                                      Bit field 1:0 is the Fine value
                                                          Bit field 8:2 is the Coarse value

                   <-----  ------>Register (DDRC*) AXI_ID
Name                    DDRC_AXI_ID_REG
Relative Address        0x00000200
Absolute Address        0xF8006200
Width                   26 bits
Access Type             ro
Reset Value             0x00153042
Description             ID and revision information

        Register DDRC_AXI_ID_REG Details

      Field Name         Bits     Type   Reset Value          Description
arb_rev_num             25:20     ro     0x1            Revision Number
arb_prov_num            19:12     ro     0x53           Prov number
arb_part_num            11:0      ro     0x42           Part Number

                   <-----  ------>Register (DDRC*) PAGE_MASK

Name                    DDRC_PAGE_MASK_REG
Relative Address        0x00000204
Absolute Address        0xF8006204
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Page mask

        Register DDRC_PAGE_MASK_REG Details

      Field Name         Bits     Type   Reset Value                      Description
arb_page_addr_mask      31:0      rw     0x0           Set this register based on the value programmed
                                                       on the reg_ddrc_addrmap_* registers.
                                                       Set the Column address bits to 0. Set the Page and
                                                       Bank address bits to 1.
                                                       This is used for calculating page_match inside the
                                                       slave modules in Arbiter. The page_match is
                                                       considered during the arbitration process. This
                                                       mask applies to 64-bit address and not byte
                                                       address.
                                                       Setting this value to 0 disables transaction
                                                       prioritization based on page/bank match.

                   <-----  ------>Register (DDRC*) AXI_PRIORITY_WR_PORT0

Name                      DDRC_AXI_PRIORITY_WR_PORT0_REG
Relative Address          0x00000208
Absolute Address          0xF8006208
Width                     20 bits
Access Type               mixed
Reset Value               0x000803FF
Description               AXI Priority control for write port 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

           Name                     Address
axi_priority_wr_port0     0xf8006208
axi_priority_wr_port1     0xf800620c
axi_priority_wr_port2     0xf8006210
axi_priority_wr_port3     0xf8006214

        Register axi_priority_wr_port0 to axi_priority_wr_port3 Details

      Field Name           Bits      Type     Reset Value                        Description
reserved                  19         rw       0x1            Reserved. Do not modify.
arb_dis_page_mat          18         rw       0x0            Disable the page match feature.
ch_wr_portn
arb_disable_urgen         17         rw       0x0            Disable urgent for this Write Port.
t_wr_portn
arb_disable_aging         16         rw       0x0            Disable aging for this Write Port.
_wr_portn
reserved                  15:10      ro       0x0            Reserved
arb_pri_wr_portn          9:0        rw       0x3FF          Priority of this Write Port n. Value in this register
                                                             used to load the aging counters (when respective
                                                             port request is asserted and grant is generated to
                                                             that port). These register can be reprogrammed to
                                                             set priority of each port. Lower the value more
                                                             will be priority given to the port. For example if
                                                             0x82 (port 0) value is set to 'h3FF, and 0x83 (port
                                                             1) is set to 'h0FF, and both port0 and port1 have
                                                             requests, in this case port1 will get high priority
                                                             and grant will be given to port1. Note that the
                                                             minimum write priority should be set to 0x4.

                   <-----  ------>Register (DDRC*) AXI_PRIORITY_RD_PORT0

Name                      DDRC_AXI_PRIORITY_RD_PORT0_REG
Relative Address          0x00000218
Absolute Address          0xF8006218
Width                     20 bits
Access Type               mixed
Reset Value               0x000003FF
Description               AXI Priority control for read port 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

           Name                     Address
axi_priority_rd_port0     0xf8006218
axi_priority_rd_port1     0xf800621c
axi_priority_rd_port2     0xf8006220
axi_priority_rd_port3     0xf8006224

        Register axi_priority_rd_port0 to axi_priority_rd_port3 Details

      Field Name           Bits      Type     Reset Value                       Description
arb_set_hpr_rd_po         19         rw       0x0            Enable reads to be generated as HPR for this Read
rtn                                                          Port.
arb_dis_page_mat          18         rw       0x0            Disable the page match feature.
ch_rd_portn
arb_disable_urgen         17         rw       0x0            Disable urgent for this Read Port.
t_rd_portn
arb_disable_aging         16         rw       0x0            Disable aging for this Read Port.
_rd_portn
reserved                  15:10      ro       0x0            Reserved. Do not modify.
arb_pri_rd_portn          9:0        rw       0x3FF          Priority of this Read Port n. Value in this register
                                                             used to load the aging counters (when respective
                                                             port request is asserted and grant is generated to
                                                             that port). These register can be reprogrammed to
                                                             set priority of each port. Lower the value more
                                                             will be priority given to the port. For example if
                                                             0x82 (port 0) value is set to 'h3FF, and 0x83 (port
                                                             1) is set to 'h0FF, and both port0 and port1 have
                                                             requests, in this case port1 will get high priority
                                                             and grant will be given to port1.

                   <-----  ------>Register (DDRC*) EXCL_ACCESS_CFG0

Name                      DDRC_EXCL_ACCESS_CFG0_REG
Relative Address          0x00000294
Absolute Address          0xF8006294
Width                     18 bits
Access Type               rw
Reset Value               0x00000000
Description               Exclusive access configuration for port 0.

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
excl_access_cfg0          0xf8006294
excl_access_cfg1          0xf8006298
excl_access_cfg2          0xf800629c
excl_access_cfg3          0xf80062a0

        Register excl_access_cfg0 to excl_access_cfg3 Details

      Field Name           Bits      Type     Reset Value                       Description
excl_acc_id1_port         17:9       rw       0x0            Reserved
excl_acc_id0_port         8:0        rw       0x0            Reserved

                   <-----  ------>Register (DDRC*) MODE_REG_READ

Name                      DDRC_MODE_REG_READ_REG
Relative Address          0x000002A4
Absolute Address          0xF80062A4
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Mode register read data

        Register DDRC_AXI_PRIORITY_WR_PORT0_REG Details
        This registers is applicable only when LPDDR2 is selected.

      Field Name         Bits     Type   Reset Value                          Description
rd_mrr_data             31:0      ro     0x0             Mode register read Data. Valid when
                                                         ddrc_co_rd_mrr_data_valid is high. Bits[7:0]
                                                         carry the 8-bit MRR value. Valid for LPDDR2 only.

                   <-----  ------>Register (DDRC*) LPDDR_CTRL0

Name                    DDRC_LPDDR_CTRL0_REG
Relative Address        0x000002A8
Absolute Address        0xF80062A8
Width                   12 bits
Access Type             rw
Reset Value             0x00000000
Description             LPDDR2 Control 0

        Register DDRC_LPDDR_CTRL0_REG Details
        This registers is applicable only when LPDDR2 is selected.

      Field Name         Bits     Type   Reset Value                          Description
mr4_margin              11:4      rw     0x0             UNUSED
reserved                3         rw     0x0             Reserved. Datasheet does not mention this field
derate_enabl            2         rw     0x0             0: Timing parameter derating is disabled.
e                                                        1: Timing parameter derating is enabled using
                                                         MR4 read value.
                                                         This feature should only be enabled after
                                                         LPDDR2 initialization is completed
per_bank_ref            1         rw     0x0             0:All bank refresh Per bank refresh allows traffic
resh                                                     to flow to other banks.
                                                         1:Per bank refresh
                                                         Recommended setting is 0. If per bank refresh is
                                                         required, please follow recommended procedure
                                                         outlined in Errata.
lpddr2                  0         rw     0x0             0: DDR2 or DDR3 in use.
                                                         1: LPDDR2 in Use.

                   <-----  ------>Register (DDRC*) LPDDR_CTRL1

Name                    DDRC_LPDDR_CTRL1_REG
Relative Address        0x000002AC
Absolute Address        0xF80062AC

Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              LPDDR2 Control 1

        Register DDRC_LPDDR_CTRL1_REG Details

      Field Name          Bits     Type   Reset Value                       Description
mr4_read_int          31:0         rw     0x0            Interval between two MR4 reads, USED to derate
erval                                                    the timing parameters.

                   <-----  ------>Register (DDRC*) LPDDR_CTRL2

Name                     DDRC_LPDDR_CTRL2_REG
Relative Address         0x000002B0
Absolute Address         0xF80062B0
Width                    22 bits
Access Type              rw
Reset Value              0x003C0015
Description              LPDDR2 Control 2

        Register DDRC_LPDDR_CTRL2_REG Details

      Field Name          Bits     Type   Reset Value                       Description
t_mrw                    21:12     rw     0x3C0          Time to wait during load mode register writes.
                                                         Present only in designs configured to support
                                                         LPDDR2. LPDDR2 typically requires value of 5.
idle_after_re            11:4      rw     0x1            Idle time after the reset command, tINIT4.
set_x32                                                  Units: 32 clock cycles.
min_stable_c             3:0       rw     0x5            Time to wait after the first CKE high, tINIT2.
lock_x1                                                  Units: 1 clock cycle. LPDDR2 typically requires 5
                                                         x tCK delay.

                   <-----  ------>Register (DDRC*) LPDDR_CTRL3

Name                     DDRC_LPDDR_CTRL3_REG
Relative Address         0x000002B4
Absolute Address         0xF80062B4
Width                    18 bits
Access Type              rw

Reset Value             0x00000601
Description             LPDDR2 Control 3

        Register DDRC_LPDDR_CTRL3_REG Details

      Field Name         Bits   Type    Reset Value                     Description
dev_zqinit_x            17:8    rw     0x6            ZQ initial calibration, tZQINIT.
32                                                    Units: 32 clock cycles. LPDDR2 typically requires
                                                      1 us.
max_auto_in             7:0     rw     0x1            Maximum duration of the auto initialization,
it_x1024                                              tINIT5.
                                                      Units: 1024 clock cycles. LPDDR2 typically
                                                      requires 10 us.

<---- 
<====    ====>B.7 CoreSight Cross Trigger Interface (CTI)
MODULE NAME             CTI     
Base Address            0xF8898000 debug_cpu_cti0
                        0xF8899000 debug_cpu_cti1
                        0xF8802000 debug_cti_etb_tpiu
                        0xF8809000 debug_cti_ftm
Suffixes                CPU0 CPU1 ETB_TPIU FTM
Description             Cross Trigger Interface
Vendor Info

                 Register Summary

    Register Name          Address    Width     Type     Reset Value            Description
CTI_CTRL_REG                0x00000000     1       rw      0x00000000    CTI Control Register
CTI_INTACK_REG              0x00000010     8       wo      0x00000000    CTI Interrupt Acknowledge Register
CTI_APPSET_REG              0x00000014     4       rw      0x00000000    CTI Application Trigger Set Register
CTI_APPCLEAR_REG            0x00000018     4       wo      0x00000000    CTI Application Trigger Clear Register
CTI_APPPULSE_REG            0x0000001C     4       wo      0x00000000    CTI Application Pulse Register
CTI_INEN0_REG               0x00000020     4       rw      0x00000000    CTI Trigger to Channel Enable 0 Register
CTI_INEN1_REG               0x00000024     4       rw      0x00000000    CTI Trigger to Channel Enable 1 Register
CTI_INEN2_REG               0x00000028     4       rw      0x00000000    CTI Trigger to Channel Enable 2 Register
CTI_INEN3_REG               0x0000002C     4       rw      0x00000000    CTI Trigger to Channel Enable 3 Register
CTI_INEN4_REG               0x00000030     4       rw      0x00000000    CTI Trigger to Channel Enable 4 Register
CTI_INEN5_REG               0x00000034     4       rw      0x00000000    CTI Trigger to Channel Enable 5 Register
CTI_INEN6_REG               0x00000038     4       rw      0x00000000    CTI Trigger to Channel Enable 6 Register
CTI_INEN7_REG               0x0000003C     4       rw      0x00000000    CTI Trigger to Channel Enable 7 Register
CTI_OUTEN0_REG              0x000000A0     4       rw      0x00000000    CTI Channel to Trigger Enable 0 Register
CTI_OUTEN1_REG              0x000000A4     4       rw      0x00000000    CTI Channel to Trigger Enable 1 Register
CTI_OUTEN2_REG              0x000000A8     4       rw      0x00000000    CTI Channel to Trigger Enable 2 Register
CTI_OUTEN3_REG              0x000000AC     4       rw      0x00000000    CTI Channel to Trigger Enable 3 Register
CTI_OUTEN4_REG              0x000000B0     4       rw      0x00000000    CTI Channel to Trigger Enable 4 Register
CTI_OUTEN5_REG              0x000000B4     4       rw      0x00000000    CTI Channel to Trigger Enable 5 Register
CTI_OUTEN6_REG              0x000000B8     4       rw      0x00000000    CTI Channel to Trigger Enable 6 Register
CTI_OUTEN7_REG              0x000000BC     4       rw      0x00000000    CTI Channel to Trigger Enable 7 Register
CTI_TRIGINSTATUS_REG        0x00000130     8       ro      x             CTI Trigger In Status Register
CTI_TRIGOUTSTATUS_REG       0x00000134     8       ro      0x00000000    CTI Trigger Out Status Register
CTI_CHINSTATUS_REG          0x00000138     4       ro      x             CTI Channel In Status Register
CTI_CHOUTSTATUS_REG         0x0000013C     4       ro      0x00000000    CTI Channel Out Status Register
CTI_GATE_REG                0x00000140     4       rw      0x0000000F    Enable CTI Channel Gate Register
CTI_ASICCTRL_REG            0x00000144     8       rw      0x00000000    External Multiplexor Control Register
CTI_ITCHINACK_REG           0x00000EDC     4       wo      0x00000000    ITCHINACK Register
CTI_ITTRIGINACK_REG         0x00000EE0     8       wo      0x00000000    ITTRIGINACK Register
CTI_ITCHOUT_REG             0x00000EE4     4       wo      0x00000000    ITCHOUT Register
CTI_ITTRIGOUT_REG           0x00000EE8     8       wo      0x00000000    ITTRIGOUT Register
CTI_ITCHOUTACK_REG          0x00000EEC     4       ro      0x00000000    ITCHOUTACK Register
CTI_ITTRIGOUTACK_REG        0x00000EF0     8       ro      0x00000000    ITTRIGOUTACK Register
CTI_ITCHIN_REG              0x00000EF4     4       ro      0x00000000    ITCHIN Register
CTI_ITTRIGIN_REG            0x00000EF8     8       ro      0x00000000    ITTRIGIN Register
CTI_ITCTRL_REG              0x00000F00     1       rw      0x00000000    IT Control Register
CTI_CTSR_REG                0x00000FA0     4       rw      0x0000000F    Claim Tag Set Register
CTI_CTCR_REG                0x00000FA4     4       rw      0x00000000    Claim Tag Clear Register
CTI_LAR_REG                 0x00000FB0     32      wo      0x00000000    Lock Access Register
CTI_LSR_REG                 0x00000FB4     3       ro      0x00000003    Lock Status Register
CTI_ASR_REG                 0x00000FB8     4       ro      x             Authentication Status Register
CTI_DEVID_REG               0x00000FC8     20      ro      0x00040800    Device ID
CTI_DTIR_REG                0x00000FCC     8       ro      0x00000014    Device Type Identifier Register
CTI_PERIPHID4_REG           0x00000FD0     8       ro      0x00000004    Peripheral ID4
CTI_PERIPHID5_REG           0x00000FD4     8       ro      0x00000000    Peripheral ID5
CTI_PERIPHID6_REG           0x00000FD8     8       ro      0x00000000    Peripheral ID6
CTI_PERIPHID7_REG           0x00000FDC     8       ro      0x00000000    Peripheral ID7
CTI_PERIPHID0_REG           0x00000FE0     8       ro      0x00000006    Peripheral ID0
CTI_PERIPHID1_REG           0x00000FE4     8       ro      0x000000B9    Peripheral ID1
CTI_PERIPHID2_REG           0x00000FE8     8       ro      0x0000002B    Peripheral ID2
CTI_PERIPHID3_REG           0x00000FEC     8       ro      0x00000000    Peripheral ID3
CTI_COMPID0_REG             0x00000FF0     8       ro      0x0000000D    Component ID0
CTI_COMPID1_REG             0x00000FF4     8       ro      0x00000090    Component ID1
CTI_COMPID2_REG             0x00000FF8     8       ro      0x00000005    Component ID2
CTI_COMPID3_REG             0x00000FFC     8       ro      0x000000B1    Component ID3

                    <-----  ------>Register (CTI*) CTRL

Name                     CTI_CTRL_REG
Relative Address         0x00000000
Absolute Address         debug_cpu_cti0: 0xF8898000
                         debug_cpu_cti1: 0xF8899000
                         debug_cti_etb_tpiu: 0xF8802000
                         debug_cti_ftm: 0xF8809000
Width                    1 bits
Access Type              rw
Reset Value              0x00000000
Description              CTI Control Register

        Register CTI_CTRL_REG Details

       Field Name         Bits    Type    Reset Value                       Description
GLBEN                    0        rw     0x0              Enables or disables the ECT. When disabled, all
                                                          cross triggering mapping logic functionality is
                                                          disabled for this processor.

<-----  ------>Register (CTI*) INTACK    
Name                     CTI_INTACK_REG
Relative Address        0x00000010
Absolute Address        debug_cpu_cti0: 0xF8898010
                        debug_cpu_cti1: 0xF8899010
                        debug_cti_etb_tpiu: 0xF8802010
                        debug_cti_ftm: 0xF8809010
Width                   8 bits
Access Type             wo
Reset Value             0x00000000
Description             CTI Interrupt Acknowledge Register

        Register CTI_INTACK_REG Details

      Field Name         Bits    Type    Reset Value                        Description
INTACK                  7:0      wo     0x0              Acknowledges the corresponding CTI_TRIGOUT
                                                         output:
                                                         1 = CTI_TRIGOUT is acknowledged and is cleared
                                                         when MAPTRIGOUT is LOW.
                                                         0 = no effect
                                                         There is one bit of the register for each
                                                         CTI_TRIGOUT output.

                   <-----  ------>Register (CTI*) APPSET

Name                    CTI_APPSET_REG
Relative Address        0x00000014
Absolute Address        debug_cpu_cti0: 0xF8898014
                        debug_cpu_cti1: 0xF8899014
                        debug_cti_etb_tpiu: 0xF8802014
                        debug_cti_ftm: 0xF8809014
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Application Trigger Set Register

        Register CTI_APPSET_REG Details

      Field Name         Bits    Type    Reset Value                        Description
APPSET                  3:0      rw     0x0              Setting a bit HIGH generates a channel event for
                                                         the selected channel.
                                                         Read:
                                                         0 = application trigger inactive (reset)
                                                         1 = application trigger active.
                                                         Write:
                                                         0 = no effect
                                                         1 = generate channel event.
                                                         There is one bit of the register for each channel.

                   <-----  ------>Register (CTI*) APPCLEAR

Name                    CTI_APPCLEAR_REG
Relative Address        0x00000018
Absolute Address        debug_cpu_cti0: 0xF8898018
                        debug_cpu_cti1: 0xF8899018
                        debug_cti_etb_tpiu: 0xF8802018
                        debug_cti_ftm: 0xF8809018
Width                   4 bits
Access Type             wo
Reset Value             0x00000000
Description             CTI Application Trigger Clear Register

        Register CTI_APPCLEAR_REG Details

      Field Name         Bits    Type    Reset Value                        Description
APPCLEAR                3:0      wo     0x0              Clears corresponding bits in the CTI_APPSET
                                                         register.
                                                         1 = application trigger disabled in the CTI_APPSET
                                                         register
                                                         0 = no effect.
                                                         There is one bit of the register for each channel.

                   <-----  ------>Register (CTI*) APPPULSE

Name                    CTI_APPPULSE_REG
Relative Address        0x0000001C
Absolute Address        debug_cpu_cti0: 0xF889801C
                        debug_cpu_cti1: 0xF889901C
                        debug_cti_etb_tpiu: 0xF880201C
                        debug_cti_ftm: 0xF880901C
Width                   4 bits
Access Type             wo
Reset Value             0x00000000
Description             CTI Application Pulse Register

        Register CTI_APPPULSE_REG Details

      Field Name         Bits    Type    Reset Value                        Description
APPULSE                 3:0      wo     0x0              Setting a bit HIGH generates a channel event
                                                         pulse for the selected channel.
                                                         Write:
                                                         1 = channel event pulse generated for one
                                                         CTI_CLK period
                                                         0 = no effect.
                                                         There is one bit of the register for each channel.

                   <-----  ------>Register (CTI*) INEN0*
Name                    CTI_INEN0_REG
Relative Address        0x00000020
Absolute Address        debug_cpu_cti0: 0xF8898020
                        debug_cpu_cti1: 0xF8899020
                        debug_cti_etb_tpiu: 0xF8802020
                        debug_cti_ftm: 0xF8809020
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Trigger to Channel Enable 0 Register

        Register CTI_INEN0_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     3:0      rw     0x0              Enables a cross trigger event to the corresponding
                                                         channel when an CTI_TRIGIN is activated.
                                                         1 = enables the CTI_TRIGIN signal to generate an
                                                         event on the respective channel of the CTM.
                                                         There is one bit of the register for each of the four
                                                         channels. For example in register CTI_INEN0,
                                                         TRIGINEN[0] set to 1 enables CTI_TRIGIN onto
                                                         channel 0.
                                                         0 = disables the CTI_TRIGIN signal from
                                                         generating an event on the respective channel of
                                                         the CTM.

                   <-----  ------>Register (CTI*) INEN1*
Name                    CTI_INEN1_REG
Relative Address        0x00000024
Absolute Address        debug_cpu_cti0: 0xF8898024
                        debug_cpu_cti1: 0xF8899024
                        debug_cti_etb_tpiu: 0xF8802024
                        debug_cti_ftm: 0xF8809024
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Trigger to Channel Enable 1 Register

        Register CTI_INEN1_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     3:0      rw     0x0              Enables a cross trigger event to the corresponding
                                                         channel when an CTI_TRIGIN is activated.
                                                         1 = enables the CTI_TRIGIN signal to generate an
                                                         event on the respective channel of the CTM.
                                                         There is one bit of the register for each of the four
                                                         channels. For example in register CTI_INEN0,
                                                         TRIGINEN[0] set to 1 enables CTI_TRIGIN onto
                                                         channel 0.
                                                         0 = disables the CTI_TRIGIN signal from
                                                         generating an event on the respective channel of
                                                         the CTM.
                                                         
                   <-----  ------>Register (CTI*) INEN2*
Name                    CTI_INEN2_REG
Relative Address        0x00000028
Absolute Address        debug_cpu_cti0: 0xF8898028
                        debug_cpu_cti1: 0xF8899028
                        debug_cti_etb_tpiu: 0xF8802028
                        debug_cti_ftm: 0xF8809028
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Trigger to Channel Enable 2 Register

        Register CTI_INEN2_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     3:0      rw     0x0              Enables a cross trigger event to the corresponding
                                                         channel when an CTI_TRIGIN is activated.
                                                         1 = enables the CTI_TRIGIN signal to generate an
                                                         event on the respective channel of the CTM.
                                                         There is one bit of the register for each of the four
                                                         channels. For example in register CTI_INEN0,
                                                         TRIGINEN[0] set to 1 enables CTI_TRIGIN onto
                                                         channel 0.
                                                         0 = disables the CTI_TRIGIN signal from
                                                         generating an event on the respective channel of
                                                         the
                                                         CTM.

                   <-----  ------>Register (CTI*) INEN3*

Name                    CTI_INEN3_REG
Relative Address        0x0000002C
Absolute Address        debug_cpu_cti0: 0xF889802C
                        debug_cpu_cti1: 0xF889902C
                        debug_cti_etb_tpiu: 0xF880202C
                        debug_cti_ftm: 0xF880902C
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Trigger to Channel Enable 3 Register

        Register CTI_INEN3_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     3:0      rw     0x0              Enables a cross trigger event to the corresponding
                                                         channel when an CTI_TRIGIN is activated.
                                                         1 = enables the CTI_TRIGIN signal to generate an
                                                         event on the respective channel of the CTM.
                                                         There is one bit of the register for each of the four
                                                         channels. For example in register CTI_INEN0,
                                                         TRIGINEN[0] set to 1 enables CTI_TRIGIN onto
                                                         channel 0.
                                                         0 = disables the CTI_TRIGIN signal from
                                                         generating an event on the respective channel of
                                                         the CTM.

                   <-----  ------>Register (CTI*) INEN4*
Name                    CTI_INEN4_REG
Relative Address        0x00000030
Absolute Address        debug_cpu_cti0: 0xF8898030
                        debug_cpu_cti1: 0xF8899030
                        debug_cti_etb_tpiu: 0xF8802030
                        debug_cti_ftm: 0xF8809030
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Trigger to Channel Enable 4 Register

        Register CTI_INEN4_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     3:0      rw     0x0              Enables a cross trigger event to the corresponding
                                                         channel when an CTI_TRIGIN is activated.
                                                         1 = enables the CTI_TRIGIN signal to generate an
                                                         event on the respective channel of the CTM.
                                                         There is one bit of the register for each of the four
                                                         channels. For example in register CTI_INEN0,
                                                         TRIGINEN[0] set to 1 enables CTI_TRIGIN onto
                                                         channel 0.
                                                         0 = disables the CTI_TRIGIN signal from
                                                         generating an event on the respective channel of
                                                         the CTM.

                   <-----  ------>Register (CTI*) INEN5*
Name                    CTI_INEN5_REG
Relative Address        0x00000034
Absolute Address        debug_cpu_cti0: 0xF8898034
                        debug_cpu_cti1: 0xF8899034
                        debug_cti_etb_tpiu: 0xF8802034
                        debug_cti_ftm: 0xF8809034
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Trigger to Channel Enable 5 Register

        Register CTI_INEN5_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     3:0      rw     0x0              Enables a cross trigger event to the corresponding
                                                         channel when an CTI_TRIGIN is activated.
                                                         1 = enables the CTI_TRIGIN signal to generate an
                                                         event on the respective channel of the CTM.
                                                         There is one bit of the register for each of the four
                                                         channels. For example in register CTI_INEN0,
                                                         TRIGINEN[0] set to 1 enables CTI_TRIGIN onto
                                                         channel 0.
                                                         0 = disables the CTI_TRIGIN signal from
                                                         generating an event on the respective channel of
                                                         the CTM.

                   <-----  ------>Register (CTI*) INEN6*
Name                    CTI_INEN6_REG
Relative Address        0x00000038
Absolute Address        debug_cpu_cti0: 0xF8898038
                        debug_cpu_cti1: 0xF8899038
                        debug_cti_etb_tpiu: 0xF8802038
                        debug_cti_ftm: 0xF8809038
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Trigger to Channel Enable 6 Register
        
        Register CTI_INEN6_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     3:0      rw     0x0              Enables a cross trigger event to the corresponding
                                                         channel when an CTI_TRIGIN is activated.
                                                         1 = enables the CTI_TRIGIN signal to generate an
                                                         event on the respective channel of the CTM.
                                                         There is one bit of the register for each of the four
                                                         channels. For example in register CTI_INEN0,
                                                         TRIGINEN[0] set to 1 enables CTI_TRIGIN onto
                                                         channel 0.
                                                         0 = disables the CTI_TRIGIN signal from
                                                         generating an event on the respective channel of
                                                         the CTM.

                   <-----  ------>Register (CTI*) INEN7*
Name                    CTI_INEN7_REG
Relative Address        0x0000003C
Absolute Address        debug_cpu_cti0: 0xF889803C
                        debug_cpu_cti1: 0xF889903C
                        debug_cti_etb_tpiu: 0xF880203C
                        debug_cti_ftm: 0xF880903C
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Trigger to Channel Enable 7 Register

        Register CTI_INEN7_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     3:0      rw     0x0              Enables a cross trigger event to the corresponding
                                                         channel when an CTI_TRIGIN is activated.
                                                         1 = enables the CTI_TRIGIN signal to generate an
                                                         event on the respective channel of the CTM.
                                                         There is one bit of the register for each of the four
                                                         channels. For example in register CTI_INEN0,
                                                         TRIGINEN[0] set to 1 enables CTI_TRIGIN onto
                                                         channel 0.
                                                         0 = disables the CTI_TRIGIN signal from
                                                         generating an event on the respective channel of
                                                         the CTM.

                   <-----  ------>Register (CTI*) OUTEN0*
Name                    CTI_OUTEN0_REG
Relative Address        0x000000A0
Absolute Address        debug_cpu_cti0: 0xF88980A0
                        debug_cpu_cti1: 0xF88990A0
                        debug_cti_etb_tpiu: 0xF88020A0
                        debug_cti_ftm: 0xF88090A0
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Channel to Trigger Enable 0 Register

        Register CTI_OUTEN0_REG Details

      Field Name         Bits    Type    Reset Value                        Description
VAL                     3:0      rw     0x0              Changing the value of this bit from a 0 to a 1
                                                         enables a channel event for the corresponding
                                                         channel to generate an CTI_TRIGOUT output:
                                                         0 = the channel input (CTI_CHIN) from the CTM is
                                                         not routed to the CTI_TRIGOUT output
                                                         1 = the channel input (CTI_CHIN) from the CTM is
                                                         routed to the CTI_TRIGOUT output.
                                                         There is one bit for each of the four channels. For
                                                         example in register CTI_OUTEN0, enabling
                                                         bit 0 enables CTI_CHIN[0] to cause a trigger event
                                                         on the CTI_TRIGOUT[0] output.

                   <-----  ------>Register (CTI*) OUTEN1*
Name                    CTI_OUTEN1_REG
Relative Address        0x000000A4
Absolute Address        debug_cpu_cti0: 0xF88980A4
                        debug_cpu_cti1: 0xF88990A4
                        debug_cti_etb_tpiu: 0xF88020A4
                        debug_cti_ftm: 0xF88090A4
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Channel to Trigger Enable 1 Register
         
        Register CTI_OUTEN1_REG Details

      Field Name         Bits    Type    Reset Value                        Description
VAL                     3:0      rw     0x0              Changing the value of this bit from a 0 to a 1
                                                         enables a channel event for the corresponding
                                                         channel to generate an CTI_TRIGOUT output:
                                                         0 = the channel input (CTI_CHIN) from the CTM is
                                                         not routed to the CTI_TRIGOUT output
                                                         1 = the channel input (CTI_CHIN) from the CTM is
                                                         routed to the CTI_TRIGOUT output.
                                                         There is one bit for each of the four channels. For
                                                         example in register CTI_OUTEN0, enabling
                                                         bit 0 enables CTI_CHIN[0] to cause a trigger event
                                                         on the CTI_TRIGOUT[0] output.

                   <-----  ------>Register (CTI*) OUTEN2*
Name                    CTI_OUTEN2_REG
Relative Address        0x000000A8
Absolute Address        debug_cpu_cti0: 0xF88980A8
                        debug_cpu_cti1: 0xF88990A8
                        debug_cti_etb_tpiu: 0xF88020A8
                        debug_cti_ftm: 0xF88090A8
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Channel to Trigger Enable 2 Register

        Register CTI_OUTEN2_REG Details

      Field Name         Bits    Type    Reset Value                        Description
VAL                     3:0      rw     0x0              Changing the value of this bit from a 0 to a 1
                                                         enables a channel event for the corresponding
                                                         channel to generate an CTI_TRIGOUT output:
                                                         0 = the channel input (CTI_CHIN) from the CTM is
                                                         not routed to the CTI_TRIGOUT output
                                                         1 = the channel input (CTI_CHIN) from the CTM is
                                                         routed to the CTI_TRIGOUT output.
                                                         There is one bit for each of the four channels. For
                                                         example in register CTI_OUTEN0, enabling
                                                         bit 0 enables CTI_CHIN[0] to cause a trigger event
                                                         on the CTI_TRIGOUT[0] output.

                   <-----  ------>Register (CTI*) OUTEN3*
Name                    CTI_OUTEN3_REG
Relative Address        0x000000AC
Absolute Address        debug_cpu_cti0: 0xF88980AC
                        debug_cpu_cti1: 0xF88990AC
                        debug_cti_etb_tpiu: 0xF88020AC
                        debug_cti_ftm: 0xF88090AC
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Channel to Trigger Enable 3 Register

        Register CTI_OUTEN3_REG Details

      Field Name         Bits    Type    Reset Value                        Description
VAL                     3:0      rw     0x0              Changing the value of this bit from a 0 to a 1
                                                         enables a channel event for the corresponding
                                                         channel to generate an CTI_TRIGOUT output:
                                                         0 = the channel input (CTI_CHIN) from the CTM is
                                                         not routed to the CTI_TRIGOUT output
                                                         1 = the channel input (CTI_CHIN) from the CTM is
                                                         routed to the CTI_TRIGOUT output.
                                                         There is one bit for each of the four channels. For
                                                         example in register CTI_OUTEN0, enabling
                                                         bit 0 enables CTI_CHIN[0] to cause a trigger event
                                                         on the CTI_TRIGOUT[0] output.

                   <-----  ------>Register (CTI*) OUTEN4*

Name                    CTI_OUTEN4_REG
Relative Address        0x000000B0
Absolute Address        debug_cpu_cti0: 0xF88980B0
                        debug_cpu_cti1: 0xF88990B0
                        debug_cti_etb_tpiu: 0xF88020B0
                        debug_cti_ftm: 0xF88090B0
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Channel to Trigger Enable 4 Register

        Register CTI_OUTEN4_REG Details

      Field Name         Bits    Type    Reset Value                        Description
VAL                     3:0      rw     0x0              Changing the value of this bit from a 0 to a 1
                                                         enables a channel event for the corresponding
                                                         channel to generate an CTI_TRIGOUT output:
                                                         0 = the channel input (CTI_CHIN) from the CTM is
                                                         not routed to the CTI_TRIGOUT output
                                                         1 = the channel input (CTI_CHIN) from the CTM is
                                                         routed to the CTI_TRIGOUT output.
                                                         There is one bit for each of the four channels. For
                                                         example in register CTI_OUTEN0, enabling
                                                         bit 0 enables CTI_CHIN[0] to cause a trigger event
                                                         on the CTI_TRIGOUT[0] output.

                   <-----  ------>Register (CTI*) OUTEN5*

Name                    CTI_OUTEN5_REG
Relative Address        0x000000B4
Absolute Address        debug_cpu_cti0: 0xF88980B4
                        debug_cpu_cti1: 0xF88990B4
                        debug_cti_etb_tpiu: 0xF88020B4
                        debug_cti_ftm: 0xF88090B4
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Channel to Trigger Enable 5 Register

        Register CTI_OUTEN5_REG Details

      Field Name         Bits    Type    Reset Value                        Description
VAL                     3:0      rw     0x0              Changing the value of this bit from a 0 to a 1
                                                         enables a channel event for the corresponding
                                                         channel to generate an CTI_TRIGOUT output:
                                                         0 = the channel input (CTI_CHIN) from the CTM is
                                                         not routed to the CTI_TRIGOUT output
                                                         1 = the channel input (CTI_CHIN) from the CTM is
                                                         routed to the CTI_TRIGOUT output.
                                                         There is one bit for each of the four channels. For
                                                         example in register CTI_OUTEN0, enabling
                                                         bit 0 enables CTI_CHIN[0] to cause a trigger event
                                                         on the CTI_TRIGOUT[0] output.

                   <-----  ------>Register (CTI*) OUTEN6*
Name                    CTI_OUTEN6_REG
Relative Address        0x000000B8
Absolute Address        debug_cpu_cti0: 0xF88980B8
                        debug_cpu_cti1: 0xF88990B8
                        debug_cti_etb_tpiu: 0xF88020B8
                        debug_cti_ftm: 0xF88090B8
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Channel to Trigger Enable 6 Register

        Register CTI_OUTEN6_REG Details

      Field Name         Bits    Type    Reset Value                        Description
VAL                     3:0      rw     0x0              Changing the value of this bit from a 0 to a 1
                                                         enables a channel event for the corresponding
                                                         channel to generate an CTI_TRIGOUT output:
                                                         0 = the channel input (CTI_CHIN) from the CTM is
                                                         not routed to the CTI_TRIGOUT output
                                                         1 = the channel input (CTI_CHIN) from the CTM is
                                                         routed to the CTI_TRIGOUT output.
                                                         There is one bit for each of the four channels. For
                                                         example in register CTI_OUTEN0, enabling
                                                         bit 0 enables CTI_CHIN[0] to cause a trigger event
                                                         on the CTI_TRIGOUT[0] output.

                   <-----  ------>Register (CTI*) OUTEN7*
Name                    CTI_OUTEN7_REG
Relative Address        0x000000BC
Absolute Address        debug_cpu_cti0: 0xF88980BC
                        debug_cpu_cti1: 0xF88990BC
                        debug_cti_etb_tpiu: 0xF88020BC
                        debug_cti_ftm: 0xF88090BC
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             CTI Channel to Trigger Enable 7 Register

        Register CTI_OUTEN7_REG Details

      Field Name         Bits    Type     Reset Value                       Description
VAL                     3:0      rw      0x0             Changing the value of this bit from a 0 to a 1
                                                         enables a channel event for the corresponding
                                                         channel to generate an CTI_TRIGOUT output:
                                                         0 = the channel input (CTI_CHIN) from the CTM is
                                                         not routed to the CTI_TRIGOUT output
                                                         1 = the channel input (CTI_CHIN) from the CTM is
                                                         routed to the CTI_TRIGOUT output.
                                                         There is one bit for each of the four channels. For
                                                         example in register CTI_OUTEN0, enabling
                                                         bit 0 enables CTI_CHIN[0] to cause a trigger event
                                                         on the CTI_TRIGOUT[0] output.

                   <-----  ------>Register (CTI*) TRIGINSTATUS

Name                    CTI_TRIGINSTATUS_REG
Relative Address        0x00000130
Absolute Address        debug_cpu_cti0: 0xF8898130
                        debug_cpu_cti1: 0xF8899130
                        debug_cti_etb_tpiu: 0xF8802130
                        debug_cti_ftm: 0xF8809130
Width                   8 bits
Access Type             ro
Reset Value             x
Description             CTI Trigger In Status Register

        Register CTI_TRIGINSTATUS_REG Details

      Field Name         Bits    Type     Reset Value                       Description
TRIGINSTATUS            7:0      ro      x               Shows the status of the CTI_TRIGIN inputs:
                                                         1 = CTI_TRIGIN is active
                                                         0 = CTI_TRIGIN is inactive.
                                                         Because the register provides a view of the raw
                                                         CTI_TRIGIN inputs, the reset value is
                                                         unknown. There is one bit of the register for each
                                                         trigger input.

                   <-----  ------>Register (CTI*) TRIGOUTSTATUS

Name                    CTI_TRIGOUTSTATUS_REG
Relative Address        0x00000134
Absolute Address        debug_cpu_cti0: 0xF8898134
                        debug_cpu_cti1: 0xF8899134
                        debug_cti_etb_tpiu: 0xF8802134
                        debug_cti_ftm: 0xF8809134
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             CTI Trigger Out Status Register

        Register CTI_TRIGOUTSTATUS_REG Details

      Field Name         Bits    Type    Reset Value                         Description
TRIGOUTSTATUS           7:0      ro     0x0               Shows the status of the CTI_TRIGOUT outputs.
                                                          1 = CTI_TRIGOUT is active
                                                          0 = CTI_TRIGOUT is inactive (reset).
                                                          There is one bit of the register for each trigger
                                                          output.

                   <-----  ------>Register (CTI*) CHINSTATUS

Name                    CTI_CHINSTATUS_REG
Relative Address        0x00000138
Absolute Address        debug_cpu_cti0: 0xF8898138
                        debug_cpu_cti1: 0xF8899138
                        debug_cti_etb_tpiu: 0xF8802138
                        debug_cti_ftm: 0xF8809138
Width                   4 bits
Access Type             ro
Reset Value             x
Description             CTI Channel In Status Register

        Register CTI_CHINSTATUS_REG Details

      Field Name         Bits    Type    Reset Value                         Description
CHINSTATUS              3:0      ro     x                 Shows the status of the CTI_CHIN inputs:
                                                          1 = CTI_CHIN is active
                                                          0 = CTI_CHIN is inactive.
                                                          Because the register provides a view of the raw
                                                          CTI_CHIN inputs from the CTM, the reset
                                                          value is unknown. There is one bit of the register
                                                          for each channel input.

                   <-----  ------>Register (CTI*) CHOUTSTATUS
Name                    CTI_CHOUTSTATUS_REG
Relative Address        0x0000013C
Absolute Address        debug_cpu_cti0: 0xF889813C
                        debug_cpu_cti1: 0xF889913C
                        debug_cti_etb_tpiu: 0xF880213C
                        debug_cti_ftm: 0xF880913C
Width                   4 bits
Access Type             ro
Reset Value             0x00000000
Description             CTI Channel Out Status Register

        Register CTI_CHOUTSTATUS_REG Details

      Field Name         Bits    Type    Reset Value                          Description
CHOUTSTATUS             3:0      ro     0x0                Shows the status of the CTI_CHOUT outputs.
                                                           1 = CTI_CHOUT is active
                                                           0 = CTI_CHOUT is inactive (reset).
                                                           There is one bit of the register for each channel
                                                           output.

                   <-----  ------>Register (CTI*) GATE*
Name                    CTI_GATE_REG
Relative Address        0x00000140
Absolute Address        debug_cpu_cti0: 0xF8898140
                        debug_cpu_cti1: 0xF8899140
                        debug_cti_etb_tpiu: 0xF8802140
                        debug_cti_ftm: 0xF8809140
Width                   4 bits
Access Type             rw
Reset Value             0x0000000F
Description             Enable CTI Channel Gate Register

        Register CTI_GATE_REG Details

      Field Name         Bits    Type    Reset Value                          Description
GATEEN3                 3        rw     0x1                Enable CTI_CHOUT3.
GATEEN2                 2        rw     0x1                Enable CTI_CHOUT2.
GATEEN1                 1        rw     0x1                Enable CTI_CHOUT1.
GATEEN0                 0        rw     0x1                Enable CTI_CHOUT0.

                   <-----  ------>Register (CTI*) ASICCTL*

Name                    CTI_ASICCTL_REG
Relative Address        0x00000144
Absolute Address        debug_cpu_cti0: 0xF8898144
                        debug_cpu_cti1: 0xF8899144
                        debug_cti_etb_tpiu: 0xF8802144
                        debug_cti_ftm: 0xF8809144
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             External Multiplexor Control Register

        Register CTI_ASICCTL_REG Details

      Field Name         Bits    Type    Reset Value                       Description
VAL                     7:0      rw     0x0              Implementation defined ASIC control, value
                                                         written to the register is output on ASICCTL[7:0].

                   <-----  ------>Register (CTI*) CTI_ITCHINACK

Name                    CTI_ITCHINACK_REG
Relative Address        0x00000EDC
Absolute Address        debug_cpu_cti0: 0xF8898EDC
                        debug_cpu_cti1: 0xF8899EDC
                        debug_cti_etb_tpiu: 0xF8802EDC
                        debug_cti_ftm: 0xF8809EDC
Width                   4 bits
Access Type             wo
Reset Value             0x00000000
Description             ITCHINACK Register

        Register CTI_ITCHINACK_REG Details

      Field Name         Bits    Type    Reset Value                       Description
CHINACK               3:0      wo     0x0              Set the value of the CTCHINACK outputs
                                                                              

                   <-----  ------>Register (CTI*) ITTRIGINACK*

Name                    CTI_ITTRIGINACK_REG
Relative Address        0x00000EE0
Absolute Address        debug_cpu_cti0: 0xF8898EE0
                        debug_cpu_cti1: 0xF8899EE0
                        debug_cti_etb_tpiu: 0xF8802EE0
                        debug_cti_ftm: 0xF8809EE0
Width                   8 bits
Access Type             wo
Reset Value             0x00000000
Description             ITTRIGINACK Register

        Register CTI_ITTRIGINACK_REG Details

      Field Name         Bits    Type   Reset Value                      Description
VAL                      7:0      wo     0x0              Set the value of the CTTRIGINACK outputs

                   <-----  ------>Register (CTI*) ITCHOUT*

Name                    CTI_ITCHOUT_REG
Relative Address        0x00000EE4
Absolute Address        debug_cpu_cti0: 0xF8898EE4
                        debug_cpu_cti1: 0xF8899EE4
                        debug_cti_etb_tpiu: 0xF8802EE4
                        debug_cti_ftm: 0xF8809EE4
Width                   4 bits
Access Type             wo
Reset Value             0x00000000
Description             ITCHOUT Register

        Register CTI_ITCHOUT_REG Details

      Field Name         Bits    Type   Reset Value                      Description
VAL                      3:0      wo     0x0              Set the value of the CTCHOUT outputs

                   <-----  ------>Register (CTI*) ITTRIGOUT*
Name                    CTI_ITTRIGOUT_REG
Relative Address        0x00000EE8
Absolute Address        debug_cpu_cti0: 0xF8898EE8
                        debug_cpu_cti1: 0xF8899EE8
                        debug_cti_etb_tpiu: 0xF8802EE8
                        debug_cti_ftm: 0xF8809EE8
Width                   8 bits
Access Type             wo
Reset Value             0x00000000
Description             ITTRIGOUT Register

        Register CTI_ITTRIGOUT_REG Details

      Field Name         Bits    Type   Reset Value                      Description
VAL                     7:0      wo     0x0              Set the value of the CTTRIGOUT outputs

                   <-----  ------>Register (CTI*) ITCHOUTACK*

Name                    CTI_ITCHOUTACK_REG
Relative Address        0x00000EEC
Absolute Address        debug_cpu_cti0: 0xF8898EEC
                        debug_cpu_cti1: 0xF8899EEC
                        debug_cti_etb_tpiu: 0xF8802EEC
                        debug_cti_ftm: 0xF8809EEC
Width                   4 bits
Access Type             ro
Reset Value             0x00000000
Description             ITCHOUTACK Register

        Register CTI_ITCHOUTACK_REG Details

      Field Name         Bits    Type   Reset Value                      Description
VAL                      3:0      ro     0x0              Read the values of the CTCHOUTACK inputs

                   <-----  ------>Register (CTI*) ITTRIGOUTACK*

Name                    CTI_ITTRIGOUTACK_REG
Relative Address        0x00000EF0
Absolute Address        debug_cpu_cti0: 0xF8898EF0
                        debug_cpu_cti1: 0xF8899EF0
                        debug_cti_etb_tpiu: 0xF8802EF0
                        debug_cti_ftm: 0xF8809EF0
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             ITTRIGOUTACK Register

        Register CTI_ITTRIGOUTACK_REG Details

      Field Name         Bits    Type     Reset Value                     Description
VAL                      7:0      ro       0x0            Read the values of the CTTRIGOUTACK inputs

                   <-----  ------>Register (CTI*) ITCHIN*

Name                    CTI_ITCHIN_REG
Relative Address        0x00000EF4
Absolute Address        debug_cpu_cti0: 0xF8898EF4
                        debug_cpu_cti1: 0xF8899EF4
                        debug_cti_etb_tpiu: 0xF8802EF4
                        debug_cti_ftm: 0xF8809EF4
Width                   4 bits
Access Type             ro
Reset Value             0x00000000
Description             ITCHIN Register

        Register CTI_ITCHIN_REG Details

      Field Name         Bits    Type     Reset Value                     Description
VAL                     3:0      ro       0x0            Read the values of the CTCHIN inputs

                   <-----  ------>Register (CTI*) CTI_ITTRIGIN

Name                    CTI_ITTRIGIN_REG
Relative Address        0x00000EF8
Absolute Address        debug_cpu_cti0: 0xF8898EF8
                        debug_cpu_cti1: 0xF8899EF8
                        debug_cti_etb_tpiu: 0xF8802EF8
                        debug_cti_ftm: 0xF8809EF8
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             ITTRIGIN Register

        Register CTI_ITTRIGIN_REG Details

      Field Name         Bits    Type     Reset Value                      Description
TRIGIN                7:0      ro      0x0             Read the values of the CTTRIGIN inputs

                   <-----  ------>Register (CTI*) ITCTRL*

Name                    CTI_ITCTRL_REG
Relative Address        0x00000F00
Absolute Address        debug_cpu_cti0: 0xF8898F00
                        debug_cpu_cti1: 0xF8899F00
                        debug_cti_etb_tpiu: 0xF8802F00
                        debug_cti_ftm: 0xF8809F00
Width                   1 bits
Access Type             rw
Reset Value             0x00000000
Description             IT Control Register

        Register CTI_ITCTRL_REG Details

      Field Name         Bits    Type     Reset Value               Description
VAL                      0        rw      0x0             Enable IT Registers

                   <-----  ------>Register (CTI*) CTSR*

Name                    CTI_CTSR_REG
Relative Address        0x00000FA0
Absolute Address        debug_cpu_cti0: 0xF8898FA0
                        debug_cpu_cti1: 0xF8899FA0
                        debug_cti_etb_tpiu: 0xF8802FA0
                        debug_cti_ftm: 0xF8809FA0
Width                   4 bits
Access Type             rw
Reset Value             0x0000000F
Description             Claim Tag Set Register

        Register CTI_CTSR_REG Details

      Field Name         Bits    Type    Reset Value                         Description
SET                     3:0      rw     0xF               The claim tag register is used for any
                                                          interrogating tools to determine if the device is
                                                          being programmed or has been programmed.
                                                          Read:
                                                          1= Claim tag is implemented, 0 = Claim tag is not
                                                          implemented
                                                          Write:
                                                          1= Set claim tag bit, 0= No effect

                   <-----  ------>Register (CTI*) CTCR*

Name                    CTI_CTCR_REG
Relative Address        0x00000FA4
Absolute Address        debug_cpu_cti0: 0xF8898FA4
                        debug_cpu_cti1: 0xF8899FA4
                        debug_cti_etb_tpiu: 0xF8802FA4
                        debug_cti_ftm: 0xF8809FA4
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             Claim Tag Clear Register

        Register CTI_CTCR_REG Details

      Field Name         Bits    Type    Reset Value                         Description
CLEAR                   3:0      rw     0x0               The claim tag register is used for any
                                                          interrogating tools to determine if the device is
                                                          being programmed or has been programmed.
                                                          Read: Current value of claim tag.
                                                          Write: 1= Clear claim tag bit, 0= No effect

                   <-----  ------>Register (CTI*) LAR*

Name                    CTI_LAR_REG
Relative Address        0x00000FB0
Absolute Address        debug_cpu_cti0: 0xF8898FB0
                        debug_cpu_cti1: 0xF8899FB0
                        debug_cti_etb_tpiu: 0xF8802FB0
                        debug_cti_ftm: 0xF8809FB0
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Lock Access Register

        Register CTI_LAR_REG Details

      Field Name         Bits     Type   Reset Value                        Description
KEY                     31:0      wo     0x0             Write Access Code.
                                                         Write behavior depends on PADDRDBG31 pin:
                                                         - PADDRDBG31=0 (lower 2GB):
                                                         After reset (via PRESETDBGn), CTI is locked, i.e.,
                                                         writes to all other registers using lower 2GB
                                                         addresses are ignored.
                                                         To unlock, 0xC5ACCE55 must be written this
                                                         register.
                                                         After the required registers are written, to lock
                                                         again, write a value other than 0xC5ACCE55 to
                                                         this register.
                                                         - PADDRDBG31=1 (upper 2GB):
                                                         CTI is unlocked when upper 2GB addresses are
                                                         used to write to all the registers.
                                                         However, write to this register is ignored using a
                                                         upper 2GB address!
                                                         Note: read from this register always returns 0,
                                                         regardless of PADDRDBG31.

                   <-----  ------>Register (CTI*) LSR*

Name                    CTI_LSR_REG
Relative Address        0x00000FB4
Absolute Address        debug_cpu_cti0: 0xF8898FB4
                        debug_cpu_cti1: 0xF8899FB4
                        debug_cti_etb_tpiu: 0xF8802FB4
                        debug_cti_ftm: 0xF8809FB4
Width                   3 bits
Access Type             ro
Reset Value             0x00000003
Description             Lock Status Register

        Register CTI_LSR_REG Details

       Field Name         Bits    Type    Reset Value                         Description
8BIT                     2        ro     0x0              Set to 0 since CTI implements a 32-bit lock access
                                                          register
STATUS                   1        ro     0x1              Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          When a lower 2GB address is used to read this
                                                          register, this bit indicates whether CTI is in locked
                                                          state
                                                          (1= locked, 0= unlocked).
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0.
IMP                      0        ro     0x1              Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          always returns 1, meaning lock mechanism are
                                                          implemented.
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0, meaning lock mechanism is
                                                          NOT implemented.

                    <-----  ------>Register (CTI*) ASR*

Name                     CTI_ASR_REG
Relative Address         0x00000FB8
Absolute Address         debug_cpu_cti0: 0xF8898FB8
                         debug_cpu_cti1: 0xF8899FB8
                         debug_cti_etb_tpiu: 0xF8802FB8
                         debug_cti_ftm: 0xF8809FB8
Width                    4 bits
Access Type              ro
Reset Value              x
Description              Authentication Status Register

        Register CTI_ASR_REG Details

       Field Name         Bits    Type    Reset Value                         Description
NIDEN                    3        ro     x                Current value of noninvasive debug enable
                                                          signals
NIDEN_CTL                2        ro     0x1              Non-invasive debug controlled
IDEN                     1        ro     x                Current value of invasive debug enable signals
IDEN_CTL                 0        ro     0x1              Invasive debug controlled

                   <-----  ------>Register (CTI*) DEVID*

Name                    CTI_DEVID_REG
Relative Address        0x00000FC8
Absolute Address        debug_cpu_cti0: 0xF8898FC8
                        debug_cpu_cti1: 0xF8899FC8
                        debug_cti_etb_tpiu: 0xF8802FC8
                        debug_cti_ftm: 0xF8809FC8
Width                   20 bits
Access Type             ro
Reset Value             0x00040800
Description             Device ID

         Register CTI_DEVID_REG Details

      Field Name         Bits     Type    Reset Value                       Description
NumChan                 19:16     ro     0x4              Number of channels available
NumTrig                 15:8      ro     0x8              Number of triggers available
reserved                7:5       ro     0x0              reserved
ExtMux                  4:0       ro     0x0              no external muxing

                   <-----  ------>Register (CTI*) DTIR*

Name                    CTI_DTIR_REG
Relative Address        0x00000FCC
Absolute Address        debug_cpu_cti0: 0xF8898FCC
                        debug_cpu_cti1: 0xF8899FCC
                        debug_cti_etb_tpiu: 0xF8802FCC
                        debug_cti_ftm: 0xF8809FCC
Width                   8 bits
Access Type             ro
Reset Value             0x00000014
Description             Device Type Identifier Register

         Register CTI_DTIR_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     7:0       ro     0x14             major type is a debug control logic component,
                                                          sub-type is cross trigger

                   <-----  ------>Register (CTI*) PERIPHID4*

Name                    CTI_PERIPHID4_REG
Relative Address        0x00000FD0
Absolute Address        debug_cpu_cti0: 0xF8898FD0
                        debug_cpu_cti1: 0xF8899FD0
                        debug_cti_etb_tpiu: 0xF8802FD0
                        debug_cti_ftm: 0xF8809FD0
Width                   8 bits
Access Type             ro
Reset Value             0x00000004
Description             Peripheral ID4

        Register CTI_PERIPHID4_REG Details

      Field Name         Bits    Type    Reset Value                       Description
4KB_count               7:4      ro      0x0             4KB Count, set to 0
JEP106ID                3:0      ro      0x4             JEP106 continuation code

                   <-----  ------>Register (CTI*) PERIPHID5*

Name                    CTI_PERIPHID5_REG
Relative Address        0x00000FD4
Absolute Address        debug_cpu_cti0: 0xF8898FD4
                        debug_cpu_cti1: 0xF8899FD4
                        debug_cti_etb_tpiu: 0xF8802FD4
                        debug_cti_ftm: 0xF8809FD4
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID5

        Register CTI_PERIPHID5_REG Details

      Field Name         Bits    Type    Reset Value                       Description
VAL                        7:0      ro      0x0             reserved

<-----  ------>Register (CTI*) PERIPHID6*    
Name                    CTI_PERIPHID6_REG
Relative Address        0x00000FD8
Absolute Address        debug_cpu_cti0: 0xF8898FD8
                        debug_cpu_cti1: 0xF8899FD8
                        debug_cti_etb_tpiu: 0xF8802FD8
                        debug_cti_ftm: 0xF8809FD8
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID6

        Register CTI_PERIPHID6_REG Details

      Field Name         Bits    Type    Reset Value                Description
VAL                       7:0      ro      0x0             reserved

                   <-----  ------>Register (CTI*) PERIPHID7*
Name                    CTI_PERIPHID7_REG
Relative Address        0x00000FDC
Absolute Address        debug_cpu_cti0: 0xF8898FDC
                        debug_cpu_cti1: 0xF8899FDC
                        debug_cti_etb_tpiu: 0xF8802FDC
                        debug_cti_ftm: 0xF8809FDC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID7

        Register CTI_PERIPHID7_REG Details

      Field Name         Bits    Type    Reset Value                Description
VAL                       7:0      ro      0x0             reserved

                   <-----  ------>Register (CTI*) PERIPHID0*

Name                    CTI_PERIPHID0_REG
Relative Address        0x00000FE0

Absolute Address        debug_cpu_cti0: 0xF8898FE0
                        debug_cpu_cti1: 0xF8899FE0
                        debug_cti_etb_tpiu: 0xF8802FE0
                        debug_cti_ftm: 0xF8809FE0
Width                   8 bits
Access Type             ro
Reset Value             0x00000006
Description             Peripheral ID0

        Register CTI_PERIPHID0_REG Details

      Field Name         Bits    Type    Reset Value                       Description
VAL                      7:0      ro      0x6             PartNumber0

                   <-----  ------>Register (CTI*) PERIPHID1*

Name                    CTI_PERIPHID1_REG
Relative Address        0x00000FE4
Absolute Address        debug_cpu_cti0: 0xF8898FE4
                        debug_cpu_cti1: 0xF8899FE4
                        debug_cti_etb_tpiu: 0xF8802FE4
                        debug_cti_ftm: 0xF8809FE4
Width                   8 bits
Access Type             ro
Reset Value             0x000000B9
Description             Peripheral ID1

        Register CTI_PERIPHID1_REG Details

      Field Name         Bits    Type    Reset Value                       Description
JEP106ID                7:4      ro      0xB             JEP106 Identity Code [3:0]
PartNumber1             3:0      ro      0x9             PartNumber1

                   <-----  ------>Register (CTI*) CTI_PERIPHID2*

Name                    CTI_PERIPHID2_REG
Relative Address        0x00000FE8
Absolute Address        debug_cpu_cti0: 0xF8898FE8
                        debug_cpu_cti1: 0xF8899FE8
                        debug_cti_etb_tpiu: 0xF8802FE8
                        debug_cti_ftm: 0xF8809FE8
Width                   8 bits
Access Type             ro
Reset Value             0x0000002B
Description             Peripheral ID2

        Register CTI_PERIPHID2_REG Details

      Field Name         Bits    Type    Reset Value                       Description
RevNum                  7:4      ro      0x2             Revision number of Peripheral
JEDEC                   3        ro      0x1             Indicates that a JEDEC assigned value is used
JEP106ID                2:0      ro      0x3             JEP106 Identity Code [6:4]

                   <-----  ------>Register (CTI*) CTI_PERIPHID3*

Name                    CTI_PERIPHID3_REG
Relative Address        0x00000FEC
Absolute Address        debug_cpu_cti0: 0xF8898FEC
                        debug_cpu_cti1: 0xF8899FEC
                        debug_cti_etb_tpiu: 0xF8802FEC
                        debug_cti_ftm: 0xF8809FEC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID3

        Register CTI_PERIPHID3_REG Details

      Field Name         Bits    Type    Reset Value                       Description
RevAnd                  7:4      ro      0x0             RevAnd, at top level
CustMod                 3:0      ro      0x0             Customer Modified

                   <-----  ------>Register (CTI*) COMPID0*

Name                    CTI_COMPID0_REG
Relative Address        0x00000FF0
Absolute Address        debug_cpu_cti0: 0xF8898FF0
                        debug_cpu_cti1: 0xF8899FF0
                        debug_cti_etb_tpiu: 0xF8802FF0
                        debug_cti_ftm: 0xF8809FF0
Width                   8 bits
Access Type             ro
Reset Value             0x0000000D
Description             Component ID0

        Register CTI_COMPID0_REG Details

      Field Name         Bits    Type    Reset Value                Description
VAL                      7:0      ro     0xD              Preamble

                   <-----  ------>Register (CTI*) COMPID1*

Name                    CTI_COMPID1_REG
Relative Address        0x00000FF4
Absolute Address        debug_cpu_cti0: 0xF8898FF4
                        debug_cpu_cti1: 0xF8899FF4
                        debug_cti_etb_tpiu: 0xF8802FF4
                        debug_cti_ftm: 0xF8809FF4
Width                   8 bits
Access Type             ro
Reset Value             0x00000090
Description             Component ID1

        Register CTI_COMPID1_REG Details

      Field Name         Bits    Type    Reset Value                Description
VAL                      7:0      ro     0x90             Preamble

                   <-----  ------>Register (CTI*) COMPID2*

Name                    CTI_COMPID2_REG
Relative Address        0x00000FF8
Absolute Address        debug_cpu_cti0: 0xF8898FF8
                        debug_cpu_cti1: 0xF8899FF8
                        debug_cti_etb_tpiu: 0xF8802FF8
                        debug_cti_ftm: 0xF8809FF8

Width                   8 bits
Access Type             ro
Reset Value             0x00000005
Description             Component ID2

        Register CTI_COMPID2_REG Details

      Field Name         Bits    Type   Reset Value       Description
VAL                      7:0      ro     0x5              Preamble

                   <-----  ------>Register (CTI*) COMPID3*
Name                    CTI_COMPID3_REG
Relative Address        0x00000FFC
Absolute Address        debug_cpu_cti0: 0xF8898FFC
                        debug_cpu_cti1: 0xF8899FFC
                        debug_cti_etb_tpiu: 0xF8802FFC
                        debug_cti_ftm: 0xF8809FFC
Width                   8 bits
Access Type             ro
Reset Value             0x000000B1
Description             Component ID3

        Register CTI_COMPID3_REG Details

      Field Name         Bits    Type   Reset Value                 Description
VAL                      7:0      ro     0xB1             Preamble

<---- 
<====    ====>B.8 Performance Monitor Unit (CORTEXA9_PMU)
MODULE NAME             CORTEXA9_PMU     
Base Address            0xF8891000 debug_cpu_pmu0
                        0xF8893000 debug_cpu_pmu1
Suffixes                CPU0 CPU1
Description             Cortex A9 Performance Monitoring Unit
Vendor Info             ARM

                 Register Summary

    Register Name         Address      Width    Type    Reset Value             Description
PMXEVCNTR0_REG            0x00000000     32      rw      x              PMU event counter 0
PMXEVCNTR1_REG            0x00000004     32      rw      x              PMU event counter 1
PMXEVCNTR2_REG            0x00000008     32      rw      x              PMU event counter 2
PMXEVCNTR3_REG            0x0000000C     32      rw      x              PMU event counter 3
PMXEVCNTR4_REG            0x00000010     32      rw      x              PMU event counter 4
PMXEVCNTR5_REG            0x00000014     32      rw      x              PMU event counter 5
PMCCNTR_REG               0x0000007C     32      rw      x              pmccntr
PMXEVTYPER0_REG           0x00000400     32      rw      x              pmevtyper0
PMXEVTYPER1_REG           0x00000404     32      rw      x              pmevtyper1
PMXEVTYPER2_REG           0x00000408     32      rw      x              pmevtyper2
PMXEVTYPER3_REG           0x0000040C     32      rw      x              pmevtyper3
PMXEVTYPER4_REG           0x00000410     32      rw      x              pmevtyper4
PMXEVTYPER5_REG           0x00000414     32      rw      x              pmevtyper5
PMCNTENSET_REG            0x00000C00     32      rw      0x00000000     pmcntenset
PMCNTENCLR_REG            0x00000C20     32      rw      0x00000000     pmcntenclr
PMINTENSET_REG            0x00000C40     32      rw      0x00000000     pmintenset
PMINTENCLR_REG            0x00000C60     32      rw      0x00000000     pmintenclr
PMOVSR_REG                0x00000C80     32      rw      x              pmovsr
PMSWINC_REG               0x00000CA0     32      wo      x              pmswinc
PMCR_REG                  0x00000E04     32      rw      0x41093000     pmcr
PMUSERENR_REG             0x00000E08     32      rw      0x00000000     pmuserenr

                   <-----  ------>Register (PMU*) PMXEVCNTR0

Name                    PMXEVCNTR0_REG
Relative Address        0x00000000
Absolute Address        debug_cpu_pmu0: 0xF8891000
                        debug_cpu_pmu1: 0xF8893000
Width                   32 bits
Access Type             rw
Reset Value             x
Description             PMU event counter 0

        Register PMXEVCNTR0_REG Details

      Field Name         Bits     Type   Reset Value                   Description
PMXEVCNTR0              31:0      rw     x             PMU event counter 0

                   <-----  ------>Register (PMU*) PMXEVCNTR1

Name                    PMXEVCNTR1_REG
Relative Address        0x00000004
Absolute Address        debug_cpu_pmu0: 0xF8891004
                        debug_cpu_pmu1: 0xF8893004
Width                   32 bits
Access Type             rw
Reset Value             x
Description             PMU event counter 1

        Register PMXEVCNTR1_REG Details

      Field Name         Bits     Type   Reset Value                   Description
PMXEVCNTR1              31:0      rw     x             PMU event counter 1

                   <-----  ------>Register (PMU*) PMXEVCNTR2

Name                    PMXEVCNTR2_REG
Relative Address        0x00000008
Absolute Address        debug_cpu_pmu0: 0xF8891008
                        debug_cpu_pmu1: 0xF8893008
Width                   32 bits

Access Type             rw
Reset Value             x
Description             PMU event counter 2

        Register PMXEVCNTR2_REG Details

      Field Name         Bits     Type   Reset Value                   Description
PMXEVCNTR2              31:0      rw     x             PMU event counter 2

                   <-----  ------>Register (PMU*) PMXEVCNTR3

Name                    PMXEVCNTR3_REG
Relative Address        0x0000000C
Absolute Address        debug_cpu_pmu0: 0xF889100C
                        debug_cpu_pmu1: 0xF889300C
Width                   32 bits
Access Type             rw
Reset Value             x
Description             PMU event counter 3

        Register PMXEVCNTR3_REG Details

      Field Name         Bits     Type   Reset Value                   Description
PMXEVCNTR3              31:0      rw     x             PMU event counter 3

                   <-----  ------>Register (PMU*) PMXEVCNTR4

Name                    PMXEVCNTR4_REG
Relative Address        0x00000010
Absolute Address        debug_cpu_pmu0: 0xF8891010
                        debug_cpu_pmu1: 0xF8893010
Width                   32 bits
Access Type             rw
Reset Value             x
Description             PMU event counter 4

        Register PMXEVCNTR4_REG Details

      Field Name         Bits     Type   Reset Value                   Description
PMXEVCNTR4              31:0      rw     x             PMU event counter 4

                   <-----  ------>Register (PMU*) PMXEVCNTR5

Name                    PMXEVCNTR5_REG
Relative Address        0x00000014
Absolute Address        debug_cpu_pmu0: 0xF8891014
                        debug_cpu_pmu1: 0xF8893014
Width                   32 bits
Access Type             rw
Reset Value             x
Description             PMU event counter 5

        Register PMXEVCNTR5_REG Details

      Field Name         Bits     Type   Reset Value                   Description
PMXEVCNTR5              31:0      rw     x             PMU event counter 5

                   <-----  ------>Register (PMU*) PMCCNTR

Name                    PMCCNTR_REG
Relative Address        0x0000007C
Absolute Address        debug_cpu_pmu0: 0xF889107C
                        debug_cpu_pmu1: 0xF889307C
Width                   32 bits
Access Type             rw
Reset Value             x
Description             pmccntr

        Register PMCCNTR_REG Details

      Field Name         Bits     Type   Reset Value                   Description
PMCCNTR                 31:0      rw     x             pmccntr

                   <-----  ------>Register (PMU*) PMXEVTYPER0

Name                    PMXEVTYPER0_REG
Relative Address        0x00000400
Absolute Address        debug_cpu_pmu0: 0xF8891400
                        debug_cpu_pmu1: 0xF8893400
Width                   32 bits

Access Type             rw
Reset Value             x
Description             pmevtyper0

        Register PMXEVTYPER0_REG Details

      Field Name         Bits     Type   Reset Value                Description
PMXEVTYPER0             31:0      rw     x             pmevtyper0

                   <-----  ------>Register (PMU*) PMXEVTYPER1

Name                    PMXEVTYPER1_REG
Relative Address        0x00000404
Absolute Address        debug_cpu_pmu0: 0xF8891404
                        debug_cpu_pmu1: 0xF8893404
Width                   32 bits
Access Type             rw
Reset Value             x
Description             pmevtyper1

        Register PMXEVTYPER1_REG Details

      Field Name         Bits     Type   Reset Value                Description
PMXEVTYPER1             31:0      rw     x             pmevtyper1

                   <-----  ------>Register (PMU*) PMXEVTYPER2

Name                    PMXEVTYPER2_REG
Relative Address        0x00000408
Absolute Address        debug_cpu_pmu0: 0xF8891408
                        debug_cpu_pmu1: 0xF8893408
Width                   32 bits
Access Type             rw
Reset Value             x
Description             pmevtyper2

        Register PMXEVTYPER2_REG Details

      Field Name         Bits     Type   Reset Value                Description
PMXEVTYPER2             31:0      rw     x             pmevtyper2

                   <-----  ------>Register (PMU*) PMXEVTYPER3

Name                    PMXEVTYPER3_REG
Relative Address        0x0000040C
Absolute Address        debug_cpu_pmu0: 0xF889140C
                        debug_cpu_pmu1: 0xF889340C
Width                   32 bits
Access Type             rw
Reset Value             x
Description             pmevtyper3

        Register PMXEVTYPER3_REG Details

      Field Name         Bits     Type   Reset Value                Description
PMXEVTYPER3             31:0      rw     x             pmevtyper3

                   <-----  ------>Register (PMU*) PMXEVTYPER4

Name                    PMXEVTYPER4_REG
Relative Address        0x00000410
Absolute Address        debug_cpu_pmu0: 0xF8891410
                        debug_cpu_pmu1: 0xF8893410
Width                   32 bits
Access Type             rw
Reset Value             x
Description             pmevtyper4

        Register PMXEVTYPER4_REG Details

      Field Name         Bits     Type   Reset Value                Description
PMXEVTYPER4             31:0      rw     x             pmevtyper4

                   <-----  ------>Register (PMU*) PMXEVTYPER5

Name                    PMXEVTYPER5_REG
Relative Address        0x00000414
Absolute Address        debug_cpu_pmu0: 0xF8891414
                        debug_cpu_pmu1: 0xF8893414
Width                   32 bits

Access Type             rw
Reset Value             x
Description             pmevtyper5

        Register PMXEVTYPER5_REG Details

      Field Name         Bits     Type   Reset Value                Description
PMXEVTYPER5             31:0      rw     x             pmevtyper5

                   <-----  ------>Register (PMU*) PMCNTENSET

Name                    PMCNTENSET_REG
Relative Address        0x00000C00
Absolute Address        debug_cpu_pmu0: 0xF8891C00
                        debug_cpu_pmu1: 0xF8893C00
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             pmcntenset

        Register PMCNTENSET_REG Details

      Field Name         Bits     Type   Reset Value                Description
PMCNTENSET              31:0      rw     0x0           pmcntenset

                   <-----  ------>Register (PMU*) PMCNTENCLR

Name                    PMCNTENCLR_REG
Relative Address        0x00000C20
Absolute Address        debug_cpu_pmu0: 0xF8891C20
                        debug_cpu_pmu1: 0xF8893C20
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             pmcntenclr

        Register PMCNTENCLR_REG Details

      Field Name         Bits     Type   Reset Value                Description
PMCNTENCLR              31:0      rw     0x0           pmcntenclr

                   <-----  ------>Register (PMU*) PMINTENSET

Name                    PMINTENSET_REG
Relative Address        0x00000C40
Absolute Address        debug_cpu_pmu0: 0xF8891C40
                        debug_cpu_pmu1: 0xF8893C40
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             pmintenset

        Register PMINTENSET_REG Details

      Field Name         Bits     Type   Reset Value                Description
PMINTENSET              31:0      rw     0x0           pmintenset

                   <-----  ------>Register (PMU*) PMINTENCLR

Name                    PMINTENCLR_REG
Relative Address        0x00000C60
Absolute Address        debug_cpu_pmu0: 0xF8891C60
                        debug_cpu_pmu1: 0xF8893C60
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             pmintenclr

        Register PMINTENCLR_REG Details

      Field Name         Bits     Type   Reset Value                Description
PMINTENCLR              31:0      rw     0x0           pmintenclr

                   <-----  ------>Register (PMU*) PMOVSR

Name                    PMOVSR_REG
Relative Address        0x00000C80
Absolute Address        debug_cpu_pmu0: 0xF8891C80
                        debug_cpu_pmu1: 0xF8893C80
Width                   32 bits

Access Type             rw
Reset Value             x
Description             pmovsr

        Register PMOVSR_REG Details

      Field Name         Bits     Type   Reset Value             Description
PMOVSR                  31:0      rw     x             pmovsr

                   <-----  ------>Register (PMU*) PMSWINC

Name                    PMSWINC_REG
Relative Address        0x00000CA0
Absolute Address        debug_cpu_pmu0: 0xF8891CA0
                        debug_cpu_pmu1: 0xF8893CA0
Width                   32 bits
Access Type             wo
Reset Value             x
Description             pmswinc

        Register PMSWINC_REG Details

      Field Name         Bits     Type   Reset Value             Description
PMSWINC                 31:0      wo     x             pmswinc

                   <-----  ------>Register (PMU*) PMCR

Name                    PMCR_REG
Relative Address        0x00000E04
Absolute Address        debug_cpu_pmu0: 0xF8891E04
                        debug_cpu_pmu1: 0xF8893E04
Width                   32 bits
Access Type             rw
Reset Value             0x41093000
Description             pmcr

        Register PMCR_REG Details

      Field Name         Bits     Type   Reset Value             Description
PMCR                    31:0      rw     0x41093000    pmcr

                   <-----  ------>Register (PMU*) PMUSERENR

Name                    PMUSERENR_REG
Relative Address        0x00000E08
Absolute Address        debug_cpu_pmu0: 0xF8891E08
                        debug_cpu_pmu1: 0xF8893E08
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             pmuserenr

        Register PMUSERENR_REG Details

      Field Name         Bits     Type   Reset Value                     Description
PMUSERENR               31:0      rw     0x0           pmuserenr
                                                       This register is read-only in user mode.

<---- 
<====    ====>B.9 CoreSight Program Trace Macrocell (PTM)
MODULE NAME             PTM     
Base Address            0xF889C000 debug_cpu_ptm0
                        0xF889D000 debug_cpu_ptm1
Suffixes                CPU0 CPU1
Description             CoreSight PTM-A9
Vendor Info

                 Register Summary

    Register Name         Address       Width   Type    Reset Value            Description
PTM_ETMCR_REG               0x00000000     30      rw      0x00000401    Main Control Register
PTM_ETMCCR_REG              0x00000004     32      ro      0x8D294004    Configuration Code Register
PTM_ETMTRIGGER_REG          0x00000008     17      rw      0x00000000    Trigger Event Register
PTM_ETMSR_REG               0x00000010     4       mixed   0x00000002    Status Register
PTM_ETMSCR_REG              0x00000014     15      ro      0x00000000    System Configuration Register
PTM_ETMTSSCR_REG            0x00000018     24      rw      0x00000000    TraceEnable Start/Stop Control Register
PTM_ETMTECR1_REG            0x00000024     26      rw      0x00000000    TraceEnable Control Register 1
PTM_ETMACVR1_REG            0x00000040     32      rw      0x00000000    Address Comparator Value Register 1
PTM_ETMACVR2_REG            0x00000044     32      rw      0x00000000    Address Comparator Value Register 2
PTM_ETMACVR3_REG            0x00000048     32      rw      0x00000000    Address Comparator Value Register 3
PTM_ETMACVR4_REG            0x0000004C     32      rw      0x00000000    Address Comparator Value Register 4
PTM_ETMACVR5_REG            0x00000050     32      rw      0x00000000    Address Comparator Value Register 5
PTM_ETMACVR6_REG            0x00000054     32      rw      0x00000000    Address Comparator Value Register 6
PTM_ETMACVR7_REG            0x00000058     32      rw      0x00000000    Address Comparator Value Register 7
PTM_ETMACVR8_REG            0x0000005C     32      rw      0x00000000    Address Comparator Value Register 8
PTM_ETMACTR1_REG            0x00000080     12      mixed   0x00000001    Address Comparator Access Type Register 1
PTM_ETMACTR2_REG            0x00000084     12      mixed   0x00000001    Address Comparator Access Type Register 2
PTM_ETMACTR3_REG            0x00000088     12      mixed   0x00000001    Address Comparator Access Type Register 3
PTM_ETMACTR4_REG            0x0000008C     12      mixed   0x00000001    Address Comparator Access Type Register 4
PTM_ETMACTR5_REG            0x00000090     12      mixed   0x00000001    Address Comparator Access Type Register 5
PTM_ETMACTR6_REG            0x00000094     12      mixed   0x00000001    Address Comparator Access Type Register 6
PTM_ETMACTR7_REG            0x00000098     12      mixed   0x00000001    Address Comparator Access Type Register 7
PTM_ETMACTR8_REG            0x0000009C     12      mixed   0x00000001    Address Comparator Access Type Register 8
PTM_ETMCNTRLDVR1_REG        0x00000140     16      rw      0x00000000    Counter Reload Value Register 1
PTM_ETMCNTRLDVR2_REG        0x00000144     16      rw      0x00000000    Counter Reload Value Register 2
PTM_ETMCNTENR1_REG          0x00000150     18      mixed   0x00020000    Counter Enable Event Register 1
PTM_ETMCNTENR2_REG          0x00000154     18      mixed   0x00020000    Counter Enable Event Register 2
PTM_ETMCNTRLDEVR1_REG       0x00000160     17      rw      0x00000000    Counter Reload Event Register 1
PTM_ETMCNTRLDEVR2_REG       0x00000164     17      rw      0x00000000    Counter Reload Event Register 2
PTM_ETMCNTVR1_REG           0x00000170     16      rw      0x00000000    Counter Value Register 1
PTM_ETMCNTVR2_REG           0x00000174     16      rw      0x00000000    Counter Value Register 2
PTM_ETMSQ12EVR_REG          0x00000180     17      rw      0x00000000    Sequencer State Transition Event Register 12
PTM_ETMSQ21EVR_REG          0x00000184     17      rw      0x00000000    Sequencer State Transition Event Register 21
PTM_ETMSQ23EVR_REG          0x00000188     17      rw      0x00000000    Sequencer State Transition Event Register 23
PTM_ETMSQ31EVR_REG          0x0000018C     17      rw      0x00000000    Sequencer State Transition Event Register 31
PTM_ETMSQ32EVR_REG          0x00000190     17      rw      0x00000000    Sequencer State Transition Event Register 32
PTM_ETMSQ13EVR_REG          0x00000194     17      rw      0x00000000    Sequencer State Transition Event Register 13
PTM_ETMSQR_REG              0x0000019C     2       rw      0x00000000    Current Sequencer State Register
PTM_ETMEXTOUTEVR1_REG       0x000001A0     17      rw      0x00000000    External Output Event Register 1
PTM_ETMEXTOUTEVR2_REG       0x000001A4     17      rw      0x00000000    External Output Event Register 2
PTM_ETMCIDCVR1_REG          0x000001B0     32      rw      0x00000000    Context ID Comparator Value Register
PTM_ETMCIDCMR_REG           0x000001BC     32      rw      0x00000000    Context ID Comparator Mask Register
PTM_ETMSYNCFR_REG           0x000001E0     12      mixed   0x00000400    Synchronization Frequency Register
PTM_ETMIDR_REG              0x000001E4     32      ro      0x411CF301    ID Register
PTM_ETMCCER_REG             0x000001E8     26      ro      0x000008EA    Configuration Code Extension Register
PTM_ETMEXTINSELR_REG        0x000001EC     14      rw      0x00000000    Extended External Input Selection Register
PTM_ETMAUXCR_REG            0x000001FC     4       rw      0x00000000    Auxiliary Control Register
PTM_ETMTRACEIDR_REG         0x00000200     7       rw      0x00000000    CoreSight Trace ID Register
PTM_OSLSR_REG               0x00000304     32      ro      0x00000000    OS Lock Status Register
PTM_ETMPDSR_REG             0x00000314     32      ro      0x00000001    Device Powerdown Status Register
PTM_ITMISCOUT_REG           0x00000EDC     10      wo      0x00000000    Miscellaneous Outputs Register
PTM_ITMISCIN_REG            0x00000EE0     7       ro      x             Miscellaneous Inputs Register
PTM_ITTRIGGER_REG           0x00000EE8     1       wo      0x00000000    Trigger Register
PTM_ITATBDATA0_REG          0x00000EEC     5       wo      0x00000000    ATB Data 0 Register
PTM_ITATBCTR2_REG           0x00000EF0     2       ro      x             ATB Control 2 Register
PTM_ITATBID_REG             0x00000EF4     7       wo      0x00000000    ATB Identification Register
PTM_ITATBCTR0_REG           0x00000EF8     10      wo      0x00000000    ATB Control 0 Register
PTM_ETMITCTRL_REG           0x00000F00     1       rw      0x00000000    Integration Mode Control Register
PTM_CTSR_REG                0x00000FA0     8       rw      0x000000FF    Claim Tag Set Register
PTM_CTCR_REG                0x00000FA4     8       rw      0x00000000    Claim Tag Clear Register
PTM_LAR_REG                 0x00000FB0     32      wo      0x00000000    Lock Access Register
PTM_LSR_REG                 0x00000FB4     3       ro      0x00000003    Lock Status Register
PTM_ASR_REG                 0x00000FB8     8       ro      x             Authentication Status Register
PTM_DEVID_REG               0x00000FC8     32      ro      0x00000000    Device ID
PTM_DTIR_REG                0x00000FCC     8       ro      0x00000013    Device Type Identifier Register
PTM_PERIPHID4_REG           0x00000FD0     8       ro      0x00000004    Peripheral ID4
PTM_PERIPHID5_REG           0x00000FD4     8       ro      0x00000000    Peripheral ID5
PTM_PERIPHID6_REG           0x00000FD8     8       ro      0x00000000    Peripheral ID6
PTM_PERIPHID7_REG           0x00000FDC     8       ro      0x00000000    Peripheral ID7
PTM_PERIPHID0_REG           0x00000FE0     8       ro      0x00000050    Peripheral ID0
PTM_PERIPHID1_REG           0x00000FE4     8       ro      0x000000B9    Peripheral ID1
PTM_PERIPHID2_REG           0x00000FE8     8       ro      0x0000001B    Peripheral ID2
PTM_PERIPHID3_REG           0x00000FEC     8       ro      0x00000000    Peripheral ID3
PTM_COMPID0_REG             0x00000FF0     8       ro      0x0000000D    Component ID0
PTM_COMPID1_REG             0x00000FF4     8       ro      0x00000090    Component ID1
PTM_COMPID2_REG             0x00000FF8     8       ro      0x00000005    Component ID2
PTM_COMPID3_REG             0x00000FFC     8       ro      0x000000B1    Component ID3

                   <-----  ------>Register (PTM*) ETMCR*

Name                    PTM_ETMCR_REG
Relative Address        0x00000000
Absolute Address        debug_cpu_ptm0: 0xF889C000
                        debug_cpu_ptm1: 0xF889D000
Width                   30 bits
Access Type             rw
Reset Value             0x00000401
Description             Main Control Register

          Register PTM_ETMCR_REG Details

      Field Name         Bits     Type   Reset Value                        Description
ReturnStackEn           29        rw     0x0            Return stack enable
TimestampEn             28        rw     0x0             Timestamp enable
ProcSelect              27:25     rw     0x0            Select for external multiplexor if PTM is shared
                                                        between multiple processors.
reserved                24:16     rw     0x0            Reserved
ContexIDSize            15:14     rw     0x0            Context ID Size
                                                        Enumerated Value List:
                                                        NONE=0.
                                                        8BIT=1.
                                                        16BIT=2.
                                                        32BIT=3.
reserved                13        rw     0x0            Reserved
CycleAccurate           12        rw     0x0            Enables cycle counting
reserved                11        rw     0x0            Reserved
ProgBit                 10        rw     0x1            This bit must be set to b1 when the PTM is being
                                                        programmed.

      Field Name         Bits     Type   Reset Value                       Description
DebugReqCtrl            9         rw     0x0           Debug Request Control
                                                       When set to b1 and the trigger event occurs, the
                                                       PTMDBGRQ output is asserted until
                                                       PTMDBGACK is observed. This enables a
                                                       debugger to force the processor into Debug state.
BranchOutput            8         rw     0x0           When this bit is set to b1, addresses are output for
                                                       all executed branches, both direct and indirect.
reserved                7:1       rw     0x0           Reserved
PowerDown               0         rw     0x1           This bit enables external control of the PTM. This
                                                       bit must be cleared by the trace software tools at
                                                       the beginning of a debug session.
                                                       When this bit is set to b0, both the PTM and the
                                                       trace interface in the processor are enabled.
                                                       To avoid corruption of trace data, this bit must not
                                                       be set before the Programming Status bit in the
                                                       PTM Status Register has been read as 1.

                   <-----  ------>Register (PTM*) ETMCCR*

Name                    PTM_ETMCCR_REG
Relative Address        0x00000004
Absolute Address        debug_cpu_ptm0: 0xF889C004
                        debug_cpu_ptm1: 0xF889D004
Width                   32 bits
Access Type             ro
Reset Value             0x8D294004
Description             Configuration Code Register

        Register PTM_ETMCCR_REG Details

      Field Name         Bits     Type   Reset Value                       Description
IDRegPresent            31        ro     0x1           Indicates that the ID Register is present.
reserved                30:28     ro     0x0           Reserved
SoftwareAccess          27        ro     0x1           Indicates that software access is supported.
TraceSSB                26        ro     0x1           Indicates that the trace start/stop block is present.
NumCntxtIDComp          25:24     ro     0x1           Specifies the number of Context ID comparators,
                                                       one.
FIFOFULLLogic           23        ro     0x0           Indicates that it is not possible to stall the
                                                       processor to prevent FIFO overflow.
NumExtOut               22:20     ro     0x2           Specifies the number of external outputs, two.

      Field Name         Bits     Type   Reset Value                       Description
NumExtIn                19:17     ro     0x4            Specifies the number of external inputs, four.
Sequencer               16        ro     0x1            Indicates that the sequencer is present.
NumCounters             15:13     ro     0x2            Specifies the number of counters, two.
reserved                12:4      ro     0x0            Reserved
NumAddrComp             3:0       ro     0x4            Specifies the number of address comparator pairs,
                                                        four.

                   <-----  ------>Register (PTM*) ETMTRIGGER

Name                    PTM_ETMTRIGGER_REG
Relative Address        0x00000008
Absolute Address        debug_cpu_ptm0: 0xF889C008
                        debug_cpu_ptm1: 0xF889D008
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             Trigger Event Register

        Register PTM_ETMTRIGGER_REG Details

      Field Name         Bits     Type   Reset Value                       Description
TrigEvent               16:0      rw     0x0            Trigger event. Subdivided as:
                                                        Function, bits [16:14]
                                                        Specifies the function that combines the two
                                                        resources that define the event.
                                                        Resource B, bits [13:7] and Resource A, bits [6:0]
                                                        Specify the two resources that are combined by
                                                        the logical operation specified by the Function
                                                        field.

                   <-----  ------>Register (PTM*) ETMSR*

Name                    PTM_ETMSR_REG
Relative Address        0x00000010
Absolute Address        debug_cpu_ptm0: 0xF889C010
                        debug_cpu_ptm1: 0xF889D010
Width                   4 bits
Access Type             mixed
Reset Value             0x00000002

Description             Status Register

          Register PTM_ETMSR_REG Details

      Field Name         Bits     Type    Reset Value                       Description
TrigFlag                3         rw      0x0           Trigger bit. Set when the trigger occurs and
                                                        prevents the trigger from being output until the
                                                        PTM is next programmed.
TSSRStat                2         rw      0x0           Holds the current status of the trace start/stop
                                                        resource. If set to 1, indicates that a trace start
                                                        address has been matched, without a
                                                        corresponding trace stop address match.
ProgBit                 1         ro      0x1           Effective state of the Programming bit. You must
                                                        wait for this bit to go to b1 before starting to
                                                        program the PTM.
Overflow                0         ro      0x0           If set to 1, there is an overflow that has not yet
                                                        been traced.

                   <-----  ------>Register (PTM*) ETMSCR*

Name                    PTM_ETMSCR_REG
Relative Address        0x00000014
Absolute Address        debug_cpu_ptm0: 0xF889C014
                        debug_cpu_ptm1: 0xF889D014
Width                   15 bits
Access Type             ro
Reset Value             0x00000000
Description             System Configuration Register

          Register PTM_ETMSCR_REG Details

      Field Name         Bits     Type    Reset Value                       Description
NumProcs                14:12     ro      0x0           Number of supported processors minus 1.
reserved                11:9      ro      0x0           Reserved
FIFOFULL                8         ro      0x0           FIFOFULL not supported
reserved                7:0       ro      0x0           Reserved

                   <-----  ------>Register (PTM*) ETMTSSCR

Name                    PTM_ETMTSSCR_REG
Relative Address        0x00000018
Absolute Address        debug_cpu_ptm0: 0xF889C018
                        debug_cpu_ptm1: 0xF889D018
Width                   24 bits
Access Type             rw
Reset Value             0x00000000
Description             TraceEnable Start/Stop Control Register

        Register PTM_ETMTSSCR_REG Details

      Field Name         Bits     Type   Reset Value                         Description
StopAddrSel             23:16     rw     0x0             When a bit is set to 1, it selects a single address
                                                         comparator (8-1) as a stop address for the
                                                         TraceEnable
                                                         Start/Stop block. For example, if you set bit [16] to
                                                         1 it selects single address comparator 1 as a stop
                                                         address.
reserved                15:8      rw     0x0             Reserved
StartAddrSel            7:0       rw     0x0             When a bit is set to 1, it selects a single address
                                                         comparator (8-1) as a start address for the
                                                         TraceEnable
                                                         Start/Stop block. For example, if you set bit [0] to
                                                         1 it selects single address comparator 1 as a start
                                                         address.

                   <-----  ------>Register (PTM*) ETMTECR1

Name                    PTM_ETMTECR1_REG
Relative Address        0x00000024
Absolute Address        debug_cpu_ptm0: 0xF889C024
                        debug_cpu_ptm1: 0xF889D024
Width                   26 bits
Access Type             rw
Reset Value             0x00000000
Description             TraceEnable Control Register 1

        Register PTM_ETMTECR1_REG Details

      Field Name         Bits     Type   Reset Value                      Description
TraceSSEn               25        rw     0x0           Trace start/stop control enable. The possible
                                                       values of this bit are:
                                                       0 Tracing is unaffected by the trace start/stop
                                                       logic.
                                                       1 Tracing is controlled by the trace on and off
                                                       addresses configured for the trace start/stop
                                                       logic.
                                                       The trace start/stop resource is not affected by the
                                                       value of this bit.
ExcIncFlag              24        rw     0x0           Exclude/include flag. The possible values of this
                                                       bit are:
                                                       0 Include. The specified address range
                                                       comparators indicate the regions where tracing
                                                       can occur.
                                                       No tracing occurs outside this region.
                                                       1 Exclude. The specified address range
                                                       comparators indicate regions to be excluded from
                                                       the
                                                       trace. When outside an exclude region, tracing
                                                       can occur.
reserved                23:4      rw     0x0           Reserved
AddrCompSel             3:0       rw     0x0           When a bit is set to 1, it selects an address range
                                                       comparator, 4-1, for include/exclude control. For
                                                       example, bit [0] set to 1 selects address range
                                                       comparator 1.

                   <-----  ------>Register (PTM*) ETMACVR1*

Name                    PTM_ETMACVR1_REG
Relative Address        0x00000040
Absolute Address        debug_cpu_ptm0: 0xF889C040
                        debug_cpu_ptm1: 0xF889D040
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Address Comparator Value Register 1

        Register PTM_ETMACVR1_REG Details

      Field Name         Bits     Type   Reset Value                      Description
Address                 31:0      rw     0x0           Address for comparison

                   <-----  ------>Register (PTM*) ETMACVR2*

Name                    PTM_ETMACVR2_REG
Relative Address        0x00000044
Absolute Address        debug_cpu_ptm0: 0xF889C044
                        debug_cpu_ptm1: 0xF889D044
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Address Comparator Value Register 2

        Register PTM_ETMACVR2_REG Details

      Field Name         Bits     Type   Reset Value                   Description
Address                 31:0      rw     0x0           Address for comparison

                   <-----  ------>Register (PTM*) ETMACVR3*

Name                    PTM_ETMACVR3_REG
Relative Address        0x00000048
Absolute Address        debug_cpu_ptm0: 0xF889C048
                        debug_cpu_ptm1: 0xF889D048
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Address Comparator Value Register 3

        Register PTM_ETMACVR3_REG Details

      Field Name         Bits     Type   Reset Value                   Description
Address                 31:0      rw     0x0           Address for comparison

                   <-----  ------>Register (PTM*) ETMACVR4*

Name                    PTM_ETMACVR4_REG
Relative Address        0x0000004C
Absolute Address        debug_cpu_ptm0: 0xF889C04C
                        debug_cpu_ptm1: 0xF889D04C
Width                   32 bits

Access Type             rw
Reset Value             0x00000000
Description             Address Comparator Value Register 4

        Register PTM_ETMACVR4_REG Details

      Field Name         Bits     Type   Reset Value                   Description
Address                 31:0      rw     0x0           Address for comparison

                   <-----  ------>Register (PTM*) ETMACVR5*

Name                    PTM_ETMACVR5_REG
Relative Address        0x00000050
Absolute Address        debug_cpu_ptm0: 0xF889C050
                        debug_cpu_ptm1: 0xF889D050
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Address Comparator Value Register 5

        Register PTM_ETMACVR5_REG Details

      Field Name         Bits     Type   Reset Value                   Description
Address                 31:0      rw     0x0           Address for comparison

                   <-----  ------>Register (PTM*) ETMACVR6*

Name                    PTM_ETMACVR6_REG
Relative Address        0x00000054
Absolute Address        debug_cpu_ptm0: 0xF889C054
                        debug_cpu_ptm1: 0xF889D054
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Address Comparator Value Register 6

        Register PTM_ETMACVR6_REG Details

      Field Name         Bits     Type   Reset Value                   Description
Address                 31:0      rw     0x0           Address for comparison

                   <-----  ------>Register (PTM*) ETMACVR7*

Name                    PTM_ETMACVR7_REG
Relative Address        0x00000058
Absolute Address        debug_cpu_ptm0: 0xF889C058
                        debug_cpu_ptm1: 0xF889D058
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Address Comparator Value Register 7

        Register PTM_ETMACVR7_REG Details

      Field Name         Bits     Type   Reset Value                   Description
Address                 31:0      rw     0x0           Address for comparison

                   <-----  ------>Register (PTM*) ETMACVR8*

Name                    PTM_ETMACVR8_REG
Relative Address        0x0000005C
Absolute Address        debug_cpu_ptm0: 0xF889C05C
                        debug_cpu_ptm1: 0xF889D05C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Address Comparator Value Register 8

        Register PTM_ETMACVR8_REG Details

      Field Name         Bits     Type   Reset Value                   Description
Address                 31:0      rw     0x0           Address for comparison

                   <-----  ------>Register (PTM*) ETMACTR1*

Name                    PTM_ETMACTR1_REG
Relative Address        0x00000080
Absolute Address        debug_cpu_ptm0: 0xF889C080
                        debug_cpu_ptm1: 0xF889D080
Width                   12 bits

Access Type             mixed
Reset Value             0x00000001
Description             Address Comparator Access Type Register 1

        Register PTM_ETMACTR1_REG Details

      Field Name         Bits     Type   Reset Value                      Description
SecLevelCtrl            11:10     rw     0x0           Security level control
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       NONSEC=1.
                                                       SECURE=2.
ContextIDCompCtrl       9:8       rw     0x0           Context ID comparator control.
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       MATCH1=1.
                                                       MATCH2=2.
                                                       MATCH3=3.
reserved                7:3       rw     0x0           Reserved
AccessType              2:0       ro     0x1           Access type. Returns the value: Instruction
                                                       execute.

                   <-----  ------>Register (PTM*) ETMACTR2* 

Name                    PTM_ETMACTR2_REG
Relative Address        0x00000084
Absolute Address        debug_cpu_ptm0: 0xF889C084
                        debug_cpu_ptm1: 0xF889D084
Width                   12 bits
Access Type             mixed
Reset Value             0x00000001
Description             Address Comparator Access Type Register 2

        Register PTM_ETMACTR2_REG Details

      Field Name         Bits     Type   Reset Value                      Description
SecLevelCtrl            11:10     rw     0x0           Security level control
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       NONSEC=1.
                                                       SECURE=2.
ContextIDCompCtrl       9:8       rw     0x0           Context ID comparator control.
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       MATCH1=1.
                                                       MATCH2=2.
                                                       MATCH3=3.
reserved                7:3       rw     0x0           Reserved
AccessType              2:0       ro     0x1           Access type. Returns the value: Instruction
                                                       execute.

                   <-----  ------>Register (PTM*) ETMACTR3*

Name                    PTM_ETMACTR3_REG
Relative Address        0x00000088
Absolute Address        debug_cpu_ptm0: 0xF889C088
                        debug_cpu_ptm1: 0xF889D088
Width                   12 bits
Access Type             mixed
Reset Value             0x00000001
Description             Address Comparator Access Type Register 3

        Register PTM_ETMACTR3_REG Details

      Field Name         Bits     Type   Reset Value                      Description
SecLevelCtrl            11:10     rw     0x0           Security level control
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       NONSEC=1.
                                                       SECURE=2.
ContextIDCompCtrl       9:8       rw     0x0           Context ID comparator control.
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       MATCH1=1.
                                                       MATCH2=2.
                                                       MATCH3=3.
reserved                7:3       rw     0x0           Reserved
AccessType              2:0       ro     0x1           Access type. Returns the value: Instruction
                                                       execute.

                   <-----  ------>Register (PTM*) ETMACTR4*

Name                    PTM_ETMACTR4_REG
Relative Address        0x0000008C
Absolute Address        debug_cpu_ptm0: 0xF889C08C
                        debug_cpu_ptm1: 0xF889D08C
Width                   12 bits
Access Type             mixed
Reset Value             0x00000001
Description             Address Comparator Access Type Register 4

        Register PTM_ETMACTR4_REG Details

      Field Name         Bits     Type   Reset Value                      Description
SecLevelCtrl            11:10     rw     0x0           Security level control
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       NONSEC=1.
                                                       SECURE=2.
ContextIDCompCtrl       9:8       rw     0x0           Context ID comparator control.
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       MATCH1=1.
                                                       MATCH2=2.
                                                       MATCH3=3.
reserved                7:3       rw     0x0           Reserved
AccessType              2:0       ro     0x1           Access type. Returns the value: Instruction
                                                       execute.

                   <-----  ------>Register (PTM*) ETMACTR5*

Name                    PTM_ETMACTR5_REG
Relative Address        0x00000090
Absolute Address        debug_cpu_ptm0: 0xF889C090
                        debug_cpu_ptm1: 0xF889D090
Width                   12 bits
Access Type             mixed
Reset Value             0x00000001
Description             Address Comparator Access Type Register 5

        Register PTM_ETMACTR5_REG Details

      Field Name         Bits     Type   Reset Value                      Description
SecLevelCtrl            11:10     rw     0x0           Security level control
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       NONSEC=1.
                                                       SECURE=2.
ContextIDCompCtrl       9:8       rw     0x0           Context ID comparator control.
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       MATCH1=1.
                                                       MATCH2=2.
                                                       MATCH3=3.
reserved                7:3       rw     0x0           Reserved
AccessType              2:0       ro     0x1           Access type. Returns the value: Instruction
                                                       execute.

                   <-----  ------>Register (PTM*) ETMACTR6*

Name                    PTM_ETMACTR6_REG
Relative Address        0x00000094
Absolute Address        debug_cpu_ptm0: 0xF889C094
                        debug_cpu_ptm1: 0xF889D094
Width                   12 bits
Access Type             mixed
Reset Value             0x00000001
Description             Address Comparator Access Type Register 6

        Register PTM_ETMACTR6_REG Details

      Field Name         Bits     Type   Reset Value                      Description
SecLevelCtrl            11:10     rw     0x0           Security level control
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       NONSEC=1.
                                                       SECURE=2.
ContextIDCompCtrl       9:8       rw     0x0           Context ID comparator control.
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       MATCH1=1.
                                                       MATCH2=2.
                                                       MATCH3=3.
reserved                7:3       rw     0x0           Reserved
AccessType              2:0       ro     0x1           Access type. Returns the value: Instruction
                                                       execute.

                   <-----  ------>Register (PTM*) ETMACTR7*

Name                    PTM_ETMACTR7_REG
Relative Address        0x00000098
Absolute Address        debug_cpu_ptm0: 0xF889C098
                        debug_cpu_ptm1: 0xF889D098
Width                   12 bits
Access Type             mixed
Reset Value             0x00000001
Description             Address Comparator Access Type Register 7

        Register PTM_ETMACTR7_REG Details

      Field Name         Bits     Type   Reset Value                      Description
SecLevelCtrl            11:10     rw     0x0           Security level control
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       NONSEC=1.
                                                       SECURE=2.
ContextIDCompCtrl       9:8       rw     0x0           Context ID comparator control.
                                                       Enumerated Value List:
                                                       IGNORE=0.
                                                       MATCH1=1.
                                                       MATCH2=2.
                                                       MATCH3=3.
reserved                7:3       rw     0x0           Reserved
AccessType              2:0       ro     0x1           Access type. Returns the value: Instruction
                                                       execute.

                   <-----  ------>Register (PTM*) ETMACTR8*

Name                    PTM_ETMACTR8_REG
Relative Address        0x0000009C
Absolute Address        debug_cpu_ptm0: 0xF889C09C
                        debug_cpu_ptm1: 0xF889D09C
Width                   12 bits
Access Type             mixed
Reset Value             0x00000001
Description             Address Comparator Access Type Register 8

        Register PTM_ETMACTR8_REG Details

      Field Name         Bits     Type   Reset Value                         Description
SecLevelCtrl            11:10     rw     0x0              Security level control
                                                          Enumerated Value List:
                                                          IGNORE=0.
                                                          NONSEC=1.
                                                          SECURE=2.
ContextIDCompCtrl       9:8       rw     0x0              Context ID comparator control.
                                                          Enumerated Value List:
                                                          IGNORE=0.
                                                          MATCH1=1.
                                                          MATCH2=2.
                                                          MATCH3=3.
reserved                7:3       rw     0x0              Reserved
AccessType              2:0       ro     0x1              Access type. Returns the value: Instruction
                                                          execute.

                   <-----  ------>Register (PTM*) ETMCNTRLDVR1*

Name                    PTM_ETMCNTRLDVR1_REG
Relative Address        0x00000140
Absolute Address        debug_cpu_ptm0: 0xF889C140
                        debug_cpu_ptm1: 0xF889D140
Width                   16 bits
Access Type             rw
Reset Value             0x00000000
Description             Counter Reload Value Register 1

        Register PTM_ETMCNTRLDVR1_REG Details

      Field Name         Bits     Type   Reset Value                         Description
InitValue               15:0      rw     0x0              Counter initial value

                   <-----  ------>Register (PTM*) ETMCNTRLDVR2*

Name                    PTM_ETMCNTRLDVR2_REG
Relative Address        0x00000144
Absolute Address        debug_cpu_ptm0: 0xF889C144
                        debug_cpu_ptm1: 0xF889D144

Width                   16 bits
Access Type             rw
Reset Value             0x00000000
Description             Counter Reload Value Register 2

        Register PTM_ETMCNTRLDVR2_REG Details

      Field Name         Bits     Type   Reset Value                         Description
InitValue               15:0      rw     0x0              Counter initial value

                   <-----  ------>Register (PTM*) ETMCNTENR1*

Name                    PTM_ETMCNTENR1_REG
Relative Address        0x00000150
Absolute Address        debug_cpu_ptm0: 0xF889C150
                        debug_cpu_ptm1: 0xF889D150
Width                   18 bits
Access Type             mixed
Reset Value             0x00020000
Description             Counter Enable Event Register 1

        Register PTM_ETMCNTENR1_REG Details

      Field Name         Bits     Type   Reset Value                         Description
Reserved_1              17        ro     0x1              Reserved, RAO/WI
ExtOutEvent             16:0      rw     0x0              Count enable event. Subdivided as:
                                                          Function, bits [16:14]
                                                          Specifies the function that combines the two
                                                          resources that define the event.
                                                          Resource B, bits [13:7] and Resource A, bits [6:0]
                                                          Specify the two resources that are combined by
                                                          the logical operation specified by the Function
                                                          field.

                   <-----  ------>Register (PTM*) ETMCNTENR2*

Name                    PTM_ETMCNTENR2_REG
Relative Address        0x00000154
Absolute Address        debug_cpu_ptm0: 0xF889C154
                        debug_cpu_ptm1: 0xF889D154

Width                   18 bits
Access Type             mixed
Reset Value             0x00020000
Description             Counter Enable Event Register 2

        Register PTM_ETMCNTENR2_REG Details

      Field Name         Bits     Type   Reset Value                         Description
Reserved_1              17        ro     0x1              Reserved, RAO/WI
ExtOutEvent             16:0      rw     0x0              Count enable event. Subdivided as:
                                                          Function, bits [16:14]
                                                          Specifies the function that combines the two
                                                          resources that define the event.
                                                          Resource B, bits [13:7] and Resource A, bits [6:0]
                                                          Specify the two resources that are combined by
                                                          the logical operation specified by the Function
                                                          field.

                   <-----  ------>Register (PTM*) ETMCNTRLDEVR1*

Name                    PTM_ETMCNTRLDEVR1_REG
Relative Address        0x00000160
Absolute Address        debug_cpu_ptm0: 0xF889C160
                        debug_cpu_ptm1: 0xF889D160
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             Counter Reload Event Register 1

        Register PTM_ETMCNTRLDEVR1_REG Details

      Field Name         Bits     Type   Reset Value                         Description
CntReloadEvent          16:0      rw     0x0              Count reload event. Subdivided as:
                                                          Function, bits [16:14]
                                                          Specifies the function that combines the two
                                                          resources that define the event.
                                                          Resource B, bits [13:7] and Resource A, bits [6:0]
                                                          Specify the two resources that are combined by
                                                          the logical operation specified by the Function
                                                          field.

                   <-----  ------>Register (PTM*) ETMCNTRLDEVR2*

Name                    PTM_ETMCNTRLDEVR2_REG
Relative Address        0x00000164
Absolute Address        debug_cpu_ptm0: 0xF889C164
                        debug_cpu_ptm1: 0xF889D164
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             Counter Reload Event Register 2

        Register PTM_ETMCNTRLDEVR2_REG Details

      Field Name         Bits     Type   Reset Value                         Description
CntReloadEvent          16:0      rw     0x0               Count reload event. Subdivided as:
                                                          Function, bits [16:14]
                                                          Specifies the function that combines the two
                                                          resources that define the event.
                                                          Resource B, bits [13:7] and Resource A, bits [6:0]
                                                          Specify the two resources that are combined by
                                                          the logical operation specified by the Function
                                                          field.

                   <-----  ------>Register (PTM*) ETMCNTVR1*

Name                    PTM_ETMCNTVR1_REG
Relative Address        0x00000170
Absolute Address        debug_cpu_ptm0: 0xF889C170
                        debug_cpu_ptm1: 0xF889D170
Width                   16 bits
Access Type             rw
Reset Value             0x00000000
Description             Counter Value Register 1

        Register PTM_ETMCNTVR1_REG Details

      Field Name         Bits     Type   Reset Value                         Description
CurrCount               15:0      rw     0x0              Current counter value.

                   <-----  ------>Register (PTM*) ETMCNTVR2*

Name                    PTM_ETMCNTVR2_REG
Relative Address        0x00000174
Absolute Address        debug_cpu_ptm0: 0xF889C174
                        debug_cpu_ptm1: 0xF889D174
Width                   16 bits
Access Type             rw
Reset Value             0x00000000
Description             Counter Value Register 2

        Register PTM_ETMCNTVR2_REG Details

      Field Name         Bits     Type    Reset Value                        Description
CurrCount               15:0      rw     0x0              Current counter value.

                   <-----  ------>Register (PTM*) ETMSQ12EVR*

Name                    PTM_ETMSQ12EVR_REG
Relative Address        0x00000180
Absolute Address        debug_cpu_ptm0: 0xF889C180
                        debug_cpu_ptm1: 0xF889D180
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             Sequencer State Transition Event Register 12

        Register PTM_ETMSQ12EVR_REG Details

      Field Name         Bits     Type    Reset Value                        Description
TransEvent              16:0      rw     0x0              A Sequencer State Transition Event Register,
                                                          ETMSQmnEVR, defines the evnet that causes the
                                                          sequencer state transition from state m to state n.
                                                          The format is subdivided as:
                                                          Function, bits [16:14]
                                                          Specifies the function that combines the two
                                                          resources that define the event.
                                                          Resource B, bits [13:7] and Resource A, bits [6:0]
                                                          Specify the two resources that are combined by
                                                          the logical operation specified by the Function
                                                          field.

                   <-----  ------>Register (PTM*) ETMSQ21EVR*

Name                    PTM_ETMSQ21EVR_REG
Relative Address        0x00000184
Absolute Address        debug_cpu_ptm0: 0xF889C184
                        debug_cpu_ptm1: 0xF889D184
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             Sequencer State Transition Event Register 21

        Register PTM_ETMSQ21EVR_REG Details

      Field Name         Bits     Type    Reset Value                       Description
TransEvent              16:0      rw     0x0             A Sequencer State Transition Event Register,
                                                         ETMSQmnEVR, defines the evnet that causes the
                                                         sequencer state transition from state m to state n.
                                                         The format is subdivided as:
                                                         Function, bits [16:14]
                                                         Specifies the function that combines the two
                                                         resources that define the event.
                                                         Resource B, bits [13:7] and Resource A, bits [6:0]
                                                         Specify the two resources that are combined by
                                                         the logical operation specified by the Function
                                                         field.

                   <-----  ------>Register (PTM*) ETMSQ23EVR*

Name                    PTM_ETMSQ23EVR_REG
Relative Address        0x00000188
Absolute Address        debug_cpu_ptm0: 0xF889C188
                        debug_cpu_ptm1: 0xF889D188
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             Sequencer State Transition Event Register 23

        Register PTM_ETMSQ23EVR_REG Details

      Field Name         Bits     Type    Reset Value                       Description
TransEvent              16:0      rw     0x0             A Sequencer State Transition Event Register,
                                                         ETMSQmnEVR, defines the evnet that causes the
                                                         sequencer state transition from state m to state n.
                                                         The format is subdivided as:
                                                         Function, bits [16:14]
                                                         Specifies the function that combines the two
                                                         resources that define the event.
                                                         Resource B, bits [13:7] and Resource A, bits [6:0]
                                                         Specify the two resources that are combined by
                                                         the logical operation specified by the Function
                                                         field.

                   <-----  ------>Register (PTM*) ETMSQ31EVR*

Name                    PTM_ETMSQ31EVR_REG
Relative Address        0x0000018C
Absolute Address        debug_cpu_ptm0: 0xF889C18C
                        debug_cpu_ptm1: 0xF889D18C
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             Sequencer State Transition Event Register 31

        Register PTM_ETMSQ31EVR_REG Details

      Field Name         Bits     Type    Reset Value                       Description
TransEvent              16:0      rw     0x0             A Sequencer State Transition Event Register,
                                                         ETMSQmnEVR, defines the evnet that causes the
                                                         sequencer state transition from state m to state n.
                                                         The format is subdivided as:
                                                         Function, bits [16:14]
                                                         Specifies the function that combines the two
                                                         resources that define the event.
                                                         Resource B, bits [13:7] and Resource A, bits [6:0]
                                                         Specify the two resources that are combined by
                                                         the logical operation specified by the Function
                                                         field.

<-----  ------>Register (PTM*) ETMSQ32EVR*    
Name                    PTM_ETMSQ32EVR_REG

Relative Address        0x00000190
Absolute Address        debug_cpu_ptm0: 0xF889C190
                        debug_cpu_ptm1: 0xF889D190
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             Sequencer State Transition Event Register 32

        Register PTM_ETMSQ32EVR_REG Details

      Field Name         Bits     Type    Reset Value                       Description
TransEvent              16:0      rw     0x0             A Sequencer State Transition Event Register,
                                                         ETMSQmnEVR, defines the evnet that causes the
                                                         sequencer state transition from state m to state n.
                                                         The format is subdivided as:
                                                         Function, bits [16:14]
                                                         Specifies the function that combines the two
                                                         resources that define the event.
                                                         Resource B, bits [13:7] and Resource A, bits [6:0]
                                                         Specify the two resources that are combined by
                                                         the logical operation specified by the Function
                                                         field.

                   <-----  ------>Register (PTM*) ETMSQ13EVR*

Name                    PTM_ETMSQ13EVR_REG
Relative Address        0x00000194
Absolute Address        debug_cpu_ptm0: 0xF889C194
                        debug_cpu_ptm1: 0xF889D194
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             Sequencer State Transition Event Register 13

        Register PTM_ETMSQ13EVR_REG Details

      Field Name         Bits     Type   Reset Value                          Description
TransEvent              16:0      rw     0x0               A Sequencer State Transition Event Register,
                                                           ETMSQmnEVR, defines the evnet that causes the
                                                           sequencer state transition from state m to state n.
                                                           The format is subdivided as:
                                                           Function, bits [16:14]
                                                           Specifies the function that combines the two
                                                           resources that define the event.
                                                           Resource B, bits [13:7] and Resource A, bits [6:0]
                                                           Specify the two resources that are combined by
                                                           the logical operation specified by the Function
                                                           field.

                   <-----  ------>Register (PTM*) ETMSQR*

Name                    PTM_ETMSQR_REG
Relative Address        0x0000019C
Absolute Address        debug_cpu_ptm0: 0xF889C19C
                        debug_cpu_ptm1: 0xF889D19C
Width                   2 bits
Access Type             rw
Reset Value             0x00000000
Description             Current Sequencer State Register

        Register PTM_ETMSQR_REG Details

      Field Name         Bits     Type   Reset Value                          Description
CurrentSeqState         1:0       rw     0x0               Indicates the current sequencer state

                   <-----  ------>Register (PTM*) ETMEXTOUTEVR1*

Name                    PTM_ETMEXTOUTEVR1_REG
Relative Address        0x000001A0
Absolute Address        debug_cpu_ptm0: 0xF889C1A0
                        debug_cpu_ptm1: 0xF889D1A0
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             External Output Event Register 1

        Register PTM_ETMEXTOUTEVR1_REG Details

      Field Name         Bits     Type   Reset Value                          Description
ExtOutputEvent          16:0      rw     0x0               External output event. Subdivided as:
                                                           Function, bits [16:14]
                                                           Specifies the function that combines the two
                                                           resources that define the event.
                                                           Resource B, bits [13:7] and Resource A, bits [6:0]
                                                           Specify the two resources that are combined by
                                                           the logical operation specified by the Function
                                                           field.

                   <-----  ------>Register (PTM*) ETMEXTOUTEVR2*

Name                    PTM_ETMEXTOUTEVR2_REG
Relative Address        0x000001A4
Absolute Address        debug_cpu_ptm0: 0xF889C1A4
                        debug_cpu_ptm1: 0xF889D1A4
Width                   17 bits
Access Type             rw
Reset Value             0x00000000
Description             External Output Event Register 2

        Register PTM_ETMEXTOUTEVR2_REG Details

      Field Name         Bits     Type   Reset Value                          Description
ExtOutputEvent          16:0      rw     0x0               External output event. Subdivided as:
                                                           Function, bits [16:14]
                                                           Specifies the function that combines the two
                                                           resources that define the event.
                                                           Resource B, bits [13:7] and Resource A, bits [6:0]
                                                           Specify the two resources that are combined by
                                                           the logical operation specified by the Function
                                                           field.

                   <-----  ------>Register (PTM*) ETMCIDCVR1*

Name                    PTM_ETMCIDCVR1_REG
Relative Address        0x000001B0
Absolute Address        debug_cpu_ptm0: 0xF889C1B0
                        debug_cpu_ptm1: 0xF889D1B0
Width                   32 bits

Access Type             rw
Reset Value             0x00000000
Description             Context ID Comparator Value Register

        Register PTM_ETMCIDCVR1_REG Details

      Field Name         Bits     Type   Reset Value                      Description
ContextID               31:0      rw     0x0            Holds a 32-bit Context ID value

                   <-----  ------>Register (PTM*) ETMCIDCMR*

Name                    PTM_ETMCIDCMR_REG
Relative Address        0x000001BC
Absolute Address        debug_cpu_ptm0: 0xF889C1BC
                        debug_cpu_ptm1: 0xF889D1BC
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Context ID Comparator Mask Register

        Register PTM_ETMCIDCMR_REG Details

      Field Name         Bits     Type   Reset Value                      Description
ContextMask             31:0      rw     0x0            Holds a 32-bit Context ID mask

                   <-----  ------>Register (PTM*) ETMSYNCFR*

Name                    PTM_ETMSYNCFR_REG
Relative Address        0x000001E0
Absolute Address        debug_cpu_ptm0: 0xF889C1E0
                        debug_cpu_ptm1: 0xF889D1E0
Width                   12 bits
Access Type             mixed
Reset Value             0x00000400
Description             Synchronization Frequency Register

        Register PTM_ETMSYNCFR_REG Details

      Field Name         Bits     Type   Reset Value                       Description
SyncFreq                11:2      rw     0x100          Synchronization frequency
reserved                1:0       ro     0x0             Reserved

                   <-----  ------>Register (PTM*) ETMIDR*

Name                    PTM_ETMIDR_REG
Relative Address        0x000001E4
Absolute Address        debug_cpu_ptm0: 0xF889C1E4
                        debug_cpu_ptm1: 0xF889D1E4
Width                   32 bits
Access Type             ro
Reset Value             0x411CF301
Description             ID Register

        Register PTM_ETMIDR_REG Details

      Field Name         Bits     Type   Reset Value                       Description
ImplCode                31:24     ro     0x41           Implementor code. The field reads 0x41, ASCII
                                                        code for A, indicating ARM Limited.
reserved                23:21     ro     0x0            Reserved
reserved                20        ro     0x1            Reserved, RAO
SecExtSupp              19        ro     0x1            Support for security extensions.
Thumb32Supp             18        ro     0x1            Support for 32-bit Thumb instructions.
reserved                17:16     ro     0x0            Reserved
Reserved_F              15:12     ro     0xF            Reserved, 0b1111
MajorVer                11:8      ro     0x3             Major architecture version number, 0b0011
MinorVer                7:4       ro     0x0             Minor architecture version number, 0b0000
ImplRev                 3:0       ro     0x1            Implementation revision.

                   <-----  ------>Register (PTM*) ETMCCER*

Name                    PTM_ETMCCER_REG
Relative Address        0x000001E8
Absolute Address        debug_cpu_ptm0: 0xF889C1E8
                        debug_cpu_ptm1: 0xF889D1E8
Width                   26 bits

Access Type             ro
Reset Value             0x000008EA
Description             Configuration Code Extension Register

         Register PTM_ETMCCER_REG Details

      Field Name         Bits     Type   Reset Value                        Description
BarrTS                  25        ro     0x0             Timestamps are not generated for DMB/DSB
BarrWP                  24        ro     0x0             DMB/DSB instructions are not treated as
                                                         waypoints.
RetStack                23        ro     0x0             Return stack implemented.
Timestamp               22        ro     0x0             Timestamping implemented.
reserved                21:16     ro     0x0             Reserved
InstrumRes              15:13     ro     0x0             Specifies the number of instrumentation
                                                         resources.
Reserved_1              12        ro     0x0             Reserved, RAO
RegReads                11        ro     0x1             Indicates that all registers, except some
                                                         Integration Test Registers, are readable.
ExtInSize               10:3      ro     0x1D            Specifies the size of the extended external input
                                                         bus, 29.
ExtInSel                2:0       ro     0x2             Specifies the number of extended external input
                                                         selectors, 2.

                   <-----  ------>Register (PTM*) ETMEXTINSELR*

Name                    PTM_ETMEXTINSELR_REG
Relative Address        0x000001EC
Absolute Address        debug_cpu_ptm0: 0xF889C1EC
                        debug_cpu_ptm1: 0xF889D1EC
Width                   14 bits
Access Type             rw
Reset Value             0x00000000
Description             Extended External Input Selection Register

         Register PTM_ETMEXTINSELR_REG Details

      Field Name         Bits     Type   Reset Value                        Description
ExtInSel2               13:8      rw     0x0             Second extended external input selector
reserved                7:6       rw     0x0             Reserved
ExtInSel1               5:0       rw     0x0             First extended external input selector

                   <-----  ------>Register (PTM*) ETMAUXCR*

Name                    PTM_ETMAUXCR_REG
Relative Address        0x000001FC
Absolute Address        debug_cpu_ptm0: 0xF889C1FC
                        debug_cpu_ptm1: 0xF889D1FC
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             Auxiliary Control Register

        Register PTM_ETMAUXCR_REG Details

      Field Name         Bits    Type    Reset Value                       Description
ForceSyncInsert         3        rw     0x0            Force insertion of synchronization packets,
                                                       regardless of current trace activity.
                                                       Possible values for this bit are:
                                                       b0 = Synchronization packets delayed when trace
                                                       activity is high. This is the reset value.
                                                       b1 = Synchronization packets inserted regardless
                                                       of trace activity.
                                                       This bit might be set if synchronization packets
                                                       occur too far apart. Setting this bit might cause the
                                                       trace FIFO to overflow more frequently when
                                                       trace activity is high.
DisableWPUpdate         2        rw     0x0            Specifies whether the PTM issues waypoint
                                                       update packets if there are more than 4096 bytes
                                                       between waypoints. Possible values for this bit
                                                       are:
                                                       b0 = PTM always issues update packets if there
                                                       are more than 4096 bytes between waypoints.
                                                       This is the reset value.
                                                       b1 = PTM does not issue waypoint update packets
                                                       unless required to do so as the result of an
                                                       exception or debug entry.

      Field Name         Bits    Type    Reset Value                      Description
DisableTSOnBarr         1        rw     0x0            Specifies whether the PTM issues a timestamp on
                                                       a barrier instruction. Possible values for this bit
                                                       are:
                                                       b0 = PTM issues timestamps on barrier
                                                       instructions. This is the reset value.
                                                       b1 = PTM does not issue timestamps on barriers
DisableForcedOF         0        rw     0x0            Specifies whether the PTM enters overflow state
                                                       when synchronization is requested,
                                                       and the previous synchronization sequence has
                                                       not yet completed. This does not affect entry to
                                                       overflow state when the FIFO becomes full.
                                                       Possible values for this bit are:
                                                       b0 = Forced overflow enabled. This is the reset
                                                       value.
                                                       b1 = Forced overflow disabled.

                   <-----  ------>Register (PTM*) ETMTRACEIDR*

Name                    PTM_ETMTRACEIDR_REG
Relative Address        0x00000200
Absolute Address        debug_cpu_ptm0: 0xF889C200
                        debug_cpu_ptm1: 0xF889D200
Width                   7 bits
Access Type             rw
Reset Value             0x00000000
Description             CoreSight Trace ID Register

        Register PTM_ETMTRACEIDR_REG Details

      Field Name         Bits    Type    Reset Value                      Description
TraceID                 6:0      rw     0x0            Before trace is generated, you must program this
                                                       register with a non-reserved value.
                                                       Reserved values are 0x00 and any value in the
                                                       range 0x70-0x7F. The reset value of this register is
                                                       0x00.

                   <-----  ------>Register (PTM*) OSLSR*

Name                    PTM_OSLSR_REG
Relative Address        0x00000304
Absolute Address        debug_cpu_ptm0: 0xF889C304
                        debug_cpu_ptm1: 0xF889D304

Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             OS Lock Status Register

        Register PTM_OSLSR_REG Details

      Field Name         Bits     Type   Reset Value                       Description
VAL                        31:0      ro     0x0             Shows that OS Locking is not implemented.

                   <-----  ------>Register (PTM*) ETMPDSR*

Name                    PTM_ETMPDSR_REG
Relative Address        0x00000314
Absolute Address        debug_cpu_ptm0: 0xF889C314
                        debug_cpu_ptm1: 0xF889D314
Width                   32 bits
Access Type             ro
Reset Value             0x00000001
Description             Device Powerdown Status Register

        Register PTM_ETMPDSR_REG Details

      Field Name         Bits     Type   Reset Value                       Description
VAL                        31:0      ro     0x1             Indicates that the PTM Trace Registers can be
                                                            accessed.

                   <-----  ------>Register (PTM*) ITMISCOUT*

Name                    PTM_ITMISCOUT_REG
Relative Address        0x00000EDC
Absolute Address        debug_cpu_ptm0: 0xF889CEDC
                        debug_cpu_ptm1: 0xF889DEDC
Width                   10 bits
Access Type             wo
Reset Value             0x00000000
Description             Miscellaneous Outputs Register

        Register PTM_ITMISCOUT_REG Details

      Field Name         Bits    Type      Reset Value                     Description
PTMEXTOUT               9:8      wo        0x0           Drives the PTMEXTOUT[1:0] outputs
reserved                7:6      wo        0x0           Reserved
PTMIDLEACK              5        wo        0x0           Drives the PTMIDLEACK output
PTMDBGREQ               4        wo        0x0           Drives the PTMDBGREQ output
reserved                3:0      wo        0x0           Reserved

                   <-----  ------>Register (PTM*) ITMISCIN*

Name                    PTM_ITMISCIN_REG
Relative Address        0x00000EE0
Absolute Address        debug_cpu_ptm0: 0xF889CEE0
                        debug_cpu_ptm1: 0xF889DEE0
Width                   7 bits
Access Type             ro
Reset Value             x
Description             Miscellaneous Inputs Register

        Register PTM_ITMISCIN_REG Details

      Field Name         Bits    Type      Reset Value                     Description
STANDBYWFI              6        ro        x             Returns the value of the STANDBYWFI input
reserved                5        ro        0x0           Reserved
PTMDBGACK               4        ro        x             Returns the value of the PTMDBGACK input
EXTIN                   3:0      ro        x             Returns the value of the EXTIN[3:0] inputs

                   <-----  ------>Register (PTM*) ITTRIGGER*

Name                    PTM_ITTRIGGER_REG
Relative Address        0x00000EE8
Absolute Address        debug_cpu_ptm0: 0xF889CEE8
                        debug_cpu_ptm1: 0xF889DEE8
Width                   1 bits
Access Type             wo
Reset Value             0x00000000
Description             Trigger Register

        Register PTM_ITTRIGGER_REG Details

      Field Name         Bits    Type    Reset Value                   Description
PTMTRIGGER              0        wo     0x0             Drives the PTMTRIGGER output

                   <-----  ------>Register (PTM*) ITATBDATA0*

Name                    PTM_ITATBDATA0_REG
Relative Address        0x00000EEC
Absolute Address        debug_cpu_ptm0: 0xF889CEEC
                        debug_cpu_ptm1: 0xF889DEEC
Width                   5 bits
Access Type             wo
Reset Value             0x00000000
Description             ATB Data 0 Register

        Register PTM_ITATBDATA0_REG Details

      Field Name         Bits    Type    Reset Value                   Description
ATDATAM31               4        wo     0x0             Drives the ATDATAM[31] output
ATDATAM23               3        wo     0x0             Drives the ATDATAM[23] output
ATDATAM15               2        wo     0x0             Drives the ATDATAM[15] output
ATDATAM7                1        wo     0x0             Drives the ATDATAM[7] output
ATDATAM0                0        wo     0x0             Drives the ATDATAM[0] output

                   <-----  ------>Register (PTM*) ITATBCTR2*

Name                    PTM_ITATBCTR2_REG
Relative Address        0x00000EF0
Absolute Address        debug_cpu_ptm0: 0xF889CEF0
                        debug_cpu_ptm1: 0xF889DEF0
Width                   2 bits
Access Type             ro
Reset Value             x
Description             ATB Control 2 Register

        Register PTM_ITATBCTR2_REG Details

      Field Name         Bits     Type    Reset Value                    Description
AFVALIDM                1         ro     x               Returns the value of the AFVALIDM input
ATREADYM                0         ro     x              Returns the value of the ATREADYM input

                   <-----  ------>Register (PTM*) ITATBID*

Name                    PTM_ITATBID_REG
Relative Address        0x00000EF4
Absolute Address        debug_cpu_ptm0: 0xF889CEF4
                        debug_cpu_ptm1: 0xF889DEF4
Width                   7 bits
Access Type             wo
Reset Value             0x00000000
Description             ATB Identification Register

        Register PTM_ITATBID_REG Details

      Field Name         Bits     Type    Reset Value                    Description
ATIDM                   6:0       wo     0x0            Drives the ATIDM[6:0] outputs

                   <-----  ------>Register (PTM*) ITATBCTR0*

Name                    PTM_ITATBCTR0_REG
Relative Address        0x00000EF8
Absolute Address        debug_cpu_ptm0: 0xF889CEF8
                        debug_cpu_ptm1: 0xF889DEF8
Width                   10 bits
Access Type             wo
Reset Value             0x00000000
Description             ATB Control 0 Register

        Register PTM_ITATBCTR0_REG Details

      Field Name         Bits     Type    Reset Value                    Description
ATBYTESM                9:8       wo     0x0            Drives the ATBYTESM[9:8] outputs
reserved                7:2       wo     0x0             Reserved

      Field Name         Bits    Type    Reset Value                        Description
AFREADYM                1        wo     0x0             Drives the AFREADYM output
ATVALIDM                0        wo     0x0             Drives the ATVALIDM output

                   <-----  ------>Register (PTM*) ETMITCTRL*

Name                    PTM_ETMITCTRL_REG
Relative Address        0x00000F00
Absolute Address        debug_cpu_ptm0: 0xF889CF00
                        debug_cpu_ptm1: 0xF889DF00
Width                   1 bits
Access Type             rw
Reset Value             0x00000000
Description             Integration Mode Control Register

        Register PTM_ETMITCTRL_REG Details

      Field Name         Bits    Type    Reset Value                        Description
VAL                     0        rw     0x0             Enable Integration Test registers.
                                                        Before entering integration mode, the PTM must
                                                        be powered up and in programming mode.
                                                        THis means bit 0 of the Main Control Register is
                                                        set to 0, and bit 10 of the Main Control Register ist
                                                        set 1.
                                                        After leaving integration mode, the PTM must be
                                                        reset before attempting to perform tracing.

                   <-----  ------>Register (PTM*) CTSR*

Name                    PTM_CTSR_REG
Relative Address        0x00000FA0
Absolute Address        debug_cpu_ptm0: 0xF889CFA0
                        debug_cpu_ptm1: 0xF889DFA0
Width                   8 bits
Access Type             rw
Reset Value             0x000000FF
Description             Claim Tag Set Register

        Register PTM_CTSR_REG Details

      Field Name         Bits     Type   Reset Value                         Description
VAL                     7:0       rw     0xFF             The claim tag register is used for any
                                                          interrogating tools to determine if the device is
                                                          being programmed or has been programmed.
                                                          Read:
                                                          1= Claim tag is implemented, 0 = Claim tag is not
                                                          implemented
                                                          Write:
                                                          1= Set claim tag bit, 0= No effect

                   <-----  ------>Register (PTM*) CTCR*

Name                    PTM_CTCR_REG
Relative Address        0x00000FA4
Absolute Address        debug_cpu_ptm0: 0xF889CFA4
                        debug_cpu_ptm1: 0xF889DFA4
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             Claim Tag Clear Register

        Register PTM_CTCR_REG Details

      Field Name         Bits     Type   Reset Value                         Description
VAL                     7:0       rw     0x0              The claim tag register is used for any
                                                          interrogating tools to determine if the device is
                                                          being programmed or has been programmed.
                                                          Read: Current value of claim tag.
                                                          Write: 1= Clear claim tag bit, 0= No effect

                   <-----  ------>Register (PTM*) LAR*

Name                    PTM_LAR_REG
Relative Address        0x00000FB0
Absolute Address        debug_cpu_ptm0: 0xF889CFB0
                        debug_cpu_ptm1: 0xF889DFB0
Width                   32 bits
Access Type             wo
Reset Value             0x00000000

Description             Lock Access Register

        Register PTM_LAR_REG Details

      Field Name         Bits    Type    Reset Value                      Description
VAL                     31:0     wo     0x0            Write Access Code.
                                                       Write behavior depends on PADDRDBG31 pin:
                                                       - PADDRDBG31=0 (lower 2GB):
                                                       After reset (via PRESETDBGn), PTM is locked,
                                                       i.e., writes to all other registers using lower 2GB
                                                       addresses are ignored.
                                                       To unlock, 0xC5ACCE55 must be written this
                                                       register.
                                                       After the required registers are written, to lock
                                                       again, write a value other than 0xC5ACCE55 to
                                                       this register.
                                                       - PADDRDBG31=1 (upper 2GB):
                                                       PTM is unlocked when upper 2GB addresses are
                                                       used to write to all the registers.
                                                       However, write to this register is ignored using a
                                                       upper 2GB address!
                                                       Note: read from this register always returns 0,
                                                       regardless of PADDRDBG31.

                   <-----  ------>Register (PTM*) LSR*

Name                    PTM_LSR_REG
Relative Address        0x00000FB4
Absolute Address        debug_cpu_ptm0: 0xF889CFB4
                        debug_cpu_ptm1: 0xF889DFB4
Width                   3 bits
Access Type             ro
Reset Value             0x00000003
Description             Lock Status Register

        Register PTM_LSR_REG Details

       Field Name         Bits    Type    Reset Value                         Description
8BIT                     2        ro     0x0              Set to 0 since PTM implements a 32-bit lock access
                                                          register
STATUS                   1        ro     0x1              Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          When a lower 2GB address is used to read this
                                                          register, this bit indicates whether PTM is in
                                                          locked state
                                                          (1= locked, 0= unlocked).
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0.
IMP                      0        ro     0x1              Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          always returns 1, meaning lock mechanism are
                                                          implemented.
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0, meaning lock mechanism is
                                                          NOT implemented.

                    <-----  ------>Register (PTM*) ASR*

Name                     PTM_ASR_REG
Relative Address         0x00000FB8
Absolute Address         debug_cpu_ptm0: 0xF889CFB8
                         debug_cpu_ptm1: 0xF889DFB8
Width                    8 bits
Access Type              ro
Reset Value              x
Description              Authentication Status Register

        Register PTM_ASR_REG Details

       Field Name         Bits    Type    Reset Value                         Description
SNI                      7:6      ro     0x0              Secure non-invasive debug
                                                          Always 2'b00,.
                                                          This functionality is not implemented
SI                       5:4      ro     0x0              Secure invasive debug
                                                          Always 2'b00.
                                                          This functionality is not implemented.

       Field Name         Bits     Type    Reset Value                       Description
NSNI                     3:2       ro     x                Non-secure non-invasive debug
                                                           IF NIDEN or DBGEN is 1, this field is 2'b11,
                                                           indicating the functionality is implemented and
                                                           enabled.
                                                           Otherwise, this field is 2'b10 (implemented but
                                                           disabled)
NSI                      1:0       ro     0x0              Non-secure invasive debug
                                                           Always 2'b00.
                                                           This functionality is not implemented.

                    <-----  ------>Register (PTM*) DEVID*

Name                     PTM_DEVID_REG
Relative Address         0x00000FC8
Absolute Address         debug_cpu_ptm0: 0xF889CFC8
                         debug_cpu_ptm1: 0xF889DFC8
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Device ID

        Register PTM_DEVID_REG Details

       Field Name         Bits     Type    Reset Value                       Description
VAL                         31:0      ro     0x0              Component capability

                    <-----  ------>Register (PTM*) DTIR*

Name                     PTM_DTIR_REG
Relative Address         0x00000FCC
Absolute Address         debug_cpu_ptm0: 0xF889CFCC
                         debug_cpu_ptm1: 0xF889DFCC
Width                    8 bits
Access Type              ro
Reset Value              0x00000013
Description              Device Type Identifier Register

        Register PTM_DTIR_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        7:0      ro      0x13          A trace source and processor trace

                   <-----  ------>Register (PTM*) PERIPHID4*

Name                    PTM_PERIPHID4_REG
Relative Address        0x00000FD0
Absolute Address        debug_cpu_ptm0: 0xF889CFD0
                        debug_cpu_ptm1: 0xF889DFD0
Width                   8 bits
Access Type             ro
Reset Value             0x00000004
Description             Peripheral ID4

        Register PTM_PERIPHID4_REG Details

      Field Name         Bits    Type    Reset Value                     Description
4KB_count               7:4      ro      0x0           4KB Count, set to 0
JEP106ID                3:0      ro      0x4           JEP106 continuation code

                   <-----  ------>Register (PTM*) PERIPHID5*

Name                    PTM_PERIPHID5_REG
Relative Address        0x00000FD4
Absolute Address        debug_cpu_ptm0: 0xF889CFD4
                        debug_cpu_ptm1: 0xF889DFD4
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID5

        Register PTM_PERIPHID5_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (PTM*) PERIPHID6*

Name                    PTM_PERIPHID6_REG
Relative Address        0x00000FD8
Absolute Address        debug_cpu_ptm0: 0xF889CFD8
                        debug_cpu_ptm1: 0xF889DFD8
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID6

        Register PTM_PERIPHID6_REG Details

      Field Name         Bits    Type    Reset Value              Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (PTM*) PERIPHID7*

Name                    PTM_PERIPHID7_REG
Relative Address        0x00000FDC
Absolute Address        debug_cpu_ptm0: 0xF889CFDC
                        debug_cpu_ptm1: 0xF889DFDC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID7

        Register PTM_PERIPHID7_REG Details

      Field Name         Bits    Type    Reset Value              Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (PTM*) PERIPHID0*

Name                    PTM_PERIPHID0_REG
Relative Address        0x00000FE0
Absolute Address        debug_cpu_ptm0: 0xF889CFE0
                        debug_cpu_ptm1: 0xF889DFE0
Width                   8 bits

Access Type             ro
Reset Value             0x00000050
Description             Peripheral ID0

        Register PTM_PERIPHID0_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        7:0      ro      0x50          PartNumber0

                   <-----  ------>Register (PTM*) PERIPHID1*

Name                    PTM_PERIPHID1_REG
Relative Address        0x00000FE4
Absolute Address        debug_cpu_ptm0: 0xF889CFE4
                        debug_cpu_ptm1: 0xF889DFE4
Width                   8 bits
Access Type             ro
Reset Value             0x000000B9
Description             Peripheral ID1

        Register PTM_PERIPHID1_REG Details

      Field Name         Bits    Type    Reset Value                     Description
JEP106ID                7:4      ro      0xB           JEP106 Identity Code [3:0]
PartNumber1             3:0      ro      0x9           PartNumber1

                   <-----  ------>Register (PTM*) PERIPHID2*

Name                    PTM_PERIPHID2_REG
Relative Address        0x00000FE8
Absolute Address        debug_cpu_ptm0: 0xF889CFE8
                        debug_cpu_ptm1: 0xF889DFE8
Width                   8 bits
Access Type             ro
Reset Value             0x0000001B
Description             Peripheral ID2

        Register PTM_PERIPHID2_REG Details

      Field Name         Bits    Type    Reset Value                     Description
RevNum                  7:4      ro      0x1           Revision number of Peripheral
JEDEC                   3        ro      0x1           Indicates that a JEDEC assigned value is used
JEP106ID                2:0      ro      0x3           JEP106 Identity Code [6:4]

                   <-----  ------>Register (PTM*) PERIPHID3*

Name                    PTM_PERIPHID3_REG
Relative Address        0x00000FEC
Absolute Address        debug_cpu_ptm0: 0xF889CFEC
                        debug_cpu_ptm1: 0xF889DFEC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID3

        Register PTM_PERIPHID3_REG Details

      Field Name         Bits    Type    Reset Value                     Description
RevAnd                  7:4      ro      0x0           RevAnd, at top level
CustMod                 3:0      ro      0x0           Customer Modified

                   <-----  ------>Register (PTM*) COMPID0*

Name                    PTM_COMPID0_REG
Relative Address        0x00000FF0
Absolute Address        debug_cpu_ptm0: 0xF889CFF0
                        debug_cpu_ptm1: 0xF889DFF0
Width                   8 bits
Access Type             ro
Reset Value             0x0000000D
Description             Component ID0

        Register PTM_COMPID0_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        7:0      ro      0xD           Preamble

                   <-----  ------>Register (PTM*) COMPID1*

Name                    PTM_COMPID1_REG
Relative Address        0x00000FF4
Absolute Address        debug_cpu_ptm0: 0xF889CFF4
                        debug_cpu_ptm1: 0xF889DFF4
Width                   8 bits
Access Type             ro
Reset Value             0x00000090
Description             Component ID1

        Register PTM_COMPID1_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0x90          Preamble

                   <-----  ------>Register (PTM*) COMPID2*

Name                    PTM_COMPID2_REG
Relative Address        0x00000FF8
Absolute Address        debug_cpu_ptm0: 0xF889CFF8
                        debug_cpu_ptm1: 0xF889DFF8
Width                   8 bits
Access Type             ro
Reset Value             0x00000005
Description             Component ID2

        Register PTM_COMPID2_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0x5           Preamble

                   <-----  ------>Register (PTM*) COMPID3*

Name                    PTM_COMPID3_REG
Relative Address        0x00000FFC
Absolute Address        debug_cpu_ptm0: 0xF889CFFC
                        debug_cpu_ptm1: 0xF889DFFC
Width                   8 bits

Access Type             ro
Reset Value             0x000000B1
Description             Component ID3

        Register PTM_COMPID3_REG Details

      Field Name         Bits   Type    Reset Value              Description
VAL                        7:0     ro      0xB1          Preamble

<---- 
<====    ====>B.10 Debug Access Port (DAP)
MODULE NAME             DAP     
Base Address            0xF8800000 debug_dap_rom
Description             Debug Access Port ROM Table
Vendor Info

                 Register Summary

    Register Name         Address       Width     Type    Reset Value     Description
DAP_ROMENTRY00_REG      0x00000000     32         ro      0x00001003    ROM entry 00
DAP_ROMENTRY01_REG      0x00000004     32         ro      0x00002003    ROM entry 01
DAP_ROMENTRY02_REG      0x00000008     32         ro      0x00003003    ROM entry 02
DAP_ROMENTRY03_REG      0x0000000C     32         ro      0x00004003    ROM entry 03
DAP_ROMENTRY04_REG      0x00000010     32         ro      0x00005003    ROM entry 04
DAP_ROMENTRY05_REG      0x00000014     32         ro      0x00009003    ROM entry 05
DAP_ROMENTRY06_REG      0x00000018     32         ro      0x0000A003    ROM entry 06
DAP_ROMENTRY07_REG      0x0000001C     32         ro      0x0000B003    ROM entry 07
DAP_ROMENTRY08_REG      0x00000020     32         ro      0x0000C003    ROM entry 08
DAP_ROMENTRY09_REG      0x00000024     32         ro      0x00080003    ROM entry 09
DAP_ROMENTRY10_REG      0x00000028     32         rw      0x00000000    ROM entry 10
DAP_ROMENTRY11_REG      0x0000002C     32         rw      0x00000000    ROM entry 11
DAP_ROMENTRY12_REG      0x00000030     32         rw      0x00000000    ROM entry 12
DAP_ROMENTRY13_REG      0x00000034     32         rw      0x00000000    ROM entry 13
DAP_ROMENTRY14_REG      0x00000038     32         rw      0x00000000    ROM entry 14
DAP_ROMENTRY15_REG      0x0000003C     32         rw      0x00000000    ROM entry 15
DAP_PERIPHID4_REG       0x00000FD0     8          ro      0x00000003    Peripheral ID4
DAP_PERIPHID5_REG       0x00000FD4     8          ro      0x00000000    Peripheral ID5
DAP_PERIPHID6_REG       0x00000FD8     8          ro      0x00000000    Peripheral ID6
DAP_PERIPHID7_REG       0x00000FDC     8          ro      0x00000000    Peripheral ID7
DAP_PERIPHID0_REG       0x00000FE0     8          ro      0x000000B2    Peripheral ID0
DAP_PERIPHID1_REG       0x00000FE4     8          ro      0x00000093    Peripheral ID1
DAP_PERIPHID2_REG       0x00000FE8     8          ro      0x00000028    Peripheral ID2
DAP_PERIPHID3_REG       0x00000FEC     8          ro      0x00000007    Peripheral ID3
DAP_COMPID0_REG         0x00000FF0     8          ro      0x0000000D    Component ID0
DAP_COMPID1_REG         0x00000FF4     8          ro      0x00000010    Component ID1
DAP_COMPID2_REG         0x00000FF8     8          ro      0x00000005    Component ID2
DAP_COMPID3_REG         0x00000FFC     8          ro      0x000000B1    Component ID3

                   <-----  ------>Register (DAP*) ROMENTRY00*

Name                    DAP_ROMENTRY00_REG
Relative Address        0x00000000
Absolute Address        0xF8800000
Width                   32 bits
Access Type             ro
Reset Value             0x00001003
Description             ROM entry 00

         Register DAP_ROMENTRY00_REG Details

      Field Name         Bits     Type   Reset Value                      Description
AddressOffset           31:12     ro     0x1            Base address of the component, relative to the
                                                        ROM address.
                                                        Negative values are permitted using two's
                                                        complement.
                                                        ComponentAddress = ROMAddress +
                                                        (AddressOffset SHL 12)
reserved                11:2      ro     0x0            Reserved
Format                  1         ro     0x1             Format of ROM entry
                                                        Enumerated Value List:
                                                        32BIT=1.
                                                        8BIT=0.
EntryPresent            0         ro     0x1            Set HIGH to indicate an entry is present.

                   <-----  ------>Register (DAP*) ROMENTRY01*

Name                    DAP_ROMENTRY01_REG
Relative Address        0x00000004
Absolute Address        0xF8800004
Width                   32 bits
Access Type             ro

Reset Value             0x00002003
Description             ROM entry 01

         Register DAP_ROMENTRY01_REG Details

      Field Name         Bits     Type   Reset Value                     Description
AddressOffset           31:12     ro     0x2           Base address of the component, relative to the
                                                       ROM address.
                                                       Negative values are permitted using two's
                                                       complement.
                                                       ComponentAddress = ROMAddress +
                                                       (AddressOffset SHL 12)
reserved                11:2      ro     0x0           Reserved
Format                  1         ro     0x1           Format of ROM entry
                                                       Enumerated Value List:
                                                       32BIT=1.
                                                       8BIT=0.
EntryPresent            0         ro     0x1           Set HIGH to indicate an entry is present.

                   <-----  ------>Register (DAP*) ROMENTRY02*

Name                    DAP_ROMENTRY02_REG
Relative Address        0x00000008
Absolute Address        0xF8800008
Width                   32 bits
Access Type             ro
Reset Value             0x00003003
Description             ROM entry 02

         Register DAP_ROMENTRY02_REG Details

      Field Name         Bits     Type   Reset Value                     Description
AddressOffset           31:12     ro     0x3           Base address of the component, relative to the
                                                       ROM address.
                                                       Negative values are permitted using two's
                                                       complement.
                                                       ComponentAddress = ROMAddress +
                                                       (AddressOffset SHL 12)
reserved                11:2      ro     0x0           Reserved

      Field Name         Bits     Type   Reset Value                     Description
Format                  1         ro     0x1           Format of ROM entry
                                                       Enumerated Value List:
                                                       32BIT=1.
                                                       8BIT=0.
EntryPresent            0         ro     0x1           Set HIGH to indicate an entry is present.

                   <-----  ------>Register (DAP*) ROMENTRY03*

Name                    DAP_ROMENTRY03_REG
Relative Address        0x0000000C
Absolute Address        0xF880000C
Width                   32 bits
Access Type             ro
Reset Value             0x00004003
Description             ROM entry 03

         Register DAP_ROMENTRY03_REG Details

      Field Name         Bits     Type   Reset Value                     Description
AddressOffset           31:12     ro     0x4           Base address of the component, relative to the
                                                       ROM address.
                                                       Negative values are permitted using two's
                                                       complement.
                                                       ComponentAddress = ROMAddress +
                                                       (AddressOffset SHL 12)
reserved                11:2      ro     0x0           Reserved
Format                  1         ro     0x1           Format of ROM entry
                                                       Enumerated Value List:
                                                       32BIT=1.
                                                       8BIT=0.
EntryPresent            0         ro     0x1           Set HIGH to indicate an entry is present.

                   <-----  ------>Register (DAP*) ROMENTRY04*

Name                    DAP_ROMENTRY04_REG
Relative Address        0x00000010
Absolute Address        0xF8800010
Width                   32 bits
Access Type             ro

Reset Value             0x00005003
Description             ROM entry 04

         Register DAP_ROMENTRY04_REG Details

      Field Name         Bits     Type   Reset Value                     Description
AddressOffset           31:12     ro     0x5           Base address of the component, relative to the
                                                       ROM address.
                                                       Negative values are permitted using two's
                                                       complement.
                                                       ComponentAddress = ROMAddress +
                                                       (AddressOffset SHL 12)
reserved                11:2      ro     0x0           Reserved
Format                  1         ro     0x1           Format of ROM entry
                                                       Enumerated Value List:
                                                       32BIT=1.
                                                       8BIT=0.
EntryPresent            0         ro     0x1           Set HIGH to indicate an entry is present.

                   <-----  ------>Register (DAP*) ROMENTRY05*

Name                    DAP_ROMENTRY05_REG
Relative Address        0x00000014
Absolute Address        0xF8800014
Width                   32 bits
Access Type             ro
Reset Value             0x00009003
Description             ROM entry 05

         Register DAP_ROMENTRY05_REG Details

      Field Name         Bits     Type   Reset Value                     Description
AddressOffset           31:12     ro     0x9           Base address of the component, relative to the
                                                       ROM address.
                                                       Negative values are permitted using two's
                                                       complement.
                                                       ComponentAddress = ROMAddress +
                                                       (AddressOffset SHL 12)
reserved                11:2      ro     0x0           Reserved

      Field Name         Bits     Type   Reset Value                     Description
Format                  1         ro     0x1           Format of ROM entry
                                                       Enumerated Value List:
                                                       32BIT=1.
                                                       8BIT=0.
EntryPresent            0         ro     0x1           Set HIGH to indicate an entry is present.

                   <-----  ------>Register (DAP*) ROMENTRY06*

Name                    DAP_ROMENTRY06_REG
Relative Address        0x00000018
Absolute Address        0xF8800018
Width                   32 bits
Access Type             ro
Reset Value             0x0000A003
Description             ROM entry 06

         Register DAP_ROMENTRY06_REG Details

      Field Name         Bits     Type   Reset Value                     Description
AddressOffset           31:12     ro     0xA           Base address of the component, relative to the
                                                       ROM address.
                                                       Negative values are permitted using two's
                                                       complement.
                                                       ComponentAddress = ROMAddress +
                                                       (AddressOffset SHL 12)
reserved                11:2      ro     0x0           Reserved
Format                  1         ro     0x1           Format of ROM entry
                                                       Enumerated Value List:
                                                       32BIT=1.
                                                       8BIT=0.
EntryPresent            0         ro     0x1           Set HIGH to indicate an entry is present.

                   <-----  ------>Register (DAP*) ROMENTRY07*

Name                    DAP_ROMENTRY07_REG
Relative Address        0x0000001C
Absolute Address        0xF880001C
Width                   32 bits
Access Type             ro

Reset Value             0x0000B003
Description             ROM entry 07

         Register DAP_ROMENTRY07_REG Details

      Field Name         Bits     Type   Reset Value                     Description
AddressOffset           31:12     ro     0xB           Base address of the component, relative to the
                                                       ROM address.
                                                       Negative values are permitted using two's
                                                       complement.
                                                       ComponentAddress = ROMAddress +
                                                       (AddressOffset SHL 12)
reserved                11:2      ro     0x0           Reserved
Format                  1         ro     0x1           Format of ROM entry
                                                       Enumerated Value List:
                                                       32BIT=1.
                                                       8BIT=0.
EntryPresent            0         ro     0x1           Set HIGH to indicate an entry is present.

                   <-----  ------>Register (DAP*) ROMENTRY08*

Name                    DAP_ROMENTRY08_REG
Relative Address        0x00000020
Absolute Address        0xF8800020
Width                   32 bits
Access Type             ro
Reset Value             0x0000C003
Description             ROM entry 08

         Register DAP_ROMENTRY08_REG Details

      Field Name         Bits     Type   Reset Value                     Description
AddressOffset           31:12     ro     0xC           Base address of the component, relative to the
                                                       ROM address.
                                                       Negative values are permitted using two's
                                                       complement.
                                                       ComponentAddress = ROMAddress +
                                                       (AddressOffset SHL 12)
reserved                11:2      ro     0x0           Reserved

      Field Name         Bits     Type   Reset Value                      Description
Format                  1         ro     0x1            Format of ROM entry
                                                       Enumerated Value List:
                                                       32BIT=1.
                                                       8BIT=0.
EntryPresent            0         ro     0x1            Set HIGH to indicate an entry is present.

                   <-----  ------>Register (DAP*) ROMENTRY09*

Name                    DAP_ROMENTRY09_REG
Relative Address        0x00000024
Absolute Address        0xF8800024
Width                   32 bits
Access Type             ro
Reset Value             0x00080003
Description             ROM entry 09

         Register DAP_ROMENTRY09_REG Details

      Field Name         Bits     Type   Reset Value                      Description
AddressOffset           31:12     ro     0x80          Base address of the component, relative to the
                                                       ROM address.
                                                       Negative values are permitted using two's
                                                       complement.
                                                       ComponentAddress = ROMAddress +
                                                       (AddressOffset SHL 12)
reserved                11:2      ro     0x0           Reserved
Format                  1         ro     0x1            Format of ROM entry
                                                       Enumerated Value List:
                                                       32BIT=1.
                                                       8BIT=0.
EntryPresent            0         ro     0x1           Set HIGH to indicate an entry is present.

                   <-----  ------>Register (DAP*) ROMENTRY10*

Name                    DAP_ROMENTRY10_REG
Relative Address        0x00000028
Absolute Address        0xF8800028
Width                   32 bits
Access Type             rw

Reset Value             0x00000000
Description             ROM entry 10

        Register DAP_ROMENTRY10_REG Details

      Field Name         Bits     Type   Reset Value                   Description
VAL                        31:0      rw     0x0           Invalid entry

                   <-----  ------>Register (DAP*) ROMENTRY11*

Name                    DAP_ROMENTRY11_REG
Relative Address        0x0000002C
Absolute Address        0xF880002C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             ROM entry 11

        Register DAP_ROMENTRY11_REG Details

      Field Name         Bits     Type   Reset Value                   Description
VAL                        31:0      rw     0x0           Invalid entry

                   <-----  ------>Register (DAP*) ROMENTRY12*

Name                    DAP_ROMENTRY12_REG
Relative Address        0x00000030
Absolute Address        0xF8800030
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             ROM entry 12

        Register DAP_ROMENTRY12_REG Details

      Field Name         Bits     Type   Reset Value                   Description
VAL                        31:0      rw     0x0           Invalid entry

                   <-----  ------>Register (DAP*) ROMENTRY13*

Name                    DAP_ROMENTRY13_REG
Relative Address        0x00000034
Absolute Address        0xF8800034
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             ROM entry 13

        Register DAP_ROMENTRY13_REG Details

      Field Name         Bits     Type   Reset Value                   Description
VAL                        31:0      rw     0x0           Invalid entry

                   <-----  ------>Register (DAP*) ROMENTRY14*

Name                    DAP_ROMENTRY14_REG
Relative Address        0x00000038
Absolute Address        0xF8800038
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             ROM entry 14

        Register DAP_ROMENTRY14_REG Details

      Field Name         Bits     Type   Reset Value                   Description
VAL                        31:0      rw     0x0           Invalid entry

                   <-----  ------>Register (DAP*) ROMENTRY15*

Name                    DAP_ROMENTRY15_REG
Relative Address        0x0000003C
Absolute Address        0xF880003C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             ROM entry 15

        Register DAP_ROMENTRY15_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        31:0     rw      0x0           Invalid entry

                   <-----  ------>Register (DAP*) PERIPHID4*

Name                    DAP_PERIPHID4_REG
Relative Address        0x00000FD0
Absolute Address        0xF8800FD0
Width                   8 bits
Access Type             ro
Reset Value             0x00000003
Description             Peripheral ID4

        Register DAP_PERIPHID4_REG Details

      Field Name         Bits    Type    Reset Value                     Description
4KB_count               7:4      ro      0x0           4KB Count, set to 0
VAL                     3:0      ro      0x3           JEP106 continuation code

                   <-----  ------>Register (DAP*) PERIPHID5*

Name                    DAP_PERIPHID5_REG
Relative Address        0x00000FD4
Absolute Address        0xF8800FD4
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID5

        Register DAP_PERIPHID5_REG Details

      Field Name         Bits    Type    Reset Value                     Description
reserved                7:0      ro      0x0           Reserved

<-----  ------>Register (DAP*) PERIPHID6*    
Name                    DAP_PERIPHID6_REG

Relative Address        0x00000FD8
Absolute Address        0xF8800FD8
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID6

        Register DAP_PERIPHID6_REG Details

      Field Name         Bits    Type    Reset Value              Description
reserved                7:0      ro      0x0           Reserved

                   <-----  ------>Register (DAP*) PERIPHID7*

Name                    DAP_PERIPHID7_REG
Relative Address        0x00000FDC
Absolute Address        0xF8800FDC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID7

        Register DAP_PERIPHID7_REG Details

      Field Name         Bits    Type    Reset Value              Description
reserved                7:0      ro      0x0           Reserved

                   <-----  ------>Register (DAP*) PERIPHID0*

Name                    DAP_PERIPHID0_REG
Relative Address        0x00000FE0
Absolute Address        0xF8800FE0
Width                   8 bits
Access Type             ro
Reset Value             0x000000B2
Description             Peripheral ID0

        Register DAP_PERIPHID0_REG Details

      Field Name         Bits    Type    Reset Value                     Description
PartNumber0             7:0      ro      0xB2          PartNumber0

                   <-----  ------>Register (DAP*) PERIPHID1*

Name                    DAP_PERIPHID1_REG
Relative Address        0x00000FE4
Absolute Address        0xF8800FE4
Width                   8 bits
Access Type             ro
Reset Value             0x00000093
Description             Peripheral ID1

        Register DAP_PERIPHID1_REG Details

      Field Name         Bits    Type    Reset Value                     Description
JEP106ID                7:4      ro      0x9           JEP106 Identity Code [3:0]
PartNumber1             3:0      ro      0x3           PartNumber1

                   <-----  ------>Register (DAP*) PERIPHID2*

Name                    DAP_PERIPHID2_REG
Relative Address        0x00000FE8
Absolute Address        0xF8800FE8
Width                   8 bits
Access Type             ro
Reset Value             0x00000028
Description             Peripheral ID2

        Register DAP_PERIPHID2_REG Details

      Field Name         Bits    Type    Reset Value                     Description
RevNum                  7:4      ro      0x2           Revision number of Peripheral
JEDEC                   3        ro      0x1           Indicates that a JEDEC assigned value is used
JEP106ID                2:0      ro      0x0           JEP106 Identity Code [6:4]

                   <-----  ------>Register (DAP*) PERIPHID3*

Name                    DAP_PERIPHID3_REG
Relative Address        0x00000FEC
Absolute Address        0xF8800FEC
Width                   8 bits
Access Type             ro
Reset Value             0x00000007
Description             Peripheral ID3

        Register DAP_PERIPHID3_REG Details

      Field Name         Bits    Type    Reset Value                    Description
RevAnd                  7:4      ro      0x0           RevAnd, at top level
CustMod                 3:0      ro      0x7           Customer Modified

                   <-----  ------>Register (DAP*) COMPID0*

Name                    DAP_COMPID0_REG
Relative Address        0x00000FF0
Absolute Address        0xF8800FF0
Width                   8 bits
Access Type             ro
Reset Value             0x0000000D
Description             Component ID0

        Register DAP_COMPID0_REG Details

      Field Name         Bits    Type    Reset Value                    Description
Preamble                7:0      ro      0xD           Preamble

                   <-----  ------>Register (DAP*) COMPID1*

Name                    DAP_COMPID1_REG
Relative Address        0x00000FF4
Absolute Address        0xF8800FF4
Width                   8 bits
Access Type             ro
Reset Value             0x00000010

Description             Component ID1

        Register DAP_COMPID1_REG Details

      Field Name         Bits    Type   Reset Value              Description
Preamble                7:0      ro     0x10          Preamble

                   <-----  ------>Register (DAP*) COMPID2*

Name                    DAP_COMPID2_REG
Relative Address        0x00000FF8
Absolute Address        0xF8800FF8
Width                   8 bits
Access Type             ro
Reset Value             0x00000005
Description             Component ID2

        Register DAP_COMPID2_REG Details

      Field Name         Bits    Type   Reset Value              Description
Preamble                7:0      ro     0x5           Preamble

                   <-----  ------>Register (DAP*) COMPID3*

Name                    DAP_COMPID3_REG
Relative Address        0x00000FFC
Absolute Address        0xF8800FFC
Width                   8 bits
Access Type             ro
Reset Value             0x000000B1
Description             Component ID3

        Register DAP_COMPID3_REG Details

      Field Name         Bits    Type   Reset Value              Description
Preamble                7:0      ro     0xB1          Preamble

<---- 
<====    ====>B.11 CoreSight Embedded Trace Buffer (ETB)
MODULE NAME             ETB     
Base Address            0xF8801000 debug_etb
Description             Embedded Trace Buffer
Vendor Info

                 Register Summary

      Register Name       Address       Width   Type     Reset Value            Description
ETB_RDP_REG              0x00000004      32      ro      0x00000400     RAM Depth Register
ETB_STS_REG              0x0000000C      4       ro      0x00000000     Status Register
ETB_RRD_REG              0x00000010      32      ro      0x00000000     RAM Read Data Register
ETB_RRP_REG              0x00000014      10      rw      0x00000000     RAM Read Pointer Register
ETB_RWP_REG              0x00000018      10      rw      0x00000000     RAM Write Pointer Register
ETB_TRG_REG              0x0000001C      10      rw      0x00000000     Trigger Counter Register
ETB_CTL_REG              0x00000020      1       rw      0x00000000     Control Register
ETB_RWD_REG              0x00000024      32      rw      0x00000000     RAM Write Data Register
ETB_FFSR_REG             0x00000300      2       ro      0x00000002     Formatter and Flush Status Register
ETB_FFCR_REG             0x00000304      14      mixed   0x00000200     Formatter and Flush Control Register
ETB_ITMISCOP0_REG        0x00000EE0      2       wo      0x00000000     Integration Test Miscellaneous Output Register 0
ETB_ITTRFLINACK_REG      0x00000EE4      2       wo      0x00000000     Integration Test Trigger In and Flush In Acknowledge Register
ETB_ITTRFLIN_REG         0x00000EE8      2       wo      0x00000000     Integration Test Trigger In and Flush In Register
ETB_ITATBDATA0_REG       0x00000EEC      5       ro      0x00000000     Integration Test ATB Data Register
ETB_ITATBCTR2_REG        0x00000EF0      2       wo      0x00000000     Integration Test ATB Control Register 2
ETB_ITATBCTR1_REG        0x00000EF4      7       ro      0x00000000     Integration Test ATB Control Register 1
ETB_ITATBCTR0_REG        0x00000EF8      10      ro      0x00000000     Integration Test ATB Control Register 0
ETB_IMCR_REG             0x00000F00      1       rw      0x00000000     Integration Mode Control Register
ETB_CTSR_REG             0x00000FA0      4       rw      0x0000000F     Claim Tag Set Register
ETB_CTCR_REG             0x00000FA4      4       rw      0x00000000     Claim Tag Clear Register
ETB_LAR_REG              0x00000FB0      32      wo      0x00000000     Lock Access Register
ETB_LSR_REG              0x00000FB4      3       ro      0x00000003     Lock Status Register
ETB_ASR_REG              0x00000FB8      8       ro      0x00000000     Authentication Status Register
ETB_DEVID_REG            0x00000FC8      6       ro      0x00000000     Device ID
ETB_DTIR_REG             0x00000FCC      8       ro      0x00000021     Device Type Identifier Register
ETB_PERIPHID4_REG        0x00000FD0      8       ro      0x00000004     Peripheral ID4
ETB_PERIPHID5_REG        0x00000FD4      8       ro      0x00000000     Peripheral ID5
ETB_PERIPHID6_REG        0x00000FD8      8       ro      0x00000000     Peripheral ID6
ETB_PERIPHID7_REG        0x00000FDC      8       ro      0x00000000     Peripheral ID7
ETB_PERIPHID0_REG        0x00000FE0      8       ro      0x00000007     Peripheral ID0
ETB_PERIPHID1_REG        0x00000FE4      8       ro      0x000000B9     Peripheral ID1
ETB_PERIPHID2_REG        0x00000FE8      8       ro      0x0000003B     Peripheral ID2
ETB_PERIPHID3_REG        0x00000FEC      8       ro      0x00000000     Peripheral ID3
ETB_COMPID0_REG          0x00000FF0      8       ro      0x0000000D     Component ID0
ETB_COMPID1_REG          0x00000FF4      8       ro      0x00000090     Component ID1
ETB_COMPID2_REG          0x00000FF8      8       ro      0x00000005     Component ID2
ETB_COMPID3_REG          0x00000FFC      8       ro      0x000000B1     Component ID3

                    <-----  ------>Register (ETB*) RDP*

Name                     ETB_RDP_REG
Relative Address         0x00000004
Absolute Address         0xF8801004
Width                    32 bits
Access Type              ro
Reset Value              0x00000400
Description              RAM Depth Register

        Register ETB_RDP_REG Details

       Field Name         Bits     Type   Reset Value                      Description
VAL                         31:0      ro     0x400          Defines the depth, in words, of the trace RAM.

                    <-----  ------>Register (ETB*) STS*

Name                     ETB_STS_REG
Relative Address         0x0000000C
Absolute Address         0xF880100C
Width                    4 bits
Access Type              ro
Reset Value              0x00000000
Description              Status Register

        Register ETB_STS_REG Details

       Field Name         Bits     Type    Reset Value                       Description
FtEmpty                  3         ro      0x0           Formatter pipeline empty. All data stored to
                                                         RAM.
AcqComp                  2         ro      0x0           Acquisition complete.
                                                         The acquisition complete flag indicates that
                                                         capture has been completed when the formatter
                                                         stops because of any of the methods defined in the
                                                         Formatter and Flush Control Register, or
                                                         TraceCaptEn = 0. This also results in FtStopped in
                                                         the Formatter and Flush Status Register going
                                                         HIGH.
Triggered                1         ro      0x0            The Triggered bit is set when a trigger has been
                                                          observed. This does not indicate that a trigger has
                                                          been embedded in the trace data by the formatter,
                                                          but is determined by the programming of the
                                                          Formatter and Flush Control Register.
Full                     0         ro      0x0           RAM Full.
                                                          The flag indicates when the RAM write pointer
                                                          has wrapped around.

                    <-----  ------>Register (ETB*) RRD*

Name                     ETB_RRD_REG
Relative Address         0x00000010
Absolute Address         0xF8801010
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              RAM Read Data Register

        Register ETB_RRD_REG Details

      Field Name         Bits     Type   Reset Value                      Description
VAL                        31:0      ro     0x0           Data read from the ETB Trace RAM.

                   <-----  ------>Register (ETB*) RRP*

Name                    ETB_RRP_REG
Relative Address        0x00000014
Absolute Address        0xF8801014
Width                   10 bits
Access Type             rw
Reset Value             0x00000000
Description             RAM Read Pointer Register

        Register ETB_RRP_REG Details

      Field Name         Bits     Type   Reset Value                      Description
VAL                        9:0       rw     0x0           Sets the read pointer used to read entries from the
                                                          Trace RAM over the APB interface.

                   <-----  ------>Register (ETB*) RWP*

Name                    ETB_RWP_REG
Relative Address        0x00000018
Absolute Address        0xF8801018
Width                   10 bits
Access Type             rw
Reset Value             0x00000000
Description             RAM Write Pointer Register

        Register ETB_RWP_REG Details

      Field Name         Bits     Type   Reset Value                      Description
VAL                     9:0       rw     0x0           Sets the write pointer used to write entries from
                                                       the CoreSight bus into the Trace RAM

<-----  ------>Register (ETB*) TRG*    
Name                    ETB_TRG_REG

Relative Address        0x0000001C
Absolute Address        0xF880101C
Width                   10 bits
Access Type             rw
Reset Value             0x00000000
Description             Trigger Counter Register

        Register ETB_TRG_REG Details

      Field Name         Bits     Type     Reset Value                       Description
VAL                     9:0       rw       0x0            The counter is used as follows:
                                                          - Trace after
                                                          The counter is set to a large value, slightly less
                                                          than the number of entries in the RAM.
                                                          - Trace before
                                                          The counter is set to a small value.
                                                          - Trace about
                                                          The counter is set to half the depth of the Trace
                                                          RAM.
                                                          This register must not be written to when trace
                                                          capture is enabled (FtStopped=0,
                                                          TraceCaptEn=1). If a write is attempted, the
                                                          register is not updated. A read access is permitted
                                                          with trace capture enabled.

                   <-----  ------>Register (ETB*) CTL*

Name                    ETB_CTL_REG
Relative Address        0x00000020
Absolute Address        0xF8801020
Width                   1 bits
Access Type             rw
Reset Value             0x00000000
Description             Control Register

        Register ETB_CTL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
TraceCaptEn             0         rw     0x0           ETB Trace Capture Enable.
                                                       1 = enable trace capture
                                                       0 = disable trace capture.
                                                       This is the master enable bit forcing FtStopped
                                                       HIGH when TraceCaptEn is LOW.
                                                       When capture is disabled, any remaining data in
                                                       the ATB formatter is stored to RAM.
                                                       When all data is stored the formatter outputs
                                                       FtStopped. Capture is fully disabled, or complete,
                                                       when FtStopped goes HIGH.

                   <-----  ------>Register (ETB*) RWD*

Name                    ETB_RWD_REG
Relative Address        0x00000024
Absolute Address        0xF8801024
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             RAM Write Data Register

        Register ETB_RWD_REG Details

      Field Name         Bits     Type   Reset Value                      Description
VAL                     31:0      rw     0x0           Data written to the ETB Trace RAM.
                                                       When trace capture is disabled, the contents of
                                                       this register are placed into the ETB Trace RAM
                                                       when this register is written to.
                                                       Writing to this register increments the RAM Write
                                                       Pointer Register.
                                                       If trace capture is enabled, and this register is
                                                       accessed, then a read from this register outputs
                                                       0xFFFFFFFF. Reads of this register never
                                                       increment the RAM Write Pointer Register. A
                                                       constant stream of 1s being output corresponds to
                                                       a synchronization output from the ETB. If a write
                                                       access is attempted, the data is not written into
                                                       Trace RAM.

<-----  ------>Register (ETB*) FFSR*    
Name                    ETB_FFSR_REG

Relative Address        0x00000300
Absolute Address        0xF8801300
Width                   2 bits
Access Type             ro
Reset Value             0x00000002
Description             Formatter and Flush Status Register

          Register ETB_FFSR_REG Details

      Field Name         Bits     Type   Reset Value                        Description
FtStopped               1         ro     0x1             Formatter stopped. The formatter has received a
                                                         stop request signal and all trace data and
                                                         post-amble has been output. Any more trace data
                                                         on the ATB interface is ignored and ATREADYS
                                                         goes HIGH.
FlInProg                0         ro     0x0             Flush In Progress. This is an indication of the
                                                         current state of AFVALIDS.

                   <-----  ------>Register (ETB*) FFCR*

Name                    ETB_FFCR_REG
Relative Address        0x00000304
Absolute Address        0xF8801304
Width                   14 bits
Access Type             mixed
Reset Value             0x00000200
Description             Formatter and Flush Control Register

          Register ETB_FFCR_REG Details

      Field Name         Bits     Type   Reset Value                        Description
StopTrig                13        rw     0x0             Stop the formatter when a Trigger Event has been
                                                         observed.
StopFl                  12        rw     0x0             Stop the formatter when a flush has completed
                                                         (return of AFREADYS). This forces the FIFO to
                                                         drain off any part-completed packets. Setting this
                                                         bit enables this function but this is clear on reset
                                                         (disabled).
reserved                11        ro     0x0             Reserved
TrigFl                  10        rw     0x0             Indicate a trigger on Flush completion
                                                         (AFREADYS being returned).
TrigEvt                 9         rw     0x1             Indicate a trigger on a Trigger Event.

       Field Name         Bits    Type    Reset Value                        Description
TrigIn                  8         rw     0x0              Indicate a trigger on TRIGIN being asserted.
reserved                7         ro     0x0              Reserved
FOnMan                  6         rw     0x0              Manually generate a flush of the system. Setting
                                                          this bit causes a flush to be generated. This is
                                                          cleared when the flush has been serviced. This bit
                                                          is clear on reset.
FOnTrig                 5         rw     0x0              Generate flush using Trigger event. Set this bit to
                                                          cause a flush of data in the system when a Trigger
                                                          Event occurs. This bit is clear on reset.
FOnFlIn                  4        rw     0x0              Generate flush using the FLUSHIN interface. Set
                                                          this bit to enable use of the FLUSHIN connection.
                                                          This bit is clear on reset.
reserved                 3:2      ro     0x0              Reserved
EnFCont                  1        rw     0x0              Continuous Formatting. Continuous mode in the
                                                          ETB corresponds to normal mode with the
                                                          embedding of triggers. Can only be changed
                                                          when FtStopped is HIGH. This bit is clear on
                                                          reset.
EnFTC                    0        rw     0x0              Enable Formatting. Do not embed Triggers into
                                                          the formatted stream. Trace disable cycles and
                                                          triggers are indicated by TRACECTL, where
                                                          fitted. Can only be changed when FtStopped is
                                                          HIGH. This bit is clear on reset.

                    <-----  ------>Register (ETB*) ITMISCOP0*

Name                    ETB_ITMISCOP0_REG
Relative Address        0x00000EE0
Absolute Address        0xF8801EE0
Width                    2 bits
Access Type              wo
Reset Value             0x00000000
Description              Integration Test Miscellaneous Output Register 0

         Register ETB_ITMISCOP0_REG Details

       Field Name         Bits    Type    Reset Value                        Description
FULL                    1         wo     0x0              Set the value of FULL
ACQCOMP                 0         wo     0x0              Set the value of ACQCOMP

                   <-----  ------>Register (ETB*) ITTRFLINACK*

Name                    ETB_ITTRFLINACK_REG
Relative Address        0x00000EE4
Absolute Address        0xF8801EE4
Width                   2 bits
Access Type             wo
Reset Value             0x00000000
Description             Integration Test Trigger In and Flush In Acknowledge Register

        Register ETB_ITTRFLINACK_REG Details

      Field Name         Bits    Type     Reset Value                       Description
FLUSHINACK              1        wo      0x0              Set the value of FLUSHINACK
TRIGINACK               0        wo      0x0              Set the value of TRIGINACK

                   <-----  ------>Register (ETB*) ITTRFLIN*

Name                    ETB_ITTRFLIN_REG
Relative Address        0x00000EE8
Absolute Address        0xF8801EE8
Width                   2 bits
Access Type             wo
Reset Value             0x00000000
Description             Integration Test Trigger In and Flush In Register

        Register ETB_ITTRFLIN_REG Details

      Field Name         Bits    Type     Reset Value                       Description
FLUSHIN                 1        wo      0x0              Read the value of FLUSHIN
TRIGIN                  0        wo      0x0              Read the value of TRIGIN

                   <-----  ------>Register (ETB*) ITATBDATA0*

Name                    ETB_ITATBDATA0_REG
Relative Address        0x00000EEC
Absolute Address        0xF8801EEC
Width                   5 bits
Access Type             ro

Reset Value             0x00000000
Description             Integration Test ATB Data Register

        Register ETB_ITATBDATA0_REG Details

      Field Name         Bits    Type    Reset Value                     Description
ATDATA31                4        ro     0x0              Read the value of ATDATA[31]
ATDATA23                3        ro     0x0              Read the value of ATDATA[23]
ATDATA15                2        ro     0x0              Read the value of ATDATA[15]
ATDATA7                 1        ro     0x0              Read the value of ATDATA[7]
ATDATA0                 0        ro     0x0              Read the value of ATDATA[0]

                   <-----  ------>Register (ETB*) ITATBCTR2*

Name                    ETB_ITATBCTR2_REG
Relative Address        0x00000EF0
Absolute Address        0xF8801EF0
Width                   2 bits
Access Type             wo
Reset Value             0x00000000
Description             Integration Test ATB Control Register 2

        Register ETB_ITATBCTR2_REG Details

      Field Name         Bits    Type    Reset Value                     Description
AFVALIDS                1        wo     0x0              Set the value of AFVALIDS
ATREADYS                0        wo     0x0              Set the value of ATREADYS

                   <-----  ------>Register (ETB*) ITATBCTR1*

Name                    ETB_ITATBCTR1_REG
Relative Address        0x00000EF4
Absolute Address        0xF8801EF4
Width                   7 bits
Access Type             ro
Reset Value             0x00000000
Description             Integration Test ATB Control Register 1

        Register ETB_ITATBCTR1_REG Details

       Field Name         Bits     Type   Reset Value                        Description
ATID                     6:0       ro     0x0             Read the value of ATIDS

                    <-----  ------>Register (ETB*) ITATBCTR0*

Name                     ETB_ITATBCTR0_REG
Relative Address         0x00000EF8
Absolute Address         0xF8801EF8
Width                    10 bits
Access Type              ro
Reset Value              0x00000000
Description              Integration Test ATB Control Register 0

        Register ETB_ITATBCTR0_REG Details

       Field Name         Bits     Type   Reset Value                        Description
ATBYTES                  9:8       ro     0x0             Read the value of ATBYTES
reserved                 7:2       ro     0x0             Reserved
AFREADY                  1         ro     0x0             Read the value of AFREADYS
ATVALID                  0         ro     0x0             Read the value of ATVALIDS

                    <-----  ------>Register (ETB*) IMCR*

Name                     ETB_IMCR_REG
Relative Address         0x00000F00
Absolute Address         0xF8801F00
Width                    1 bits
Access Type              rw
Reset Value              0x00000000
Description              Integration Mode Control Register

        Register ETB_IMCR_REG Details

       Field Name         Bits     Type   Reset Value                        Description
VAL                         0         rw     0x0             Enable Integration Test registers.

                   <-----  ------>Register (ETB*) CTSR*

Name                    ETB_CTSR_REG
Relative Address        0x00000FA0
Absolute Address        0xF8801FA0
Width                   4 bits
Access Type             rw
Reset Value             0x0000000F
Description             Claim Tag Set Register

        Register ETB_CTSR_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     3:0      rw     0xF               The claim tag register is used for any
                                                          interrogating tools to determine if the device is
                                                          being programmed or has been programmed.
                                                          Read:
                                                          1= Claim tag is implemented, 0 = Claim tag is not
                                                          implemented
                                                          Write:
                                                          1= Set claim tag bit, 0= No effect

                   <-----  ------>Register (ETB*) CTCR*

Name                    ETB_CTCR_REG
Relative Address        0x00000FA4
Absolute Address        0xF8801FA4
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             Claim Tag Clear Register

        Register ETB_CTCR_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     3:0      rw     0x0               The claim tag register is used for any
                                                          interrogating tools to determine if the device is
                                                          being programmed or has been programmed.
                                                          Read: Current value of claim tag.
                                                          Write: 1= Clear claim tag bit, 0= No effect

                   <-----  ------>Register (ETB*) LAR*

Name                    ETB_LAR_REG
Relative Address        0x00000FB0
Absolute Address        0xF8801FB0
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Lock Access Register

        Register ETB_LAR_REG Details

      Field Name         Bits     Type   Reset Value                      Description
VAL                     31:0      wo     0x0           Write Access Code.
                                                       Write behavior depends on PADDRDBG31 pin:
                                                       - PADDRDBG31=0 (lower 2GB):
                                                       After reset (via PRESETDBGn), ETB is locked, i.e.,
                                                       writes to all other registers using lower 2GB
                                                       addresses are ignored.
                                                       To unlock, 0xC5ACCE55 must be written this
                                                       register.
                                                       After the required registers are written, to lock
                                                       again, write a value other than 0xC5ACCE55 to
                                                       this register.
                                                       - PADDRDBG31=1 (upper 2GB):
                                                       ETB is unlocked when upper 2GB addresses are
                                                       used to write to all the registers.
                                                       However, write to this register is ignored using a
                                                       upper 2GB address!
                                                       Note: read from this register always returns 0,
                                                       regardless of PADDRDBG31.

                   <-----  ------>Register (ETB*) LSR*

Name                    ETB_LSR_REG
Relative Address        0x00000FB4
Absolute Address        0xF8801FB4
Width                   3 bits
Access Type             ro
Reset Value             0x00000003
Description             Lock Status Register

        Register ETB_LSR_REG Details

       Field Name         Bits    Type    Reset Value                         Description
8BIT                     2        ro     0x0              Set to 0 since ETB implements a 32-bit lock access
                                                          register
STATUS                   1        ro     0x1              Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          When a lower 2GB address is used to read this
                                                          register, this bit indicates whether ETB is in locked
                                                          state
                                                          (1= locked, 0= unlocked).
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0.
IMP                      0        ro     0x1              Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          always returns 1, meaning lock mechanism are
                                                          implemented.
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0, meaning lock mechanism is
                                                          NOT implemented.

                    <-----  ------>Register (ETB*) ASR*

Name                     ETB_ASR_REG
Relative Address         0x00000FB8
Absolute Address         0xF8801FB8
Width                    8 bits
Access Type              ro
Reset Value              0x00000000
Description              Authentication Status Register

        Register ETB_ASR_REG Details

       Field Name         Bits    Type    Reset Value                         Description
VAL                        7:0      ro     0x0              Indicates functionality not implemented

                    <-----  ------>Register (ETB*) DEVID*

Name                     ETB_DEVID_REG
Relative Address         0x00000FC8
Absolute Address         0xF8801FC8
Width                    6 bits

Access Type             ro
Reset Value             0x00000000
Description             Device ID

        Register ETB_DEVID_REG Details

      Field Name         Bits    Type     Reset Value                       Description
SyncATCLK               5        ro      0x0              ETB RAM is synchronous to ATCLK
InputMux                4:0      ro      0x0              no input multiplexing

                   <-----  ------>Register (ETB*) DTIR*

Name                    ETB_DTIR_REG
Relative Address        0x00000FCC
Absolute Address        0xF8801FCC
Width                   8 bits
Access Type             ro
Reset Value             0x00000021
Description             Device Type Identifier Register

        Register ETB_DTIR_REG Details

      Field Name         Bits    Type     Reset Value                       Description
VAL                        7:0      ro      0x21             A trace sink and specifically an ETB

                   <-----  ------>Register (ETB*) PERIPHID4*

Name                    ETB_PERIPHID4_REG
Relative Address        0x00000FD0
Absolute Address        0xF8801FD0
Width                   8 bits
Access Type             ro
Reset Value             0x00000004
Description             Peripheral ID4

        Register ETB_PERIPHID4_REG Details

      Field Name         Bits    Type    Reset Value                     Description
4KB_count               7:4      ro      0x0           4KB Count, set to 0
JEP106ID                3:0      ro      0x4           JEP106 continuation code

                   <-----  ------>Register (ETB*) PERIPHID5*

Name                    ETB_PERIPHID5_REG
Relative Address        0x00000FD4
Absolute Address        0xF8801FD4
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID5

        Register ETB_PERIPHID5_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (ETB*) PERIPHID6*

Name                    ETB_PERIPHID6_REG
Relative Address        0x00000FD8
Absolute Address        0xF8801FD8
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID6

        Register ETB_PERIPHID6_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        7:0      ro      0x0           reserved

<-----  ------>Register (ETB*) PERIPHID7*    
Name                    ETB_PERIPHID7_REG
Relative Address        0x00000FDC
Absolute Address        0xF8801FDC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID7

        Register ETB_PERIPHID7_REG Details

      Field Name         Bits    Type    Reset Value                 Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (ETB*) PERIPHID0*

Name                    ETB_PERIPHID0_REG
Relative Address        0x00000FE0
Absolute Address        0xF8801FE0
Width                   8 bits
Access Type             ro
Reset Value             0x00000007
Description             Peripheral ID0

        Register ETB_PERIPHID0_REG Details

      Field Name         Bits    Type    Reset Value                 Description
VAL                        7:0      ro      0x7           PartNumber0

                   <-----  ------>Register (ETB*) PERIPHID1*

Name                    ETB_PERIPHID1_REG
Relative Address        0x00000FE4
Absolute Address        0xF8801FE4
Width                   8 bits
Access Type             ro
Reset Value             0x000000B9
Description             Peripheral ID1

        Register ETB_PERIPHID1_REG Details

      Field Name         Bits    Type    Reset Value                     Description
JEP106ID                7:4      ro      0xB           JEP106 Identity Code [3:0]
PartNumber1             3:0      ro      0x9           PartNumber1

                   <-----  ------>Register (ETB*) PERIPHID2*

Name                    ETB_PERIPHID2_REG
Relative Address        0x00000FE8
Absolute Address        0xF8801FE8
Width                   8 bits
Access Type             ro
Reset Value             0x0000003B
Description             Peripheral ID2

        Register ETB_PERIPHID2_REG Details

      Field Name         Bits    Type    Reset Value                     Description
RevNum                  7:4      ro      0x3           Revision number of Peripheral
JEDEC                   3        ro      0x1           Indicates that a JEDEC assigned value is used
JEP106ID                2:0      ro      0x3           JEP106 Identity Code [6:4]

                   <-----  ------>Register (ETB*) PERIPHID3*

Name                    ETB_PERIPHID3_REG
Relative Address        0x00000FEC
Absolute Address        0xF8801FEC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID3

        Register ETB_PERIPHID3_REG Details

      Field Name         Bits    Type    Reset Value                     Description
RevAnd                  7:4      ro      0x0           RevAnd, at top level
CustMod                 3:0      ro      0x0           Customer Modified

                   <-----  ------>Register (ETB*) COMPID0*

Name                    ETB_COMPID0_REG
Relative Address        0x00000FF0
Absolute Address        0xF8801FF0
Width                   8 bits
Access Type             ro
Reset Value             0x0000000D
Description             Component ID0

        Register ETB_COMPID0_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0xD           Preamble

                   <-----  ------>Register (ETB*) COMPID1*

Name                    ETB_COMPID1_REG
Relative Address        0x00000FF4
Absolute Address        0xF8801FF4
Width                   8 bits
Access Type             ro
Reset Value             0x00000090
Description             Component ID1

        Register ETB_COMPID1_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0x90          Preamble

                   <-----  ------>Register (ETB*) COMPID2*

Name                    ETB_COMPID2_REG
Relative Address        0x00000FF8
Absolute Address        0xF8801FF8
Width                   8 bits
Access Type             ro
Reset Value             0x00000005
Description             Component ID2

        Register ETB_COMPID2_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0x5           Preamble

                   <-----  ------>Register (ETB*) COMPID3*

Name                    ETB_COMPID3_REG
Relative Address        0x00000FFC
Absolute Address        0xF8801FFC
Width                   8 bits
Access Type             ro
Reset Value             0x000000B1
Description             Component ID3

        Register ETB_COMPID3_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0xB1          Preamble

<---- 
<====    ====>B.12 PL Fabric Trace Monitor (FTM)
MODULE NAME             FTM     
Base Address            0xF880B000 debug_ftm
Description             Fabric Trace Macrocell
Vendor Info

                 Register Summary

    Register Name         Address       Width    Type    Reset Value             Description
FTM_GLBCTRL_REG         0x00000000      1        rw      0x00000000    FTM Global Control Register
FTM_STATUS_REG          0x00000004      8        ro      0x00000082    FTM Status Register
FTM_CONTROL_REG         0x00000008      3        rw      0x00000000    FTM Configuration
FTM_P2FDBG0_REG         0x0000000C      8        rw      0x00000000    FPGA Debug Register P2F0
FTM_P2FDBG1_REG         0x00000010      8        rw      0x00000000    FPGA Debug Register P2F1
FTM_P2FDBG2_REG         0x00000014      8        rw      0x00000000    FPGA Debug Register P2F2
FTM_P2FDBG3_REG         0x00000018      8        rw      0x00000000    FPGA Debug Register P2F3
FTM_F2PDBG0_REG         0x0000001C      8        ro      0x00000000    FPGA Debug Register F2P0
FTM_F2PDBG1_REG         0x00000020      8        ro      0x00000000    FPGA Debug Register F2P1
FTM_F2PDBG2_REG         0x00000024      8        ro      0x00000000    FPGA Debug Register F2P2
FTM_F2PDBG3_REG         0x00000028      8        ro      0x00000000    FPGA Debug Register F2P3
FTM_CYCOUNTPRE_REG      0x0000002C      4        rw      0x00000000    AXI Cycle Count clock pre-scaler
FTM_SYNCRELOAD_REG      0x00000030      12       rw      0x00000000    FTM Synchronization Counter reload value
FTM_SYNCCOUT_REG        0x00000034      12       ro      0x00000000    FTM Synchronization Counter value
FTM_ATID_REG            0x00000400      7        rw      0x00000000    FTM ATID Value Register
FTM_ITTRIGOUTACK_REG    0x00000ED0      4        ro      0x00000000    Trigger Output Acknowledge Integration Test Register
FTM_ITTRIGGER_REG       0x00000ED4      4        wo      0x00000000    Trigger Output Integration Test Register
FTM_ITTRACEDIS_REG      0x00000ED8      1        ro      0x00000000    External Trace Disable Integration Test Register
FTM_ITCYCCOUNT_REG      0x00000EDC      32       rw      0x00000001    Cycle Counter Test Register
FTM_ITATBDATA0_REG      0x00000EEC      5        wo      0x00000000    ATB Data Integration Test Register 0
FTM_ITATBCTR2_REG       0x00000EF0      2        ro      0x00000001    ATB Control Integration Test Register 2
FTM_ITATBCTR1_REG       0x00000EF4      7        rw      0x00000000    ATB Control Integration Test Register 1
FTM_ITATBCTR0_REG       0x00000EF8      10       wo      0x00000000    ATB Control Integration Test Register 0
FTM_ITCR_REG            0x00000F00      1        rw      0x00000000    FTM Test Control Register
FTM_CLAIMTAGSET_REG     0x00000FA0      8        rw      0x000000FF    Claim Tag Set Register
FTM_CLAIMTAGCLR_REG     0x00000FA4      8        rw      0x00000000    Claim Tag Clear Register
FTM_LOCK_ACCESS_REG     0x00000FB0      32       wo      0x00000000    Lock Access Register
FTM_LOCK_STATUS_REG     0x00000FB4      3        ro      0x00000003    Lock Status Register
FTM_AUTHSTATUS_REG      0x00000FB8      8        ro      0x00000088    Authentication Status Register
FTM_DEVID_REG           0x00000FC8      1        ro      0x00000000    Device Configuration Register
FTM_DEV_TYPE_REG        0x00000FCC      8        ro      0x00000033    Device Type Identification Register
FTM_PERIPHID4_REG       0x00000FD0      8        ro      0x00000000    Peripheral ID4
FTM_PERIPHID5_REG       0x00000FD4      8        ro      0x00000000    Peripheral ID5
FTM_PERIPHID6_REG       0x00000FD8      8        ro      0x00000000    Peripheral ID6
FTM_PERIPHID7_REG       0x00000FDC      8        ro      0x00000000    Peripheral ID7
FTM_PERIPHID0_REG       0x00000FE0      8        ro      0x00000001    Peripheral ID0
FTM_PERIPHID1_REG       0x00000FE4      8        ro      0x00000090    Peripheral ID1
FTM_PERIPHID2_REG       0x00000FE8      8        ro      0x0000000C    Peripheral ID2
FTM_PERIPHID3_REG       0x00000FEC      8        ro      0x00000000    Peripheral ID3
FTM_COMPONID0_REG       0x00000FF0      8        ro      0x0000000D    Component ID0
FTM_COMPONID1_REG       0x00000FF4      8        ro      0x00000090    Component ID1
FTM_COMPONID2_REG       0x00000FF8      8        ro      0x00000005    Component ID2
FTM_COMPONID3_REG       0x00000FFC      8        ro      0x000000B1    Component ID3

                   <-----  ------>Register (FTM*) GLBCTRL*

Name                    FTM_GLBCTRL_REG
Relative Address        0x00000000
Absolute Address        0xF880B000
Width                   1 bits
Access Type             rw

Reset Value             0x00000000
Description             FTM Global Control Register

        Register FTM_GLBCTRL_REG Details

       Field Name        Bits    Type    Reset Value                       Description
FTMENABLE               0        rw     0x0            Enable FTM

                    <-----  ------>Register (FTM*) STATUS*

Name                    FTM_STATUS_REG
Relative Address        0x00000004
Absolute Address        0xF880B004
Width                   8 bits
Access Type             ro
Reset Value             0x00000082
Description             FTM Status Register

        Register FTM_STATUS_REG Details

       Field Name        Bits    Type    Reset Value                       Description
IDLE                    7        ro     0x1            FTM IDLE Status
SPIDEN                  6        ro     0x0            Trustzone SPIDEN signal status
DBGEN                   5        ro     0x0            Trustzone DBGEN signal status
SPNIDEN                 4        ro     0x0            Trustzone SPNIDEN signal status
NIDEN                   3        ro     0x0            Trustzone NIDEN signal status
FIFOFULL                2        ro     0x0            1 = FIFO is full
FIFOEMPTY               1        ro     0x1            1 = FIFO is empty
LOCKED                  0        ro     0x0            Always read as zero

                    <-----  ------>Register (FTM*) CONTROL*

Name                    FTM_CONTROL_REG
Relative Address        0x00000008
Absolute Address        0xF880B008
Width                   3 bits
Access Type             rw
Reset Value             0x00000000
Description             FTM Configuration

        Register FTM_CONTROL_REG Details

      Field Name         Bits    Type   Reset Value                     Description
CYCEN                   2        rw     0x0           Enable Cycle Count packets
TRACEN                  1        rw     0x0           Enable Trace packets
PROG                    0        rw     0x0           Not used

                   <-----  ------>Register (FTM*) P2FDBG0*

Name                    FTM_P2FDBG0_REG
Relative Address        0x0000000C
Absolute Address        0xF880B00C
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             FPGA Debug Register P2F0

        Register FTM_P2FDBG0_REG Details

      Field Name         Bits    Type   Reset Value                     Description
PSS2FPGA                7:0      rw     0x0           Signals presented to the fabric. These signals do
                                                      not affect the FTM, they are provided for user
                                                      specific debug. To modify the contents of this
                                                      register, the SPIDEN pin must be asserted.

                   <-----  ------>Register (FTM*) P2FDBG1*

Name                    FTM_P2FDBG1_REG
Relative Address        0x00000010
Absolute Address        0xF880B010
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             FPGA Debug Register P2F1

        Register FTM_P2FDBG1_REG Details

      Field Name         Bits    Type   Reset Value                     Description
PSS2FPGA                7:0      rw     0x0           Signals presented to the fabric. These signals do
                                                      not affect the FTM, they are provided for user
                                                      specific debug. To modify the contents of this
                                                      register, the SPIDEN pin must be asserted.

                   <-----  ------>Register (FTM*) P2FDBG2*

Name                    FTM_P2FDBG2_REG
Relative Address        0x00000014
Absolute Address        0xF880B014
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             FPGA Debug Register P2F2

        Register FTM_P2FDBG2_REG Details

      Field Name         Bits    Type   Reset Value                     Description
PSS2FPGA                7:0      rw     0x0           Signals presented to the fabric. These signals do
                                                      not affect the FTM, they are provided for user
                                                      specific debug. To modify the contents of this
                                                      register, the SPIDEN pin must be asserted.

                   <-----  ------>Register (FTM*) P2FDBG3*

Name                    FTM_P2FDBG3_REG
Relative Address        0x00000018
Absolute Address        0xF880B018
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             FPGA Debug Register P2F3

        Register FTM_P2FDBG3_REG Details

      Field Name         Bits    Type   Reset Value                     Description
PSS2FPGA                7:0      rw     0x0           Signals presented to the fabric. These signals do
                                                      not affect the FTM, they are provided for user
                                                      specific debug. To modify the contents of this
                                                      register, the SPIDEN pin must be asserted.

                   <-----  ------>Register (FTM*) F2PDBG0*

Name                    FTM_F2PDBG0_REG
Relative Address        0x0000001C
Absolute Address        0xF880B01C
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             FPGA Debug Register F2P0

        Register FTM_F2PDBG0_REG Details

      Field Name         Bits    Type   Reset Value                     Description
FPGA2PSS                7:0      ro     0x0           Signals that are presented to the PSS from the
                                                      Fabric.

                   <-----  ------>Register (FTM*) F2PDBG1*

Name                    FTM_F2PDBG1_REG
Relative Address        0x00000020
Absolute Address        0xF880B020
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             FPGA Debug Register F2P1

        Register FTM_F2PDBG1_REG Details

      Field Name         Bits    Type   Reset Value                     Description
FPGA2PSS                7:0      ro     0x0           Signals that are presented to the PSS from the
                                                      Fabric.

                   <-----  ------>Register (FTM*) F2PDBG2*

Name                    FTM_F2PDBG2_REG
Relative Address        0x00000024
Absolute Address        0xF880B024
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             FPGA Debug Register F2P2

        Register FTM_F2PDBG2_REG Details

      Field Name         Bits    Type   Reset Value                     Description
FPGA2PSS                7:0      ro     0x0           Signals that are presented to the PSS from the
                                                      Fabric.

                   <-----  ------>Register (FTM*) F2PDBG3*

Name                    FTM_F2PDBG3_REG
Relative Address        0x00000028
Absolute Address        0xF880B028
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             FPGA Debug Register F2P3

        Register FTM_F2PDBG3_REG Details

      Field Name         Bits    Type   Reset Value                     Description
FPGA2PSS                7:0      ro     0x0           Signals that are presented to the PSS from the
                                                      Fabric.

                   <-----  ------>Register (FTM*) CYCOUNTPRE*

Name                    FTM_CYCOUNTPRE_REG
Relative Address        0x0000002C
Absolute Address        0xF880B02C
Width                   4 bits
Access Type             rw
Reset Value             0x00000000

Description             AXI Cycle Count clock pre-scaler

        Register FTM_CYCOUNTPRE_REG Details

      Field Name         Bits     Type   Reset Value                        Description
PRESCALE                3:0       rw     0x0               The incoming clock is divided by 2^ PRESCALE.
                                                           For example: PRESCALE = 15 indicates that the
                                                           Cycle Counter runs at the AXI clock divided by
                                                           2^15 = 32,768 (PRESCALE = 0 indicates no clock
                                                           scaling)

                   <-----  ------>Register (FTM*) SYNCRELOAD*

Name                    FTM_SYNCRELOAD_REG
Relative Address        0x00000030
Absolute Address        0xF880B030
Width                   12 bits
Access Type             rw
Reset Value             0x00000000
Description             FTM Synchronization Counter reload value

        Register FTM_SYNCRELOAD_REG Details

      Field Name         Bits     Type   Reset Value                        Description
SYNCCOUNTTERM           11:0      rw     0x0               Reset FTM Synchronization packet counter when
                                                           this number of packets has been transmitted.
                                                           THIS NUMBER HAS A MINIMUM VALUE of 12.

                   <-----  ------>Register (FTM*) SYNCCOUT*

Name                    FTM_SYNCCOUT_REG
Relative Address        0x00000034
Absolute Address        0xF880B034
Width                   12 bits
Access Type             ro
Reset Value             0x00000000
Description             FTM Synchronization Counter value

        Register FTM_SYNCCOUT_REG Details

       Field Name         Bits    Type    Reset Value                       Description
VAL                      11:0     ro     0x0             Current value of the Synchronization packet
                                                         counter. The initial value is zero. The counter
                                                         value increments every time a packet is issued by
                                                         the FTM. When the counter reaches
                                                         SYNCCOUNTTERM, a Synchronization packet is
                                                         emitted.

                    <-----  ------>Register (FTM*) ATID*

Name                     FTM_ATID_REG
Relative Address         0x00000400
Absolute Address         0xF880B400
Width                    7 bits
Access Type              rw
Reset Value              0x00000000
Description              FTM ATID Value Register

        Register FTM_ATID_REG Details

       Field Name         Bits    Type    Reset Value                       Description
VAL                      6:0      rw     0x0             ATID value supplied to ATB bus. The upper three
                                                         bits, ATID[6:4], are directly driven from this
                                                         register. The lower four bits, ATID[3:0], are OR-ed
                                                         with the FPGAATID[3:0] pins.

                    <-----  ------>Register (FTM*) ITTRIGOUTACK*

Name                     FTM_ITTRIGOUTACK_REG
Relative Address         0x00000ED0
Absolute Address         0xF880BED0
Width                    4 bits
Access Type              ro
Reset Value              0x00000000
Description              Trigger Output Acknowledge Integration Test Register

        Register FTM_ITTRIGOUTACK_REG Details

      Field Name         Bits    Type     Reset Value                       Description
TRIGACK                 3:0      ro      0x0              Read the current value of the
                                                          FTMTrigOutAck[3:0] inputs

                   <-----  ------>Register (FTM*) ITTRIGGER*

Name                    FTM_ITTRIGGER_REG
Relative Address        0x00000ED4
Absolute Address        0xF880BED4
Width                   4 bits
Access Type             wo
Reset Value             0x00000000
Description             Trigger Output Integration Test Register

        Register FTM_ITTRIGGER_REG Details

      Field Name         Bits    Type     Reset Value                       Description
TRIGGER                 3:0      wo      0x0              When ITEN is 1, this field determines the
                                                          FTMTrigOut[3:0]

                   <-----  ------>Register (FTM*) ITTRACEDIS*

Name                    FTM_ITTRACEDIS_REG
Relative Address        0x00000ED8
Absolute Address        0xF880BED8
Width                   1 bits
Access Type             ro
Reset Value             0x00000000
Description             External Trace Disable Integration Test Register

        Register FTM_ITTRACEDIS_REG Details

      Field Name         Bits    Type     Reset Value                       Description
TRACEDIS                0        ro      0x0              Always read as zero.

<-----  ------>Register (FTM*) ITCYCCOUNT*    
Name                    FTM_ITCYCCOUNT_REG

Relative Address        0x00000EDC
Absolute Address        0xF880BEDC
Width                   32 bits
Access Type             rw
Reset Value             0x00000001
Description             Cycle Counter Test Register

        Register FTM_ITCYCCOUNT_REG Details

      Field Name         Bits     Type   Reset Value                       Description
FTMCYCCOUNT             31:0      rw     0x1             Read/write the value of the cycle counter

                   <-----  ------>Register (FTM*) ITATBDATA0*

Name                    FTM_ITATBDATA0_REG
Relative Address        0x00000EEC
Absolute Address        0xF880BEEC
Width                   5 bits
Access Type             wo
Reset Value             0x00000000
Description             ATB Data Integration Test Register 0

        Register FTM_ITATBDATA0_REG Details

      Field Name         Bits     Type   Reset Value                       Description
ATDATA31                4         wo     0x0             When ITEN is 1, this value determines the
                                                         ATDATAM[31] output
ATDATA23                3         wo     0x0             When ITEN is 1, this value determines the
                                                         ATDATAM[23] output
ATDATA15                2         wo     0x0             When ITEN is 1, this value determines the
                                                         ATDATAM[15] output
ATDATA7                 1         wo     0x0             When ITEN is 1, this value determines the
                                                         ATDATAM[7] output
ATDATA0                 0         wo     0x0             When ITEN is 1, this value determines the
                                                         ATDATAM[0] output

                   <-----  ------>Register (FTM*) ITATBCTR2*

Name                    FTM_ITATBCTR2_REG
Relative Address        0x00000EF0

Absolute Address        0xF880BEF0
Width                   2 bits
Access Type             ro
Reset Value             0x00000001
Description             ATB Control Integration Test Register 2

        Register FTM_ITATBCTR2_REG Details

      Field Name         Bits     Type   Reset Value                      Description
AFVALID                 1         ro     0x0             Read the current value of the AFVALIDM input
ATREADY                 0         ro     0x1             Read the current value of the ATREADYM input

                   <-----  ------>Register (FTM*) ITATBCTR1*

Name                    FTM_ITATBCTR1_REG
Relative Address        0x00000EF4
Absolute Address        0xF880BEF4
Width                   7 bits
Access Type             rw
Reset Value             0x00000000
Description             ATB Control Integration Test Register 1

        Register FTM_ITATBCTR1_REG Details

      Field Name         Bits     Type   Reset Value                      Description
ATID_test               6:0       rw     0x0             When ITEN is 1, this value determines the ATID
                                                         output

                   <-----  ------>Register (FTM*) ITATBCTR0*

Name                    FTM_ITATBCTR0_REG
Relative Address        0x00000EF8
Absolute Address        0xF880BEF8
Width                   10 bits
Access Type             wo
Reset Value             0x00000000
Description             ATB Control Integration Test Register 0

        Register FTM_ITATBCTR0_REG Details

       Field Name         Bits    Type    Reset Value                      Description
ATBYTES                  9:8      wo     0x0             When ITEN is 1, this value determines the
                                                         ATBYTESM[1:0] output
reserved                 7:2      wo     0x0              Reserved
AFREADY                  1        wo     0x0             When ITEN is 1, this value determines the
                                                         AFREADY output
ATVALID                  0        wo     0x0             When ITEN is 1, this value determines the
                                                         ATVALID output

                    <-----  ------>Register (FTM*) ITCR*

Name                     FTM_ITCR_REG
Relative Address         0x00000F00
Absolute Address         0xF880BF00
Width                    1 bits
Access Type              rw
Reset Value              0x00000000
Description              FTM Test Control Register

        Register FTM_ITCR_REG Details

       Field Name         Bits    Type    Reset Value                      Description
ITEN                     0        rw     0x0             Integration Test Enable

                    <-----  ------>Register (FTM*) CLAIMTAGSET*

Name                     FTM_CLAIMTAGSET_REG
Relative Address         0x00000FA0
Absolute Address        0xF880BFA0
Width                    8 bits
Access Type              rw
Reset Value              0x000000FF
Description              Claim Tag Set Register

        Register FTM_CLAIMTAGSET_REG Details

      Field Name         Bits     Type   Reset Value                          Description
VAL                     7:0       rw     0xFF             Read: 1 = Claim tag implemented, 0 = not
                                                          implemented
                                                          Write: 1 = Set claim tag bit, 0 = no effect

                   <-----  ------>Register (FTM*) CLAIMTAGCLR*

Name                    FTM_CLAIMTAGCLR_REG
Relative Address        0x00000FA4
Absolute Address        0xF880BFA4
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             Claim Tag Clear Register

        Register FTM_CLAIMTAGCLR_REG Details

      Field Name         Bits     Type   Reset Value                          Description
VAL                     7:0       rw     0x0              Read: value of CLAIMTAGSETVAL
                                                          Write: 1 = Clear claim tag bit, 0 = no effect

                   <-----  ------>Register (FTM*) LOCK_ACCESS*

Name                    FTM_LOCK_ACCESS_REG
Relative Address        0x00000FB0
Absolute Address        0xF880BFB0
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Lock Access Register

        Register FTM_LOCK_ACCESS_REG Details

      Field Name         Bits     Type   Reset Value                          Description
VAL                     31:0      wo     0x0              A value of 0xC5ACCE55 allows write access to
                                                          FTM, any other value blocks write access

                   <-----  ------>Register (FTM*) LOCK_STATUS*

Name                    FTM_LOCK_STATUS_REG
Relative Address        0x00000FB4
Absolute Address        0xF880BFB4
Width                   3 bits
Access Type             ro
Reset Value             0x00000003
Description             Lock Status Register

        Register FTM_LOCK_STATUS_REG Details

      Field Name         Bits    Type    Reset Value                        Description
8BITACCESS              2        ro     0x0              8-bit lock access is not used
LOCKSTATUS              1        ro     0x1              1:Access Locked, 0:Access OK
LOCKIMP                 0        ro     0x1              1:Lock exists if PADDRDBG31 is low, else 0

                   <-----  ------>Register (FTM*) AUTHSTATUS*

Name                    FTM_AUTHSTATUS_REG
Relative Address        0x00000FB8
Absolute Address        0xF880BFB8
Width                   8 bits
Access Type             ro
Reset Value             0x00000088
Description             Authentication Status Register

        Register FTM_AUTHSTATUS_REG Details

      Field Name         Bits    Type    Reset Value                        Description
SPNIDEN                 7:6      ro     0x2              Secure Non-Invasive Debug
reserved                5:4      ro     0x0              Secure Invasive Debug
NIDEN                   3:2      ro     0x2              Non-Secure Non-Invasive Debug
reserved                1:0      ro     0x0              Non-Secure Invasive Debug

                   <-----  ------>Register (FTM*) DEVID*

Name                    FTM_DEVID_REG
Relative Address        0x00000FC8

Absolute Address        0xF880BFC8
Width                   1 bits
Access Type             ro
Reset Value             0x00000000
Description             Device Configuration Register

        Register FTM_DEVID_REG Details

      Field Name         Bits    Type     Reset Value                      Description
reserved                0        ro      0x0              Reserved

                   <-----  ------>Register (FTM*) DEV_TYPE*

Name                    FTM_DEV_TYPE_REG
Relative Address        0x00000FCC
Absolute Address        0xF880BFCC
Width                   8 bits
Access Type             ro
Reset Value             0x00000033
Description             Device Type Identification Register

        Register FTM_DEV_TYPE_REG Details

      Field Name         Bits    Type     Reset Value                      Description
SubType                 7:4      ro      0x3              Sub Type: Associated with a Data Engine or
                                                          Co-processor
MajorType               3:0      ro      0x3              Major Type: Trace Source

                   <-----  ------>Register (FTM*) PERIPHID4*

Name                    FTM_PERIPHID4_REG
Relative Address        0x00000FD0
Absolute Address        0xF880BFD0
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID4

         Register FTM_PERIPHID4_REG Details

      Field Name         Bits    Type    Reset Value                   Description
4KBCount                7:4      ro      0x0           4KB Count
JEP106                  3:0      ro      0x0           JEP106 Continuation Code

                   <-----  ------>Register (FTM*) PERIPHID5*

Name                    FTM_PERIPHID5_REG
Relative Address        0x00000FD4
Absolute Address        0xF880BFD4
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID5

         Register FTM_PERIPHID5_REG Details

      Field Name         Bits    Type    Reset Value                   Description
reserved                7:0      ro      0x0           Reserved

                   <-----  ------>Register (FTM*) PERIPHID6*

Name                    FTM_PERIPHID6_REG
Relative Address        0x00000FD8
Absolute Address        0xF880BFD8
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID6

         Register FTM_PERIPHID6_REG Details

      Field Name         Bits    Type    Reset Value                   Description
reserved                7:0      ro      0x0           Reserved

<-----  ------>Register (FTM*) PERIPHID7*    
Name                    FTM_PERIPHID7_REG

Relative Address        0x00000FDC
Absolute Address        0xF880BFDC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID7

        Register FTM_PERIPHID7_REG Details

      Field Name         Bits    Type    Reset Value                  Description
reserved                7:0      ro      0x0           Reserved

                   <-----  ------>Register (FTM*) PERIPHID0*

Name                    FTM_PERIPHID0_REG
Relative Address        0x00000FE0
Absolute Address        0xF880BFE0
Width                   8 bits
Access Type             ro
Reset Value             0x00000001
Description             Peripheral ID0

        Register FTM_PERIPHID0_REG Details

      Field Name         Bits    Type    Reset Value                  Description
PARTNUMLOWER            7:0      ro      0x1           Part Number Lower

                   <-----  ------>Register (FTM*) PERIPHID1*

Name                    FTM_PERIPHID1_REG
Relative Address        0x00000FE4
Absolute Address        0xF880BFE4
Width                   8 bits
Access Type             ro
Reset Value             0x00000090
Description             Peripheral ID1

         Register FTM_PERIPHID1_REG Details

      Field Name         Bits    Type    Reset Value                      Description
JEP106                  7:4      ro      0x9           JEP106 identity bits [3:0]
PARTNUMUPPER            3:0      ro      0x0           Part Number Upper [11:8]

                   <-----  ------>Register (FTM*) PERIPHID2*

Name                    FTM_PERIPHID2_REG
Relative Address        0x00000FE8
Absolute Address        0xF880BFE8
Width                   8 bits
Access Type             ro
Reset Value             0x0000000C
Description             Peripheral ID2

         Register FTM_PERIPHID2_REG Details

      Field Name         Bits    Type    Reset Value                      Description
REVISION                7:4      ro      0x0           Revision
JEDEC                   3        ro      0x1           JEDEC used
JEP106                  2:0      ro      0x4           JEP106 Identity [6:4]

                   <-----  ------>Register (FTM*) PERIPHID3*

Name                    FTM_PERIPHID3_REG
Relative Address        0x00000FEC
Absolute Address        0xF880BFEC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID3

         Register FTM_PERIPHID3_REG Details

      Field Name         Bits    Type    Reset Value                      Description
RevAnd                  7:4      ro      0x0           RevAnd
CustMod                 3:0      ro      0x0           Customer Modified

                   <-----  ------>Register (FTM*) COMPONID0*

Name                    FTM_COMPONID0_REG
Relative Address        0x00000FF0
Absolute Address        0xF880BFF0
Width                   8 bits
Access Type             ro
Reset Value             0x0000000D
Description             Component ID0

        Register FTM_COMPONID0_REG Details

      Field Name         Bits    Type   Reset Value                   Description
Preamble                7:0      ro     0xD           Preamble

                   <-----  ------>Register (FTM*) COMPONID1*

Name                    FTM_COMPONID1_REG
Relative Address        0x00000FF4
Absolute Address        0xF880BFF4
Width                   8 bits
Access Type             ro
Reset Value             0x00000090
Description             Component ID1

        Register FTM_COMPONID1_REG Details

      Field Name         Bits    Type   Reset Value                   Description
CompClass               7:4      ro     0x9           Component Class :CoreSight Component
Preamble                3:0      ro     0x0           Preamble

                   <-----  ------>Register (FTM*) COMPONID2*

Name                    FTM_COMPONID2_REG
Relative Address        0x00000FF8
Absolute Address        0xF880BFF8
Width                   8 bits
Access Type             ro
Reset Value             0x00000005

Description             Component ID2

        Register FTM_COMPONID2_REG Details

      Field Name         Bits    Type   Reset Value              Description
Preamble                7:0      ro     0x5           Preamble

                   <-----  ------>Register (FTM*) COMPONID3*

Name                    FTM_COMPONID3_REG
Relative Address        0x00000FFC
Absolute Address        0xF880BFFC
Width                   8 bits
Access Type             ro
Reset Value             0x000000B1
Description             Component ID3

        Register FTM_COMPONID3_REG Details

      Field Name         Bits    Type   Reset Value              Description
Preamble                7:0      ro     0xB1          Preamble

<---- 
<====    ====>B.13 CoreSight Trace Funnel (FUNNEL)
MODULE NAME             FUNNEL     
Base Address            0xF8804000 debug_funnel
Description             CoreSight Trace Funnel
Vendor Info

                 Register Summary

    Register Name         Address       Width     Type    Reset Value            Description
FUNNEL_CONTROL_REG       0x00000000      12       rw       0x00000300    CSTF Control Register
FUNNEL_PRICONTROL_REG    0x00000004      24       rw       0x00FAC688    CSTF Priority Control Register
FUNNEL_ITATBDATA0_REG    0x00000EEC      5        rw       0x00000000    Integration Test ATB Data 0 Register
FUNNEL_ITATBCTR2_REG     0x00000EF0      2        rw       0x00000000    Integration Test ATB Control 2 Register
FUNNEL_ITATBCTR1_REG     0x00000EF4      7        rw       0x00000000    Integration Test ATB Control 1 Register
FUNNEL_ITATBCTR0_REG     0x00000EF8      10       mixed    0x00000000    Integration Test ATB Control 0 Register
FUNNEL_IMCR_REG          0x00000F00      1        rw       0x00000000    Integration Mode Control Register
FUNNEL_CTSR_REG          0x00000FA0      4        rw       0x0000000F    Claim Tag Set Register
FUNNEL_CTCR_REG          0x00000FA4      4        rw       0x00000000    Claim Tag Clear Register
FUNNEL_LAR_REG           0x00000FB0      32       wo       0x00000000    Lock Access Register
FUNNEL_LSR_REG           0x00000FB4      3        ro       0x00000003    Lock Status Register
FUNNEL_ASR_REG           0x00000FB8      8        ro       0x00000000    Authentication Status Register
FUNNEL_DEVID_REG         0x00000FC8      8        ro       0x00000028    Device ID
FUNNEL_DTIR_REG          0x00000FCC      8        ro       0x00000012    Device Type Identifier Register
FUNNEL_PERIPHID4_REG     0x00000FD0      8        ro       0x00000004    Peripheral ID4
FUNNEL_PERIPHID5_REG     0x00000FD4      8        ro       0x00000000    Peripheral ID5
FUNNEL_PERIPHID6_REG     0x00000FD8      8        ro       0x00000000    Peripheral ID6
FUNNEL_PERIPHID7_REG     0x00000FDC      8        ro       0x00000000    Peripheral ID7
FUNNEL_PERIPHID0_REG     0x00000FE0      8        ro       0x00000008    Peripheral ID0
FUNNEL_PERIPHID1_REG     0x00000FE4      8        ro       0x000000B9    Peripheral ID1
FUNNEL_PERIPHID2_REG     0x00000FE8      8        ro       0x0000001B    Peripheral ID2
FUNNEL_PERIPHID3_REG     0x00000FEC      8        ro       0x00000000    Peripheral ID3
FUNNEL_COMPID0_REG       0x00000FF0      8        ro       0x0000000D    Component ID0
FUNNEL_COMPID1_REG       0x00000FF4      8        ro       0x00000090    Component ID1
FUNNEL_COMPID2_REG       0x00000FF8      8        ro       0x00000005    Component ID2
FUNNEL_COMPID3_REG       0x00000FFC      8        ro       0x000000B1    Component ID3

                   <-----  ------>Register (FUNNEL*) CONTROL*

Name                    FUNNEL_CONTROL_REG
Relative Address        0x00000000
Absolute Address        0xF8804000
Width                   12 bits
Access Type             rw
Reset Value             0x00000300
Description             CSTF Control Register

        Register FUNNEL_CONTROL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
MinHoldTime             11:8      rw     0x3            The formatting scheme can easily become
                                                        inefficient if fast switching occurs, so, where
                                                        possible, this must be minimized. If a source has
                                                        nothing to transmit, then
                                                        another source is selected irrespective of the
                                                        minimum number of cycles. Reset is 0x3. The
                                                        CSTF holds for the minimum hold time and one
                                                        additional cycle.
                                                        The mFunnelum value that can be entered is 0xE
                                                        and this equates to 15 cycles.
                                                        0xF is reserved.
EnableSlave7            7         rw     0x0            Setting this bit enables this slave port. If the bit is
                                                        not set then this has the effect of excluding the
                                                        port from the priority selection scheme.
EnableSlave6            6         rw     0x0            Setting this bit enables this slave port. If the bit is
                                                        not set then this has the effect of excluding the
                                                        port from the priority selection scheme.
EnableSlave5            5         rw     0x0            Setting this bit enables this slave port. If the bit is
                                                        not set then this has the effect of excluding the
                                                        port from the priority selection scheme.
EnableSlave4            4         rw     0x0            Setting this bit enables this slave port. If the bit is
                                                        not set then this has the effect of excluding the
                                                        port from the priority selection scheme.

      Field Name         Bits     Type   Reset Value                         Description
EnableSlave3            3         rw     0x0             Setting this bit enables this slave port. If the bit is
                                                         not set then this has the effect of excluding the
                                                         port from the priority selection scheme.
EnableSlave2            2         rw     0x0             Setting this bit enables this slave port. If the bit is
                                                         not set then this has the effect of excluding the
                                                         port from the priority selection scheme.
EnableSlave1            1         rw     0x0             Setting this bit enables this slave port. If the bit is
                                                         not set then this has the effect of excluding the
                                                         port from the priority selection scheme.
EnableSlave0            0         rw     0x0             Setting this bit enables this slave port. If the bit is
                                                         not set then this has the effect of excluding the
                                                         port from the priority selection scheme.

                   <-----  ------>Register (FUNNEL*) PRICONTROL*

Name                    FUNNEL_PRICONTROL_REG
Relative Address        0x00000004
Absolute Address        0xF8804004
Width                   24 bits
Access Type             rw
Reset Value             0x00FAC688
Description             CSTF Priority Control Register

        Register FUNNEL_PRICONTROL_REG Details

      Field Name         Bits     Type   Reset Value                         Description
PriPort7                23:21     rw     0x7             8th port priority value.
PriPort6                20:18     rw     0x6             7th port priority value.
PriPort5                17:15     rw     0x5             6th port priority value.
PriPort4                14:12     rw     0x4             5th port priority value.
PriPort3                11:9      rw     0x3             4th port priority value.
PriPort2                8:6       rw     0x2             3rd port priority value.
PriPort1                5:3       rw     0x1             2nd port priority value.
PriPort0                2:0       rw     0x0             1st port priority value.

                   <-----  ------>Register (FUNNEL*) ITATBDATA0*

Name                    FUNNEL_ITATBDATA0_REG
Relative Address        0x00000EEC

Absolute Address        0xF8804EEC
Width                   5 bits
Access Type             rw
Reset Value             0x00000000
Description             Integration Test ATB Data 0 Register

        Register FUNNEL_ITATBDATA0_REG Details

      Field Name         Bits    Type    Reset Value                      Description
ATDATA31                4        rw     0x0              Read the value of ATDATAS[31], set the value of
                                                         ATDATAM[31]
ATDATA23                3        rw     0x0              Read the value of ATDATAS[23], set the value of
                                                         ATDATAM[23]
ATDATA15                2        rw     0x0              Read the value of ATDATAS[15], set the value of
                                                         ATDATAM[15]
ATDATA7                 1        rw     0x0              Read the value of ATDATAS[7], set the value of
                                                         ATDATAM[7]
ATDATA0                 0        rw     0x0              Read the value of ATDATAS[0], set the value of
                                                         ATDATAM[0]

                   <-----  ------>Register (FUNNEL*) ITATBCTR2*

Name                    FUNNEL_ITATBCTR2_REG
Relative Address        0x00000EF0
Absolute Address        0xF8804EF0
Width                   2 bits
Access Type             rw
Reset Value             0x00000000
Description             Integration Test ATB Control 2 Register

        Register FUNNEL_ITATBCTR2_REG Details

      Field Name         Bits    Type    Reset Value                      Description
AFREADY                 1        rw     0x0              Read the value of AFVALIDM. Set the value of
                                                         AFVALIDS<n>, where <n> is defined by the
                                                         status of the CSTF Control Register.
VAL                     0        rw     0x0              Read the value of ATREADYM. Set the value of
                                                         ATREADYS<n>, where <n> is defined by the
                                                         status of the CSTF Control Register.

                    <-----  ------>Register (FUNNEL*) ITATBCTR1*

Name                     FUNNEL_ITATBCTR1_REG
Relative Address         0x00000EF4
Absolute Address         0xF8804EF4
Width                    7 bits
Access Type              rw
Reset Value              0x00000000
Description              Integration Test ATB Control 1 Register

        Register FUNNEL_ITATBCTR1_REG Details

       Field Name         Bits     Type   Reset Value                      Description
ATID                     6:0       rw     0x0             Read the value of ATIDS. Set the value of ATIDM.

                    <-----  ------>Register (FUNNEL*) ITATBCTR0*

Name                     FUNNEL_ITATBCTR0_REG
Relative Address         0x00000EF8
Absolute Address         0xF8804EF8
Width                    10 bits
Access Type              mixed
Reset Value              0x00000000
Description              Integration Test ATB Control 0 Register

        Register FUNNEL_ITATBCTR0_REG Details

       Field Name         Bits     Type   Reset Value                      Description
ATBYTES                  9:8       rw     0x0             Read the value of ATBYTESS<n>. Set the value of
                                                          ATBYTESM.
reserved                 7:2       ro     0x0             Reserved
AFREADY                  1         rw     0x0             Read the value of AFREADYS<n>. Set the value
                                                          of AFREADYM.
ATVALID                  0         rw     0x0             Read the value of ATVALIDS<n>. Set the value of
                                                          ATVALIDM.

                    <-----  ------>Register (FUNNEL*) IMCR*

Name                     FUNNEL_IMCR_REG
Relative Address         0x00000F00

Absolute Address        0xF8804F00
Width                   1 bits
Access Type             rw
Reset Value             0x00000000
Description             Integration Mode Control Register

        Register FUNNEL_IMCR_REG Details

      Field Name         Bits    Type    Reset Value                       Description
VAL                        0        rw     0x0             Enable Integration Test registers.

                   <-----  ------>Register (FUNNEL*) CTSR*

Name                    FUNNEL_CTSR_REG
Relative Address        0x00000FA0
Absolute Address        0xF8804FA0
Width                   4 bits
Access Type             rw
Reset Value             0x0000000F
Description             Claim Tag Set Register

        Register FUNNEL_CTSR_REG Details

      Field Name         Bits    Type    Reset Value                       Description
VAL                     3:0      rw     0xF             The claim tag register is used for any
                                                        interrogating tools to determine if the device is
                                                        being programmed or has been programmed.
                                                        Read:
                                                        1= Claim tag is implemented, 0 = Claim tag is not
                                                        implemented
                                                        Write:
                                                        1= Set claim tag bit, 0= No effect

                   <-----  ------>Register (FUNNEL*) CTCR*

Name                    FUNNEL_CTCR_REG
Relative Address        0x00000FA4
Absolute Address        0xF8804FA4
Width                   4 bits
Access Type             rw

Reset Value             0x00000000
Description             Claim Tag Clear Register

        Register FUNNEL_CTCR_REG Details

      Field Name         Bits     Type   Reset Value                         Description
VAL                     3:0       rw     0x0              The claim tag register is used for any
                                                          interrogating tools to determine if the device is
                                                          being programmed or has been programmed.
                                                          Read: Current value of claim tag.
                                                          Write: 1= Clear claim tag bit, 0= No effect

                   <-----  ------>Register (FUNNEL*) LAR*

Name                    FUNNEL_LAR_REG
Relative Address        0x00000FB0
Absolute Address        0xF8804FB0
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Lock Access Register

        Register FUNNEL_LAR_REG Details

      Field Name         Bits     Type   Reset Value                         Description
VAL                     31:0      wo     0x0              Write Access Code.
                                                          Write behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          After reset (via PRESETDBGn), Funnel is locked,
                                                          i.e., writes to all other registers using lower 2GB
                                                          addresses are ignored.
                                                          To unlock, 0xC5ACCE55 must be written this
                                                          register.
                                                          After the required registers are written, to lock
                                                          again, write a value other than 0xC5ACCE55 to
                                                          this register.
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          Funnel is unlocked when upper 2GB addresses
                                                          are used to write to all the registers.
                                                          However, write to this register is ignored using a
                                                          upper 2GB address!
                                                          Note: read from this register always returns 0,
                                                          regardless of PADDRDBG31.

                    <-----  ------>Register (FUNNEL*) LSR*

Name                     FUNNEL_LSR_REG
Relative Address         0x00000FB4
Absolute Address         0xF8804FB4
Width                    3 bits
Access Type              ro
Reset Value              0x00000003
Description              Lock Status Register

        Register FUNNEL_LSR_REG Details

       Field Name         Bits    Type    Reset Value                         Description
8BIT                     2        ro     0x0              Set to 0 since Funnel implements a 32-bit lock
                                                          access register
STATUS                   1        ro     0x1              Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          When a lower 2GB address is used to read this
                                                          register, this bit indicates whether Funnel is in
                                                          locked state
                                                          (1= locked, 0= unlocked).
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0.
IMP                      0        ro     0x1              Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          always returns 1, meaning lock mechanism are
                                                          implemented.
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0, meaning lock mechanism is
                                                          NOT implemented.

                    <-----  ------>Register (FUNNEL*) ASR*

Name                     FUNNEL_ASR_REG
Relative Address         0x00000FB8
Absolute Address         0xF8804FB8
Width                    8 bits
Access Type              ro
Reset Value              0x00000000
Description              Authentication Status Register

        Register FUNNEL_ASR_REG Details

      Field Name         Bits    Type     Reset Value                        Description
VAL                        7:0      ro      0x0              Indicates functionality not implemented

                   <-----  ------>Register (FUNNEL*) DEVID*

Name                    FUNNEL_DEVID_REG
Relative Address        0x00000FC8
Absolute Address        0xF8804FC8
Width                   8 bits
Access Type             ro
Reset Value             0x00000028
Description             Device ID

        Register FUNNEL_DEVID_REG Details

      Field Name         Bits    Type     Reset Value                        Description
StaticPrio              7:4      ro      0x2              CSTF implements a static priority scheme
NumInPorts              3:0      ro      0x8              Number of input ports

                   <-----  ------>Register (FUNNEL*) DTIR*

Name                    FUNNEL_DTIR_REG
Relative Address        0x00000FCC
Absolute Address        0xF8804FCC
Width                   8 bits
Access Type             ro
Reset Value             0x00000012
Description             Device Type Identifier Register

        Register FUNNEL_DTIR_REG Details

      Field Name         Bits    Type     Reset Value                        Description
VAL                        7:0      ro      0x12             a trace link and specifically a funnel/router

<-----  ------>Register (FUNNEL*) PERIPHID4*    
Name                    FUNNEL_PERIPHID4_REG

Relative Address        0x00000FD0
Absolute Address        0xF8804FD0
Width                   8 bits
Access Type             ro
Reset Value             0x00000004
Description             Peripheral ID4

        Register FUNNEL_PERIPHID4_REG Details

      Field Name         Bits    Type    Reset Value                     Description
4KB_count               7:4      ro      0x0           4KB Count, set to 0
JEP106ID                3:0      ro      0x4           JEP106 continuation code

                   <-----  ------>Register (FUNNEL*) PERIPHID5*

Name                    FUNNEL_PERIPHID5_REG
Relative Address        0x00000FD4
Absolute Address        0xF8804FD4
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID5

        Register FUNNEL_PERIPHID5_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (FUNNEL*) PERIPHID6*

Name                    FUNNEL_PERIPHID6_REG
Relative Address        0x00000FD8
Absolute Address        0xF8804FD8
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID6

        Register FUNNEL_PERIPHID6_REG Details

      Field Name         Bits    Type    Reset Value                 Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (FUNNEL*) PERIPHID7*

Name                    FUNNEL_PERIPHID7_REG
Relative Address        0x00000FDC
Absolute Address        0xF8804FDC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID7

        Register FUNNEL_PERIPHID7_REG Details

      Field Name         Bits    Type    Reset Value                 Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (FUNNEL*) PERIPHID0*

Name                    FUNNEL_PERIPHID0_REG
Relative Address        0x00000FE0
Absolute Address        0xF8804FE0
Width                   8 bits
Access Type             ro
Reset Value             0x00000008
Description             Peripheral ID0

        Register FUNNEL_PERIPHID0_REG Details

      Field Name         Bits    Type    Reset Value                 Description
VAL                        7:0      ro      0x8           PartNumber0

                   <-----  ------>Register (FUNNEL*) PERIPHID1*

Name                    FUNNEL_PERIPHID1_REG
Relative Address        0x00000FE4

Absolute Address        0xF8804FE4
Width                   8 bits
Access Type             ro
Reset Value             0x000000B9
Description             Peripheral ID1

        Register FUNNEL_PERIPHID1_REG Details

      Field Name         Bits    Type    Reset Value                     Description
JEP106ID                7:4      ro      0xB           JEP106 Identity Code [3:0]
PartNumber1             3:0      ro      0x9           PartNumber1

                   <-----  ------>Register (FUNNEL*) PERIPHID2*

Name                    FUNNEL_PERIPHID2_REG
Relative Address        0x00000FE8
Absolute Address        0xF8804FE8
Width                   8 bits
Access Type             ro
Reset Value             0x0000001B
Description             Peripheral ID2

        Register FUNNEL_PERIPHID2_REG Details

      Field Name         Bits    Type    Reset Value                     Description
RevNum                  7:4      ro      0x1           Revision number of Peripheral
JEDEC                   3        ro      0x1           Indicates that a JEDEC assigned value is used
JEP106ID                2:0      ro      0x3           JEP106 Identity Code [6:4]

                   <-----  ------>Register (FUNNEL*) PERIPHID3*

Name                    FUNNEL_PERIPHID3_REG
Relative Address        0x00000FEC
Absolute Address        0xF8804FEC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID3

        Register FUNNEL_PERIPHID3_REG Details

      Field Name         Bits    Type   Reset Value                    Description
RevAnd                  7:4      ro     0x0           RevAnd, at top level
CustMod                 3:0      ro     0x0           Customer Modified

                   <-----  ------>Register (FUNNEL*) COMPID0*

Name                    FUNNEL_COMPID0_REG
Relative Address        0x00000FF0
Absolute Address        0xF8804FF0
Width                   8 bits
Access Type             ro
Reset Value             0x0000000D
Description             Component ID0

        Register FUNNEL_COMPID0_REG Details

      Field Name         Bits    Type   Reset Value                    Description
VAL                        7:0      ro     0xD           Preamble

                   <-----  ------>Register (FUNNEL*) COMPID1*

Name                    FUNNEL_COMPID1_REG
Relative Address        0x00000FF4
Absolute Address        0xF8804FF4
Width                   8 bits
Access Type             ro
Reset Value             0x00000090
Description             Component ID1

        Register FUNNEL_COMPID1_REG Details

      Field Name         Bits    Type   Reset Value                    Description
VAL                        7:0      ro     0x90          Preamble

<-----  ------>Register (FUNNEL*) COMPID2*    
Name                    FUNNEL_COMPID2_REG

Relative Address        0x00000FF8
Absolute Address        0xF8804FF8
Width                   8 bits
Access Type             ro
Reset Value             0x00000005
Description             Component ID2

        Register FUNNEL_COMPID2_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0x5           Preamble

                   <-----  ------>Register (FUNNEL*) COMPID3*

Name                    FUNNEL_COMPID3_REG
Relative Address        0x00000FFC
Absolute Address        0xF8804FFC
Width                   8 bits
Access Type             ro
Reset Value             0x000000B1
Description             Component ID3

        Register FUNNEL_COMPID3_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0xB1          Preamble

<---- 
<====    ====>B.14 CoreSight Intstrumentation Trace Macrocell (ITM)
Module Name             ITM
Base Address            0xF8805000 debug_itm
Description             Instrumentation Trace Macrocell
Vendor Info

                 Register Summary

    Register Name         Address       Width    Type     Reset Value               Description
ITM_StimPort00_REG        0x00000000      32      rw        0x00000000       Stimulus Port Register 0
ITM_StimPort01_REG        0x00000004      32      rw        0x00000000       Stimulus Port Register 1
ITM_StimPort02_REG        0x00000008      32      rw        0x00000000       Stimulus Port Register 2
ITM_StimPort03_REG        0x0000000C      32      rw        0x00000000       Stimulus Port Register 3
ITM_StimPort04_REG        0x00000010      32      rw        0x00000000       Stimulus Port Register 4
ITM_StimPort05_REG        0x00000014      32      rw        0x00000000       Stimulus Port Register 5
ITM_StimPort06_REG        0x00000018      32      rw        0x00000000       Stimulus Port Register 6
ITM_StimPort07_REG        0x0000001C      32      rw        0x00000000       Stimulus Port Register 7
ITM_StimPort08_REG        0x00000020      32      rw        0x00000000       Stimulus Port Register 8
ITM_StimPort09_REG        0x00000024      32      rw        0x00000000       Stimulus Port Register 9
ITM_StimPort10_REG        0x00000028      32      rw        0x00000000       Stimulus Port Register 10
ITM_StimPort11_REG        0x0000002C      32      rw        0x00000000       Stimulus Port Register 11
ITM_StimPort12_REG        0x00000030      32      rw        0x00000000       Stimulus Port Register 12
ITM_StimPort13_REG        0x00000034      32      rw        0x00000000       Stimulus Port Register 13
ITM_StimPort14_REG        0x00000038      32      rw        0x00000000       Stimulus Port Register 14
ITM_StimPort15_REG        0x0000003C      32      rw        0x00000000       Stimulus Port Register 15
ITM_StimPort16_REG        0x00000040      32      rw        0x00000000       Stimulus Port Register 16
ITM_StimPort17_REG        0x00000044      32      rw        0x00000000       Stimulus Port Register 17
ITM_StimPort18_REG        0x00000048      32      rw        0x00000000       Stimulus Port Register 18
ITM_StimPort19_REG        0x0000004C      32      rw        0x00000000       Stimulus Port Register 19
ITM_StimPort20_REG        0x00000050      32      rw        0x00000000       Stimulus Port Register 20
ITM_StimPort21_REG        0x00000054      32      rw        0x00000000       Stimulus Port Register 21
ITM_StimPort22_REG        0x00000058      32      rw        0x00000000       Stimulus Port Register 22
ITM_StimPort23_REG        0x0000005C      32      rw        0x00000000       Stimulus Port Register 23
ITM_StimPort24_REG        0x00000060      32      rw        0x00000000       Stimulus Port Register 24
ITM_StimPort25_REG        0x00000064      32      rw        0x00000000       Stimulus Port Register 25
ITM_StimPort26_REG        0x00000068      32      rw        0x00000000       Stimulus Port Register 26
ITM_StimPort27_REG        0x0000006C      32      rw        0x00000000       Stimulus Port Register 27
ITM_StimPort28_REG        0x00000070      32      rw        0x00000000       Stimulus Port Register 28
ITM_StimPort29_REG        0x00000074      32      rw        0x00000000       Stimulus Port Register 29
ITM_StimPort30_REG        0x00000078      32      rw        0x00000000       Stimulus Port Register 30
ITM_StimPort31_REG        0x0000007C      32      rw        0x00000000       Stimulus Port Register 31
ITM_TER_REG               0x00000E00      32      rw        0x00000000       Trace Enable Register
ITM_TTR_REG               0x00000E20      32      rw        0x00000000       Trace Trigger Register
ITM_CR_REG                0x00000E80      24      mixed     0x00000004       Control Register
ITM_SCR_REG               0x00000E90      12      rw        0x00000400       Synchronization Control Register
ITM_ITTRIGOUTACK_REG      0x00000EE4      1       ro        0x00000000       Integration Test Trigger Out Acknowledge Register
ITM_ITTRIGOUT_REG         0x00000EE8      1       wo        0x00000000       Integration Test Trigger Out Register
ITM_ITATBDATA0_REG        0x00000EEC      2       wo        0x00000000       Integration Test ATB Data Register 0
ITM_ITATBCTR2_REG         0x00000EF0      1       ro        0x00000001       Integration Test ATB Control Register 2
ITM_ITATABCTR1_REG        0x00000EF4      7       wo        0x00000000       Integration Test ATB Control Register 1
ITM_ITATBCTR0_REG         0x00000EF8      2       wo        0x00000000       Integration Test ATB Control Register 0
ITM_IMCR_REG              0x00000F00      1       rw        0x00000000       Integration Mode Control Register
ITM_CTSR_REG              0x00000FA0      8       rw        0x000000FF       Claim Tag Set Register
ITM_CTCR_REG              0x00000FA4      8       rw        0x00000000       Claim Tag Clear Register
ITM_LAR_REG               0x00000FB0      32      wo        0x00000000       Lock Access Register
ITM_LSR_REG               0x00000FB4      3       ro        0x00000003       Lock Status Register
ITM_ASR_REG               0x00000FB8      8       ro        0x00000088       Authentication Status Register
ITM_DEVID_REG             0x00000FC8      13      ro        0x00000020       Device ID
ITM_DTIR_REG              0x00000FCC      8       ro        0x00000043       Device Type Identifier Register
ITM_PERIPHID4_REG         0x00000FD0      8       ro        0x00000004       Peripheral ID4
ITM_PERIPHID5_REG         0x00000FD4      8       ro        0x00000000       Peripheral ID5
ITM_PERIPHID6_REG         0x00000FD8      8       ro        0x00000000       Peripheral ID6
ITM_PERIPHID7_REG         0x00000FDC      8       ro        0x00000000       Peripheral ID7
ITM_PERIPHID0_REG         0x00000FE0      8       ro        0x00000013       Peripheral ID0
ITM_PERIPHID1_REG         0x00000FE4      8       ro        0x000000B9       Peripheral ID1
ITM_PERIPHID2_REG         0x00000FE8      8       ro        0x0000002B       Peripheral ID2
ITM_PERIPHID3_REG         0x00000FEC      8       ro        0x00000000       Peripheral ID3
ITM_COMPID0_REG           0x00000FF0      8       ro        0x0000000D       Component ID0
ITM_COMPID1_REG           0x00000FF4      8       ro        0x00000090       Component ID1
ITM_COMPID2_REG           0x00000FF8      8       ro        0x00000005       Component ID2
ITM_COMPID3_REG           0x00000FFC      8       ro        0x000000B1       Component ID3

                   <-----  ------>Register (ITM*) STIMPORT00*

Name                    ITM_STIMPORT00_REG
Relative Address        0x00000000
Absolute Address        0xF8805000
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 0

        Register ITM_STIMPORT00_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0              Each of the 32 stimulus ports is represented by a
                                                          virtual address, creating 32 stimulus registers. A
                                                          write to one of these locations causes data to be
                                                          written into the FIFO if the corresponding bit in
                                                          the Trace Enable Register is set and ITM is
                                                          enabled. Reading from any of the stimulus ports
                                                          returns the FIFO status (notFull(1) / Full(0)) only
                                                          if the ITM is enabled. This enables more efficient
                                                          core register allocation because the stimulus
                                                          address has already been generated.
                                                          The ITM transmits SWIT packets using leading
                                                          zero compression. Packets can be 8, 16, or 32 bits.
                                                          The bank of 32 registers is split into a low-16 (0 to
                                                          15) and a high-16 (16 to 31). Writes to the high-16
                                                          are discarded by the ITM whenever secure
                                                          non-invasive trace is disabled, regardless of how
                                                          the Trace Enable Register bits [31:16] are set. Both
                                                          the high-16 and
                                                          low-16 are be disabled when non-invasive trace is
                                                          disabled. When an input is disabled it must not
                                                          alter the interface response and must always
                                                          return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT01*

Name                    ITM_STIMPORT01_REG
Relative Address        0x00000004
Absolute Address        0xF8805004
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 1

        Register ITM_STIMPORT01_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0              Each of the 32 stimulus ports is represented by a
                                                          virtual address, creating 32 stimulus registers. A
                                                          write to one of these locations causes data to be
                                                          written into the FIFO if the corresponding bit in
                                                          the Trace Enable Register is set and ITM is
                                                          enabled. Reading from any of the stimulus ports
                                                          returns the FIFO status (notFull(1) / Full(0)) only
                                                          if the ITM is enabled. This enables more efficient
                                                          core register allocation because the stimulus
                                                          address has already been generated.
                                                          The ITM transmits SWIT packets using leading
                                                          zero compression. Packets can be 8, 16, or 32 bits.
                                                          The bank of 32 registers is split into a low-16 (0 to
                                                          15) and a high-16 (16 to 31). Writes to the high-16
                                                          are discarded by the ITM whenever secure
                                                          non-invasive trace is disabled, regardless of how
                                                          the Trace Enable Register bits [31:16] are set. Both
                                                          the high-16 and
                                                          low-16 are be disabled when non-invasive trace is
                                                          disabled. When an input is disabled it must not
                                                          alter the interface response and must always
                                                          return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT02*

Name                    ITM_STIMPORT02_REG
Relative Address        0x00000008
Absolute Address        0xF8805008
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 2
            
        Register ITM_STIMPORT02_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0              Each of the 32 stimulus ports is represented by a
                                                          virtual address, creating 32 stimulus registers. A
                                                          write to one of these locations causes data to be
                                                          written into the FIFO if the corresponding bit in
                                                          the Trace Enable Register is set and ITM is
                                                          enabled. Reading from any of the stimulus ports
                                                          returns the FIFO status (notFull(1) / Full(0)) only
                                                          if the ITM is enabled. This enables more efficient
                                                          core register allocation because the stimulus
                                                          address has already been generated.
                                                          The ITM transmits SWIT packets using leading
                                                          zero compression. Packets can be 8, 16, or 32 bits.
                                                          The bank of 32 registers is split into a low-16 (0 to
                                                          15) and a high-16 (16 to 31). Writes to the high-16
                                                          are discarded by the ITM whenever secure
                                                          non-invasive trace is disabled, regardless of how
                                                          the Trace Enable Register bits [31:16] are set. Both
                                                          the high-16 and
                                                          low-16 are be disabled when non-invasive trace is
                                                          disabled. When an input is disabled it must not
                                                          alter the interface response and must always
                                                          return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT03*

Name                    ITM_STIMPORT03_REG
Relative Address        0x0000000C
Absolute Address        0xF880500C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 3

        Register ITM_STIMPORT03_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0              Each of the 32 stimulus ports is represented by a
                                                          virtual address, creating 32 stimulus registers. A
                                                          write to one of these locations causes data to be
                                                          written into the FIFO if the corresponding bit in
                                                          the Trace Enable Register is set and ITM is
                                                          enabled. Reading from any of the stimulus ports
                                                          returns the FIFO status (notFull(1) / Full(0)) only
                                                          if the ITM is enabled. This enables more efficient
                                                          core register allocation because the stimulus
                                                          address has already been generated.
                                                          The ITM transmits SWIT packets using leading
                                                          zero compression. Packets can be 8, 16, or 32 bits.
                                                          The bank of 32 registers is split into a low-16 (0 to
                                                          15) and a high-16 (16 to 31). Writes to the high-16
                                                          are discarded by the ITM whenever secure
                                                          non-invasive trace is disabled, regardless of how
                                                          the Trace Enable Register bits [31:16] are set. Both
                                                          the high-16 and
                                                          low-16 are be disabled when non-invasive trace is
                                                          disabled. When an input is disabled it must not
                                                          alter the interface response and must always
                                                          return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT04*

Name                    ITM_STIMPORT04_REG
Relative Address        0x00000010
Absolute Address        0xF8805010
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 4

        Register ITM_STIMPORT04_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0              Each of the 32 stimulus ports is represented by a
                                                          virtual address, creating 32 stimulus registers. A
                                                          write to one of these locations causes data to be
                                                          written into the FIFO if the corresponding bit in
                                                          the Trace Enable Register is set and ITM is
                                                          enabled. Reading from any of the stimulus ports
                                                          returns the FIFO status (notFull(1) / Full(0)) only
                                                          if the ITM is enabled. This enables more efficient
                                                          core register allocation because the stimulus
                                                          address has already been generated.
                                                          The ITM transmits SWIT packets using leading
                                                          zero compression. Packets can be 8, 16, or 32 bits.
                                                          The bank of 32 registers is split into a low-16 (0 to
                                                          15) and a high-16 (16 to 31). Writes to the high-16
                                                          are discarded by the ITM whenever secure
                                                          non-invasive trace is disabled, regardless of how
                                                          the Trace Enable Register bits [31:16] are set. Both
                                                          the high-16 and
                                                          low-16 are be disabled when non-invasive trace is
                                                          disabled. When an input is disabled it must not
                                                          alter the interface response and must always
                                                          return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT05*

Name                    ITM_STIMPORT05_REG
Relative Address        0x00000014
Absolute Address        0xF8805014
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 5

        Register ITM_STIMPORT05_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0              Each of the 32 stimulus ports is represented by a
                                                          virtual address, creating 32 stimulus registers. A
                                                          write to one of these locations causes data to be
                                                          written into the FIFO if the corresponding bit in
                                                          the Trace Enable Register is set and ITM is
                                                          enabled. Reading from any of the stimulus ports
                                                          returns the FIFO status (notFull(1) / Full(0)) only
                                                          if the ITM is enabled. This enables more efficient
                                                          core register allocation because the stimulus
                                                          address has already been generated.
                                                          The ITM transmits SWIT packets using leading
                                                          zero compression. Packets can be 8, 16, or 32 bits.
                                                          The bank of 32 registers is split into a low-16 (0 to
                                                          15) and a high-16 (16 to 31). Writes to the high-16
                                                          are discarded by the ITM whenever secure
                                                          non-invasive trace is disabled, regardless of how
                                                          the Trace Enable Register bits [31:16] are set. Both
                                                          the high-16 and
                                                          low-16 are be disabled when non-invasive trace is
                                                          disabled. When an input is disabled it must not
                                                          alter the interface response and must always
                                                          return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT06*

Name                    ITM_STIMPORT06_REG
Relative Address        0x00000018
Absolute Address        0xF8805018
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 6

        Register ITM_STIMPORT06_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0              Each of the 32 stimulus ports is represented by a
                                                          virtual address, creating 32 stimulus registers. A
                                                          write to one of these locations causes data to be
                                                          written into the FIFO if the corresponding bit in
                                                          the Trace Enable Register is set and ITM is
                                                          enabled. Reading from any of the stimulus ports
                                                          returns the FIFO status (notFull(1) / Full(0)) only
                                                          if the ITM is enabled. This enables more efficient
                                                          core register allocation because the stimulus
                                                          address has already been generated.
                                                          The ITM transmits SWIT packets using leading
                                                          zero compression. Packets can be 8, 16, or 32 bits.
                                                          The bank of 32 registers is split into a low-16 (0 to
                                                          15) and a high-16 (16 to 31). Writes to the high-16
                                                          are discarded by the ITM whenever secure
                                                          non-invasive trace is disabled, regardless of how
                                                          the Trace Enable Register bits [31:16] are set. Both
                                                          the high-16 and
                                                          low-16 are be disabled when non-invasive trace is
                                                          disabled. When an input is disabled it must not
                                                          alter the interface response and must always
                                                          return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT07*

Name                    ITM_STIMPORT07_REG
Relative Address        0x0000001C
Absolute Address        0xF880501C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 7

        Register ITM_STIMPORT07_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0              Each of the 32 stimulus ports is represented by a
                                                          virtual address, creating 32 stimulus registers. A
                                                          write to one of these locations causes data to be
                                                          written into the FIFO if the corresponding bit in
                                                          the Trace Enable Register is set and ITM is
                                                          enabled. Reading from any of the stimulus ports
                                                          returns the FIFO status (notFull(1) / Full(0)) only
                                                          if the ITM is enabled. This enables more efficient
                                                          core register allocation because the stimulus
                                                          address has already been generated.
                                                          The ITM transmits SWIT packets using leading
                                                          zero compression. Packets can be 8, 16, or 32 bits.
                                                          The bank of 32 registers is split into a low-16 (0 to
                                                          15) and a high-16 (16 to 31). Writes to the high-16
                                                          are discarded by the ITM whenever secure
                                                          non-invasive trace is disabled, regardless of how
                                                          the Trace Enable Register bits [31:16] are set. Both
                                                          the high-16 and
                                                          low-16 are be disabled when non-invasive trace is
                                                          disabled. When an input is disabled it must not
                                                          alter the interface response and must always
                                                          return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT08*

Name                    ITM_STIMPORT08_REG
Relative Address        0x00000020
Absolute Address        0xF8805020
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 8

        Register ITM_STIMPORT08_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0              Each of the 32 stimulus ports is represented by a
                                                          virtual address, creating 32 stimulus registers. A
                                                          write to one of these locations causes data to be
                                                          written into the FIFO if the corresponding bit in
                                                          the Trace Enable Register is set and ITM is
                                                          enabled. Reading from any of the stimulus ports
                                                          returns the FIFO status (notFull(1) / Full(0)) only
                                                          if the ITM is enabled. This enables more efficient
                                                          core register allocation because the stimulus
                                                          address has already been generated.
                                                          The ITM transmits SWIT packets using leading
                                                          zero compression. Packets can be 8, 16, or 32 bits.
                                                          The bank of 32 registers is split into a low-16 (0 to
                                                          15) and a high-16 (16 to 31). Writes to the high-16
                                                          are discarded by the ITM whenever secure
                                                          non-invasive trace is disabled, regardless of how
                                                          the Trace Enable Register bits [31:16] are set. Both
                                                          the high-16 and
                                                          low-16 are be disabled when non-invasive trace is
                                                          disabled. When an input is disabled it must not
                                                          alter the interface response and must always
                                                          return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT09*

Name                    ITM_STIMPORT09_REG
Relative Address        0x00000024
Absolute Address        0xF8805024
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 9

        Register ITM_STIMPORT09_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT10*

Name                    ITM_STIMPORT10_REG
Relative Address        0x00000028
Absolute Address        0xF8805028
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 10

        Register ITM_STIMPORT10_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT11*

Name                    ITM_STIMPORT11_REG
Relative Address        0x0000002C
Absolute Address        0xF880502C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 11

        Register ITM_STIMPORT11_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT12*

Name                    ITM_STIMPORT12_REG
Relative Address        0x00000030
Absolute Address        0xF8805030
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 12

        Register ITM_STIMPORT12_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT13*

Name                    ITM_STIMPORT13_REG
Relative Address        0x00000034
Absolute Address        0xF8805034
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 13

        Register ITM_STIMPORT13_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT14*

Name                    ITM_STIMPORT14_REG
Relative Address        0x00000038
Absolute Address        0xF8805038
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 14

        Register ITM_STIMPORT14_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT15*

Name                    ITM_STIMPORT15_REG
Relative Address        0x0000003C
Absolute Address        0xF880503C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 15

        Register ITM_STIMPORT15_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT16*

Name                    ITM_STIMPORT16_REG
Relative Address        0x00000040
Absolute Address        0xF8805040
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 16

        Register ITM_STIMPORT16_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT17*

Name                    ITM_STIMPORT17_REG
Relative Address        0x00000044
Absolute Address        0xF8805044
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 17

        Register ITM_STIMPORT17_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT18*

Name                    ITM_STIMPORT18_REG
Relative Address        0x00000048
Absolute Address        0xF8805048
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 18

        Register ITM_STIMPORT18_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT19*

Name                    ITM_STIMPORT19_REG
Relative Address        0x0000004C
Absolute Address        0xF880504C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 19

        Register ITM_STIMPORT19_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT20*

Name                    ITM_STIMPORT20_REG
Relative Address        0x00000050
Absolute Address        0xF8805050
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 20

        Register ITM_STIMPORT20_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT21*

Name                    ITM_STIMPORT21_REG
Relative Address        0x00000054
Absolute Address        0xF8805054
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 21

        Register ITM_STIMPORT21_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT22*

Name                    ITM_STIMPORT22_REG
Relative Address        0x00000058
Absolute Address        0xF8805058
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 22

        Register ITM_STIMPORT22_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT23*

Name                    ITM_STIMPORT23_REG
Relative Address        0x0000005C
Absolute Address        0xF880505C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 23

        Register ITM_STIMPORT23_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT24*

Name                    ITM_STIMPORT24_REG
Relative Address        0x00000060
Absolute Address        0xF8805060
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 24

        Register ITM_STIMPORT24_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT25*

Name                    ITM_STIMPORT25_REG
Relative Address        0x00000064
Absolute Address        0xF8805064
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 25

        Register ITM_STIMPORT25_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT26*

Name                    ITM_STIMPORT26_REG
Relative Address        0x00000068
Absolute Address        0xF8805068
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 26

        Register ITM_STIMPORT26_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT27*

Name                    ITM_STIMPORT27_REG
Relative Address        0x0000006C
Absolute Address        0xF880506C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 27

        Register ITM_STIMPORT27_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT28*

Name                    ITM_STIMPORT28_REG
Relative Address        0x00000070
Absolute Address        0xF8805070
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 28

        Register ITM_STIMPORT28_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT29*

Name                    ITM_STIMPORT29_REG
Relative Address        0x00000074
Absolute Address        0xF8805074
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 29

        Register ITM_STIMPORT29_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT30*

Name                    ITM_STIMPORT30_REG
Relative Address        0x00000078
Absolute Address        0xF8805078
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 30

        Register ITM_STIMPORT30_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     31:0      rw     0x0            Each of the 32 stimulus ports is represented by a
                                                        virtual address, creating 32 stimulus registers. A
                                                        write to one of these locations causes data to be
                                                        written into the FIFO if the corresponding bit in
                                                        the Trace Enable Register is set and ITM is
                                                        enabled. Reading from any of the stimulus ports
                                                        returns the FIFO status (notFull(1) / Full(0)) only
                                                        if the ITM is enabled. This enables more efficient
                                                        core register allocation because the stimulus
                                                        address has already been generated.
                                                        The ITM transmits SWIT packets using leading
                                                        zero compression. Packets can be 8, 16, or 32 bits.
                                                        The bank of 32 registers is split into a low-16 (0 to
                                                        15) and a high-16 (16 to 31). Writes to the high-16
                                                        are discarded by the ITM whenever secure
                                                        non-invasive trace is disabled, regardless of how
                                                        the Trace Enable Register bits [31:16] are set. Both
                                                        the high-16 and
                                                        low-16 are be disabled when non-invasive trace is
                                                        disabled. When an input is disabled it must not
                                                        alter the interface response and must always
                                                        return an OK without stalling.

                   <-----  ------>Register (ITM*) STIMPORT31*

Name                    ITM_STIMPORT31_REG
Relative Address        0x0000007C
Absolute Address        0xF880507C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Stimulus Port Register 31

        Register ITM_STIMPORT31_REG Details

      Field Name         Bits     Type   Reset Value                       Description
VAL                     31:0      rw     0x0           Each of the 32 stimulus ports is represented by a
                                                       virtual address, creating 32 stimulus registers. A
                                                       write to one of these locations causes data to be
                                                       written into the FIFO if the corresponding bit in
                                                       the Trace Enable Register is set and ITM is
                                                       enabled. Reading from any of the stimulus ports
                                                       returns the FIFO status (notFull(1) / Full(0)) only
                                                       if the ITM is enabled. This enables more efficient
                                                       core register allocation because the stimulus
                                                       address has already been generated.
                                                       The ITM transmits SWIT packets using leading
                                                       zero compression. Packets can be 8, 16, or 32 bits.
                                                       The bank of 32 registers is split into a low-16 (0 to
                                                       15) and a high-16 (16 to 31). Writes to the high-16
                                                       are discarded by the ITM whenever secure
                                                       non-invasive trace is disabled, regardless of how
                                                       the Trace Enable Register bits [31:16] are set. Both
                                                       the high-16 and
                                                       low-16 are be disabled when non-invasive trace is
                                                       disabled. When an input is disabled it must not
                                                       alter the interface response and must always
                                                       return an OK without stalling.

                   <-----  ------>Register (ITM*) TER*

Name                    ITM_TER_REG
Relative Address        0x00000E00
Absolute Address        0xF8805E00
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Trace Enable Register

        Register ITM_TER_REG Details

      Field Name         Bits     Type   Reset Value                       Description
VAL                        31:0      rw     0x0           Bit mask to enable tracing on ITM stimulus ports.

                   <-----  ------>Register (ITM*) TTR*

Name                    ITM_TTR_REG
Relative Address        0x00000E20

Absolute Address        0xF8805E20
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Trace Trigger Register

        Register ITM_TTR_REG Details

      Field Name         Bits     Type     Reset Value                      Description
VAL                     31:0      rw       0x0           Bit mask to enable trigger generation, TRIGOUT,
                                                         on selected writes to the Stimulus Registers.

                   <-----  ------>Register (ITM*) CR*

Name                    ITM_CR_REG
Relative Address        0x00000E80
Absolute Address        0xF8805E80
Width                   24 bits
Access Type             mixed
Reset Value             0x00000004
Description             Control Register

        Register ITM_CR_REG Details

      Field Name         Bits     Type     Reset Value                      Description
ITMBusy                 23        rw       0x0           ITM is transmitting trace and FIFO is not empty
TraceID                 22:16     rw       0x0           ATIDM[6:0] value
reserved                15:10     ro       0x0           Reserved
TSPrescale              9:8       rw       0x0           Timestamp Prescaler
                                                         Enumerated Value List:
                                                         DIVBY1=0.
                                                         DIVBY4=1.
                                                         DIVBY16=2.
                                                         DIVBY64=3.
reserved                7:4       ro       0x0           Reserved
DWTEn                   3         ro       0x0           Enable DWT input port
SYNCEn                  2         ro       0x1           Enable sync packets
TSSEn                   1         rw       0x0           Enable timestamps, delta
ITMEn                   0         rw       0x0           Enable ITM Stimulus, also acts as a global enable

                   <-----  ------>Register (ITM*) SCR*

Name                    ITM_SCR_REG
Relative Address        0x00000E90
Absolute Address        0xF8805E90
Width                   12 bits
Access Type             rw
Reset Value             0x00000400
Description             Synchronization Control Register

        Register ITM_SCR_REG Details

      Field Name         Bits     Type   Reset Value                        Description
SyncCount               11:0      rw     0x400             Counter value for time between synchronization
                                                           markers

                   <-----  ------>Register (ITM*) ITTRIGOUTACK*

Name                    ITM_ITTRIGOUTACK_REG
Relative Address        0x00000EE4
Absolute Address        0xF8805EE4
Width                   1 bits
Access Type             ro
Reset Value             0x00000000
Description             Integration Test Trigger Out Acknowledge Register

        Register ITM_ITTRIGOUTACK_REG Details

      Field Name         Bits     Type   Reset Value                        Description
VAL                 0         ro     0x0               Read the value of TRIGOUTACK

                   <-----  ------>Register (ITM*) ITTRIGOUT*

Name                    ITM_ITTRIGOUT_REG
Relative Address        0x00000EE8
Absolute Address        0xF8805EE8
Width                   1 bits
Access Type             wo
Reset Value             0x00000000

Description             Integration Test Trigger Out Register

        Register ITM_ITTRIGOUT_REG Details

      Field Name         Bits    Type     Reset Value                     Description
VAL                      0        wo      0x0              Set the value of TRIGOUT

                   <-----  ------>Register (ITM*) ITATBDATA0*

Name                    ITM_ITATBDATA0_REG
Relative Address        0x00000EEC
Absolute Address        0xF8805EEC
Width                   2 bits
Access Type             wo
Reset Value             0x00000000
Description             Integration Test ATB Data Register 0

        Register ITM_ITATBDATA0_REG Details

      Field Name         Bits    Type     Reset Value                     Description
ITATDATAM7              1        wo      0x0              Set the value of ATDATAM[7]
ITATDATAM0              0        wo      0x0              Set the value of ATDATAM[0]

                   <-----  ------>Register (ITM*) ITATBCTR2*

Name                    ITM_ITATBCTR2_REG
Relative Address        0x00000EF0
Absolute Address        0xF8805EF0
Width                   1 bits
Access Type             ro
Reset Value             0x00000001
Description             Integration Test ATB Control Register 2

        Register ITM_ITATBCTR2_REG Details

      Field Name         Bits    Type     Reset Value                     Description
ITATREADYM              0        ro      0x1              Read the value of ATREADYM

                   <-----  ------>Register (ITM*) ITATABCTR1*

Name                    ITM_ITATABCTR1_REG
Relative Address        0x00000EF4
Absolute Address        0xF8805EF4
Width                   7 bits
Access Type             wo
Reset Value             0x00000000
Description             Integration Test ATB Control Register 1

        Register ITM_ITATABCTR1_REG Details

      Field Name         Bits    Type    Reset Value                      Description
ITATIDM                 6:0      wo     0x0              Set the value of ATIDM[6:0]

                   <-----  ------>Register (ITM*) ITATBCTR0*

Name                    ITM_ITATBCTR0_REG
Relative Address        0x00000EF8
Absolute Address        0xF8805EF8
Width                   2 bits
Access Type             wo
Reset Value             0x00000000
Description             Integration Test ATB Control Register 0

        Register ITM_ITATBCTR0_REG Details

      Field Name         Bits    Type    Reset Value                      Description
ITAFREADYM              1        wo     0x0              Set the value of AFREADYM
ITATVALIDM              0        wo     0x0              Set the value of ATVALIDM

                   <-----  ------>Register (ITM*) IMCR*

Name                    ITM_IMCR_REG
Relative Address        0x00000F00
Absolute Address        0xF8805F00
Width                   1 bits
Access Type             rw
Reset Value             0x00000000

Description             Integration Mode Control Register

        Register ITM_IMCR_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                        0        rw     0x0               Enable Integration Test registers.

                   <-----  ------>Register (ITM*) CTSR*

Name                    ITM_CTSR_REG
Relative Address        0x00000FA0
Absolute Address        0xF8805FA0
Width                   8 bits
Access Type             rw
Reset Value             0x000000FF
Description             Claim Tag Set Register

        Register ITM_CTSR_REG Details

      Field Name         Bits    Type    Reset Value                         Description
VAL                     7:0      rw     0xFF              The claim tag register is used for any
                                                          interrogating tools to determine if the device is
                                                          being programmed or has been programmed.
                                                          Read:
                                                          1= Claim tag is implemented, 0 = Claim tag is not
                                                          implemented
                                                          Write:
                                                          1= Set claim tag bit, 0= No effect

                   <-----  ------>Register (ITM*) CTCR*

Name                    ITM_CTCR_REG
Relative Address        0x00000FA4
Absolute Address        0xF8805FA4
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             Claim Tag Clear Register

        Register ITM_CTCR_REG Details

      Field Name         Bits     Type   Reset Value                      Description
VAL                     7:0       rw     0x0           The claim tag register is used for any
                                                       interrogating tools to determine if the device is
                                                       being programmed or has been programmed.
                                                       Read: Current value of claim tag.
                                                       Write: 1= Clear claim tag bit, 0= No effect

                   <-----  ------>Register (ITM*) LAR*

Name                    ITM_LAR_REG
Relative Address        0x00000FB0
Absolute Address        0xF8805FB0
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Lock Access Register

        Register ITM_LAR_REG Details

      Field Name         Bits     Type   Reset Value                      Description
VAL                     31:0      wo     0x0           Write Access Code.
                                                       Write behavior depends on PADDRDBG31 pin:
                                                       - PADDRDBG31=0 (lower 2GB):
                                                       After reset (via PRESETDBGn), ITM is locked, i.e.,
                                                       writes to all other registers using lower 2GB
                                                       addresses are ignored.
                                                       To unlock, 0xC5ACCE55 must be written this
                                                       register.
                                                       After the required registers are written, to lock
                                                       again, write a value other than 0xC5ACCE55 to
                                                       this register.
                                                       - PADDRDBG31=1 (upper 2GB):
                                                       ITM is unlocked when upper 2GB addresses are
                                                       used to write to all the registers.
                                                       However, write to this register is ignored using a
                                                       upper 2GB address!
                                                       Note: read from this register always returns 0,
                                                       regardless of PADDRDBG31.

<-----  ------>Register (ITM*) LSR*    
Name                    ITM_LSR_REG

Relative Address         0x00000FB4
Absolute Address         0xF8805FB4
Width                    3 bits
Access Type              ro
Reset Value              0x00000003
Description              Lock Status Register

        Register ITM_LSR_REG Details

       Field Name         Bits    Type    Reset Value                         Description
8BIT                     2        ro     0x0              Set to 0 since ITM implements a 32-bit lock access
                                                          register
STATUS                   1        ro     0x1              Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          When a lower 2GB address is used to read this
                                                          register, this bit indicates whether ITM is in
                                                          locked state
                                                          (1= locked, 0= unlocked).
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0.
IMP                      0        ro     0x1              Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          always returns 1, meaning lock mechanism are
                                                          implemented.
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0, meaning lock mechanism is
                                                          NOT implemented.

                    <-----  ------>Register (ITM*) ASR*

Name                     ITM_ASR_REG
Relative Address         0x00000FB8
Absolute Address         0xF8805FB8
Width                    8 bits
Access Type              ro
Reset Value              0x00000088
Description              Authentication Status Register

        Register ITM_ASR_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     7:0       ro     0x88             Value is 0b1S001N00 where S is secure
                                                          non-invasive debug state and N is non-secure,
                                                          non-invasive debug.

                   <-----  ------>Register (ITM*) DEVID*

Name                    ITM_DEVID_REG
Relative Address        0x00000FC8
Absolute Address        0xF8805FC8
Width                   13 bits
Access Type             ro
Reset Value             0x00000020
Description             Device ID

        Register ITM_DEVID_REG Details

      Field Name         Bits     Type    Reset Value                       Description
NumStimRegs             12:0      ro     0x20             Number of stimulus registers

                   <-----  ------>Register (ITM*) DTIR*

Name                    ITM_DTIR_REG
Relative Address        0x00000FCC
Absolute Address        0xF8805FCC
Width                   8 bits
Access Type             ro
Reset Value             0x00000043
Description             Device Type Identifier Register

        Register ITM_DTIR_REG Details

      Field Name         Bits     Type    Reset Value                       Description
VAL                     7:0       ro     0x43             Indicates a Trace Source and the stimulus is
                                                          devifed from bus activity

<-----  ------>Register (ITM*) PERIPHID4*    
Name                    ITM_PERIPHID4_REG

Relative Address        0x00000FD0
Absolute Address        0xF8805FD0
Width                   8 bits
Access Type             ro
Reset Value             0x00000004
Description             Peripheral ID4

        Register ITM_PERIPHID4_REG Details

      Field Name         Bits    Type    Reset Value                     Description
4KB_count               7:4      ro      0x0           4KB Count, set to 0
JEP106ID                3:0      ro      0x4           JEP106 continuation code

                   <-----  ------>Register (ITM*) PERIPHID5*

Name                    ITM_PERIPHID5_REG
Relative Address        0x00000FD4
Absolute Address        0xF8805FD4
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID5

        Register ITM_PERIPHID5_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (ITM*) PERIPHID6*

Name                    ITM_PERIPHID6_REG
Relative Address        0x00000FD8
Absolute Address        0xF8805FD8
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID6

        Register ITM_PERIPHID6_REG Details

      Field Name         Bits    Type    Reset Value                 Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (ITM*) PERIPHID7*

Name                    ITM_PERIPHID7_REG
Relative Address        0x00000FDC
Absolute Address        0xF8805FDC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID7

        Register ITM_PERIPHID7_REG Details

      Field Name         Bits    Type    Reset Value                 Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (ITM*) PERIPHID0*

Name                    ITM_PERIPHID0_REG
Relative Address        0x00000FE0
Absolute Address        0xF8805FE0
Width                   8 bits
Access Type             ro
Reset Value             0x00000013
Description             Peripheral ID0

        Register ITM_PERIPHID0_REG Details

      Field Name         Bits    Type    Reset Value                 Description
VAL                        7:0      ro      0x13          PartNumber0

                   <-----  ------>Register (ITM*) PERIPHID1*

Name                    ITM_PERIPHID1_REG
Relative Address        0x00000FE4

Absolute Address        0xF8805FE4
Width                   8 bits
Access Type             ro
Reset Value             0x000000B9
Description             Peripheral ID1

        Register ITM_PERIPHID1_REG Details

      Field Name         Bits    Type    Reset Value                     Description
JEP106ID                7:4      ro      0xB           JEP106 Identity Code [3:0]
PartNumber1             3:0      ro      0x9           PartNumber1

                   <-----  ------>Register (ITM*) PERIPHID2*

Name                    ITM_PERIPHID2_REG
Relative Address        0x00000FE8
Absolute Address        0xF8805FE8
Width                   8 bits
Access Type             ro
Reset Value             0x0000002B
Description             Peripheral ID2

        Register ITM_PERIPHID2_REG Details

      Field Name         Bits    Type    Reset Value                     Description
RevNum                  7:4      ro      0x2           Revision number of Peripheral
JEDEC                   3        ro      0x1           Indicates that a JEDEC assigned value is used
JEP106ID                2:0      ro      0x3           JEP106 Identity Code [6:4]

                   <-----  ------>Register (ITM*) PERIPHID3*

Name                    ITM_PERIPHID3_REG
Relative Address        0x00000FEC
Absolute Address        0xF8805FEC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID3

        Register ITM_PERIPHID3_REG Details

      Field Name         Bits    Type   Reset Value                    Description
RevAnd                  7:4      ro     0x0           RevAnd, at top level
CustMod                 3:0      ro     0x0           Customer Modified

                   <-----  ------>Register (ITM*) COMPID0*

Name                    ITM_COMPID0_REG
Relative Address        0x00000FF0
Absolute Address        0xF8805FF0
Width                   8 bits
Access Type             ro
Reset Value             0x0000000D
Description             Component ID0

        Register ITM_COMPID0_REG Details

      Field Name         Bits    Type   Reset Value                    Description
VAL                        7:0      ro     0xD           Preamble

                   <-----  ------>Register (ITM*) COMPID1*

Name                    ITM_COMPID1_REG
Relative Address        0x00000FF4
Absolute Address        0xF8805FF4
Width                   8 bits
Access Type             ro
Reset Value             0x00000090
Description             Component ID1

        Register ITM_COMPID1_REG Details

      Field Name         Bits    Type   Reset Value                    Description
VAL                        7:0      ro     0x90          Preamble

<-----  ------>Register (ITM*) COMPID2*    
Name                    ITM_COMPID2_REG

Relative Address        0x00000FF8
Absolute Address        0xF8805FF8
Width                   8 bits
Access Type             ro
Reset Value             0x00000005
Description             Component ID2

        Register ITM_COMPID2_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0x5           Preamble

                   <-----  ------>Register (ITM*) COMPID3*

Name                    ITM_COMPID3_REG
Relative Address        0x00000FFC
Absolute Address        0xF8805FFC
Width                   8 bits
Access Type             ro
Reset Value             0x000000B1
Description             Component ID3

        Register ITM_COMPID3_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0xB1          Preamble

<---- 
<====    ====>B.15 CoreSight Trace Packet Output (TPIU)
Module Name             TPIU
Base Address            0xF8803000 debug_tpiu
Description             Trace Port Interface Unit
Vendor Info

                  Register Summary

    Register Name          Address       Width      Type    Reset Value            Description
TPIU_SuppSize_REG        0x00000000       32         rw      0xFFFFFFFF    Supported Port Size Register
TPIU_CurrentSize_REG     0x00000004       32         rw      0x00000001    Current Port Size Register
TPIU_SuppTrigMode_REG    0x00000100       18         ro      0x0000011F    Supported Trigger Modes Register
TPIU_TrigCount_REG       0x00000104       8          rw      0x00000000    Trigger Counter Register
TPIU_TrigMult_REG        0x00000108       5          rw      0x00000000    Trigger Multiplier Register
TPIU_SuppTest_REG        0x00000200       18         ro      0x0003000F    Supported Test Patterns/Modes Register
TPIU_CurrentTest_REG     0x00000204       18         mixed   0x00000000    Current Test Patterns/Modes Register
TPIU_TestRepeatCount_REG 0x00000208       8          rw      0x00000000    TPIU Test Pattern Repeat Counter Register
TPIU_FFSR_REG            0x00000300       3          ro      0x00000006    Formatter and Flush Status Register
TPIU_FFCR_REG            0x00000304       14         mixed   0x00000000    Formatter and Flush Control Register
TPIU_FormatSyncCount_REG 0x00000308       12         rw      0x00000040    Formatter Synchronization Counter Register
TPIU_EXTCTLIn_REG        0x00000400       8          ro      0x00000000    EXTCTL In Port
TPIU_EXTCTLOut_REG       0x00000404       8          rw      0x00000000    EXTCTL Out Port
TPIU_ITTRFLINACK_REG     0x00000EE4       2          wo      0x00000000    Integration Test Trigger In and Flush In Acknowledge Register
TPIU_ITTRFLIN_REG        0x00000EE8       2          ro      x             Integration Test Trigger In and Flush In Register
TPIU_ITATBDATA0_REG      0x00000EEC       5          ro      x             Integration Test ATB Data Register 0
TPIU_ITATBCTR2_REG       0x00000EF0       2          wo      0x00000000    Integration Test ATB Control Register 2
TPIU_ITATBCTR1_REG       0x00000EF4       7          ro      x             Integration Test ATB Control Register 1
TPIU_ITATBCTR0_REG       0x00000EF8       10         ro      x             Integration Test ATB Control Register 0
TPIU_IMCR_REG            0x00000F00       1          rw      0x00000000    Integration Mode Control Register
TPIU_CTSR_REG            0x00000FA0       4          rw      0x0000000F    Claim Tag Set Register
TPIU_CTCR_REG            0x00000FA4       4          rw      0x00000000    Claim Tag Clear Register
TPIU_LAR_REG             0x00000FB0       32         wo      0x00000000    Lock Access Register
TPIU_LSR_REG             0x00000FB4       3          ro      0x00000003    Lock Status Register
TPIU_ASR_REG             0x00000FB8       8          ro      0x00000000    Authentication Status Register
TPIU_DEVID_REG           0x00000FC8       12         ro      0x000000A0    Device ID
TPIU_DTIR_REG            0x00000FCC       8          ro      0x00000011    Device Type Identifier Register
TPIU_PERIPHID4_REG       0x00000FD0       8          ro      0x00000004    Peripheral ID4
TPIU_PERIPHID5_REG       0x00000FD4       8          ro      0x00000000    Peripheral ID5
TPIU_PERIPHID6_REG       0x00000FD8       8          ro      0x00000000    Peripheral ID6
TPIU_PERIPHID7_REG       0x00000FDC       8          ro      0x00000000    Peripheral ID7
TPIU_PERIPHID0_REG       0x00000FE0       8          ro      0x00000012    Peripheral ID0
TPIU_PERIPHID1_REG       0x00000FE4       8          ro      0x000000B9    Peripheral ID1
TPIU_PERIPHID2_REG       0x00000FE8       8          ro      0x0000004B    Peripheral ID2
TPIU_PERIPHID3_REG       0x00000FEC       8          ro      0x00000000    Peripheral ID3
TPIU_COMPID0_REG         0x00000FF0       8          ro      0x0000000D    Component ID0
TPIU_COMPID1_REG         0x00000FF4       8          ro      0x00000090    Component ID1
TPIU_COMPID2_REG         0x00000FF8       8          ro      0x00000005    Component ID2
TPIU_COMPID3_REG         0x00000FFC       8          ro      0x000000B1    Component ID3

                   <-----  ------>Register (TPIU*) SUPPSIZE*

Name                    TPIU_SUPPSIZE_REG
Relative Address        0x00000000
Absolute Address        0xF8803000
Width                   32 bits
Access Type             rw
Reset Value             0xFFFFFFFF
Description             Supported Port Size Register

        Register TPIU_SUPPSIZE_REG Details

      Field Name         Bits     Type    Reset Value                      Description
VAL                     31:0      rw     0xFFFFFFFF     Each bit location represents a single port size that
                                                        is supported on the device, that is, 32-1 in bit
                                                        locations [31:0].

                   <-----  ------>Register (TPIU*) CURRENTSIZE*

Name                    TPIU_CURRENTSIZE_REG
Relative Address        0x00000004
Absolute Address        0xF8803004
Width                   32 bits
Access Type             rw
Reset Value             0x00000001
Description             Current Port Size Register

        Register TPIU_CURRENTSIZE_REG Details

      Field Name         Bits     Type    Reset Value                      Description
VAL                     31:0      rw     0x1            The Current Port Size Register has the same
                                                        format as the Supported Port Sizes register but
                                                        only one bit is set, and all others must be zero.
                                                        Writing values with more than one bit set or
                                                        setting a bit that is not indicated as supported is
                                                        not supported and causes unpredictable behavior.

                   <-----  ------>Register (TPIU*) SUPPTRIGMODE*

Name                    TPIU_SUPPTRIGMODE_REG
Relative Address        0x00000100
Absolute Address        0xF8803100
Width                   18 bits
Access Type             ro
Reset Value             0x0000011F
Description             Supported Trigger Modes Register

         Register TPIU_SUPPTRIGMODE_REG Details

      Field Name         Bits      Type   Reset Value                        Description
TrgRun                  17       ro       0x0             Trigger Counter running. A trigger has occurred
                                                          but the counter is not at zero.
Triggered               16       ro       0x0             A trigger has occurred and the counter has
                                                          reached zero.
reserved                15:9     ro       0x0              Reserved
TCount8                 8        ro       0x1              8-bit wide counter register implemented.
reserved                7:5      ro       0x0              Reserved
Mult64k                 4        ro       0x1             Multiply the Trigger Counter by 65536 supported.
Mult256                 3        ro       0x1              Multiply the Trigger Counter by 256 supported.
Mult16                  2        ro       0x1              Multiply the Trigger Counter by 16 supported.
Mult4                   1        ro       0x1              Multiply the Trigger Counter by 4 supported.
Mult2                   0        ro       0x1              Multiply the Trigger Counter by 2 supported.

                   <-----  ------>Register (TPIU*) TRIGCOUNT*

Name                    TPIU_TRIGCOUNT_REG
Relative Address        0x00000104
Absolute Address        0xF8803104
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             Trigger Counter Register

         Register TPIU_TRIGCOUNT_REG Details

      Field Name         Bits      Type   Reset Value                        Description
TrigCount               7:0      rw       0x0             8-bit counter value for the number of words to be
                                                          output from the formatter before a trigger is
                                                          inserted.

                   <-----  ------>Register (TPIU*) TRIGMULT*

Name                    TPIU_TRIGMULT_REG
Relative Address        0x00000108
Absolute Address        0xF8803108
Width                   5 bits

Access Type               rw
Reset Value               0x00000000
Description               Trigger Multiplier Register

         Register TPIU_TRIGMULT_REG Details

        Field Name         Bits     Type    Reset Value                     Description
Mult64k                   4         rw     0x0             Multiply the Trigger Counter by 65536.
Mult256                   3         rw     0x0             Multiply the Trigger Counter by 256.
Mult16                    2         rw     0x0            Multiply the Trigger Counter by 16.
Mult4                     1         rw     0x0            Multiply the Trigger Counter by 4.
Mult2                     0         rw     0x0            Multiply the Trigger Counter by 2.

                     <-----  ------>Register (TPIU*) SUPPTEST*

Name                      TPIU_SUPPTEST_REG
Relative Address          0x00000200
Absolute Address          0xF8803200
Width                     18 bits
Access Type               ro
Reset Value               0x0003000F
Description               Supported Test Patterns/Modes Register

         Register TPIU_SUPPTEST_REG Details

        Field Name         Bits     Type    Reset Value                     Description
PContEn                   17        ro     0x1            Continuous mode.
PTimeEn                   16        ro     0x1            Timed mode.
reserved                  15:4      ro     0x0             Reserved
PatF0                     3         ro     0x1             FF/00 Pattern
PatA5                     2         ro     0x1            AA/55 Pattern
PatW0                     1         ro     0x1             Walking 0s Pattern
PatW1                     0         ro     0x1             Walking 1s Pattern

                     <-----  ------>Register (TPIU*) CURRENTTEST*

Name                      TPIU_CURRENTTEST_REG
Relative Address          0x00000204

Absolute Address          0xF8803204
Width                     18 bits
Access Type               mixed
Reset Value               0x00000000
Description               Current Test Patterns/Modes Register

         Register TPIU_CURRENTTEST_REG Details

        Field Name         Bits     Type    Reset Value                     Description
PContEn                   17        rw     0x0            Continuous mode.
PTimeEn                   16        rw     0x0            Timed mode.
reserved                  15:4      ro     0x0            Reserved
PatF0                     3         rw     0x0            FF/00 Pattern
PatA5                     2         rw     0x0            AA/55 Pattern
PatW0                     1         rw     0x0            Walking 0s Pattern
PatW1                     0         rw     0x0            Walking 1s Pattern

                     <-----  ------>Register (TPIU*) TESTREPEATCOUNT*

Name                      TPIU_TESTREPEATCOUNT_REG
Relative Address          0x00000208
Absolute Address          0xF8803208
Width                     8 bits
Access Type               rw
Reset Value               0x00000000
Description               TPIU Test Pattern Repeat Counter Register

         Register TPIU_TESTREPEATCOUNT_REG Details

        Field Name         Bits     Type    Reset Value                     Description
PattCount                 7:0       rw     0x0            8-bit counter value to indicate the number of
                                                          TRACECLKIN cycles that a pattern runs for
                                                          before switching to the next pattern.

                     <-----  ------>Register (TPIU*) FFSR*

Name                      TPIU_FFSR_REG
Relative Address          0x00000300
Absolute Address          0xF8803300

Width                   3 bits
Access Type             ro
Reset Value             0x00000006
Description             Formatter and Flush Status Register

          Register TPIU_FFSR_REG Details

      Field Name         Bits     Type   Reset Value                        Description
TCPresent               2         ro     0x1             If this bit is set then TRACECTL is present.
FtStopped               1         ro     0x1             Formatter stopped.
                                                         The formatter has received a stop request signal
                                                         and all trace data and post-amble has been
                                                         output. Any more trace data on the ATB interface
                                                         is ignored and ATREADYS goes HIGH.
FlInProg                0         ro     0x0             Flush In Progress. This is an indication of the
                                                         current state of AFVALIDS.

                   <-----  ------>Register (TPIU*) FFCR*

Name                    TPIU_FFCR_REG
Relative Address        0x00000304
Absolute Address        0xF8803304
Width                   14 bits
Access Type             mixed
Reset Value             0x00000000
Description             Formatter and Flush Control Register

          Register TPIU_FFCR_REG Details

      Field Name         Bits     Type   Reset Value                        Description
StopTrig                13        rw     0x0             Stop the formatter after a Trigger Event is
                                                         observed.
StopFl                  12        rw     0x0             Stop the formatter after a flush completes (return
                                                         of AFREADYS). This forces the FIFO to drain off
                                                         any part-completed packets.
reserved                11        ro     0x0             Reserved
TrigFl                  10        rw     0x0             Indicates a trigger on Flush completion on
                                                         AFREADYS being returned.
TrigEvt                 9         rw     0x0             Indicates a trigger on a Trigger Event.
TrigIn                  8         rw     0x0             Indicates a trigger on TRIGIN being asserted.
reserved                7         ro     0x0             Reserved

      Field Name         Bits     Type   Reset Value                       Description
FOnMan                  6         rw     0x0            Manually generate a flush of the system. Setting
                                                        this bit causes a flush to be generated. This is
                                                        cleared when this flush has been serviced.
FOnTrig                 5         rw     0x0            Generate a flush using Trigger event.
                                                        Set this bit to cause a flush of data in the system
                                                        when a Trigger Event occurs.
FOnFlIn                 4         rw     0x0            Generate flush using the FLUSHIN interface. Set
                                                        this bit to enable use of the FLUSHIN connection.
reserved                3:2       ro     0x0            Reserved
EnFCont                 1         rw     0x0            Continuous Formatting, no TRACECTL. Embed
                                                        in trigger packets and indicate null cycles using
                                                        Sync packets. Can only be changed when
                                                        FtStopped is HIGH.
EnFTC                   0         rw     0x0            Enable Formatting. Do not embed Triggers into
                                                        the formatted stream. Trace disable cycles and
                                                        triggers are indicated by TRACECTL, where
                                                        fitted. Can only be changed when FtStopped is
                                                        HIGH.

                   <-----  ------>Register (TPIU*) FORMATSYNCCOUNT*

Name                    TPIU_FORMATSYNCCOUNT_REG
Relative Address        0x00000308
Absolute Address        0xF8803308
Width                   12 bits
Access Type             rw
Reset Value             0x00000040
Description             Formatter Synchronization Counter Register

        Register TPIU_FORMATSYNCCOUNT_REG Details

      Field Name         Bits     Type   Reset Value                       Description
CycCount                11:0      rw     0x40           12-bit counter value to indicate the number of
                                                        complete frames between full synchronization
                                                        packets.

                   <-----  ------>Register (TPIU*) EXTCTLIN*

Name                    TPIU_EXTCTLIN_REG
Relative Address        0x00000400
Absolute Address        0xF8803400

Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             EXTCTL In Port

        Register TPIU_EXTCTLIN_REG Details

      Field Name         Bits    Type     Reset Value                      Description
VAL                        7:0      ro      0x0             Tied to 0

                   <-----  ------>Register (TPIU*) EXTCTLOUT*

Name                    TPIU_EXTCTLOUT_REG
Relative Address        0x00000404
Absolute Address        0xF8803404
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             EXTCTL Out Port

        Register TPIU_EXTCTLOUT_REG Details

      Field Name         Bits    Type     Reset Value                      Description
VAL                        7:0      rw      0x0             Output not connected

                   <-----  ------>Register (TPIU*) ITTRFLINACK*

Name                    TPIU_ITTRFLINACK_REG
Relative Address        0x00000EE4
Absolute Address        0xF8803EE4
Width                   2 bits
Access Type             wo
Reset Value             0x00000000
Description             Integration Test Trigger In and Flush In Acknowledge Register

        Register TPIU_ITTRFLINACK_REG Details

      Field Name         Bits    Type     Reset Value                       Description
FLUSHINACK              1        wo      0x0              Set the value of FLUSHINACK
TRIGINACK               0        wo      0x0              Set the value of TRIGINACK

                   <-----  ------>Register (TPIU*) ITTRFLIN*

Name                    TPIU_ITTRFLIN_REG
Relative Address        0x00000EE8
Absolute Address        0xF8803EE8
Width                   2 bits
Access Type             ro
Reset Value             x
Description             Integration Test Trigger In and Flush In Register

        Register TPIU_ITTRFLIN_REG Details

      Field Name         Bits    Type     Reset Value                       Description
FLUSHIN                 1        ro      x                Read the value of FLUSHIN
TRIGIN                  0        ro      x                Read the value of TRIGIN

                   <-----  ------>Register (TPIU*) ITATBDATA0*

Name                    TPIU_ITATBDATA0_REG
Relative Address        0x00000EEC
Absolute Address        0xF8803EEC
Width                   5 bits
Access Type             ro
Reset Value             x
Description             Integration Test ATB Data Register 0

        Register TPIU_ITATBDATA0_REG Details

      Field Name         Bits    Type     Reset Value                       Description
ATDATA31                4        ro      x                Read the value of ATDATAS[31]
ATDATA23                3        ro      x                Read the value of ATDATAS[23]
ATDATA15                2        ro      x                Read the value of ATDATAS[15]

       Field Name         Bits    Type    Reset Value                      Description
ATDATA7                  1        ro     x                Read the value of ATDATAS[7]
ATDATA0                  0        ro     x                Read the value of ATDATAS[0]

                    <-----  ------>Register (TPIU*) ITATBCTR2*

Name                     TPIU_ITATBCTR2_REG
Relative Address         0x00000EF0
Absolute Address         0xF8803EF0
Width                    2 bits
Access Type              wo
Reset Value              0x00000000
Description              Integration Test ATB Control Register 2

        Register TPIU_ITATBCTR2_REG Details

       Field Name         Bits    Type    Reset Value                      Description
AFVALID                  1        wo     0x0              Set the value of AFVALIDS
ATREADY                  0        wo     0x0              Set the value of ATREADYS

                    <-----  ------>Register (TPIU*) ITATBCTR1*

Name                     TPIU_ITATBCTR1_REG
Relative Address         0x00000EF4
Absolute Address         0xF8803EF4
Width                    7 bits
Access Type              ro
Reset Value              x
Description              Integration Test ATB Control Register 1

        Register TPIU_ITATBCTR1_REG Details

       Field Name         Bits    Type    Reset Value                      Description
ATID                     6:0      ro     x                Read the value of ATIDS

<-----  ------>Register (TPIU*) ITATBCTR0*    
Name                     TPIU_ITATBCTR0_REG

Relative Address        0x00000EF8
Absolute Address        0xF8803EF8
Width                   10 bits
Access Type             ro
Reset Value             x
Description             Integration Test ATB Control Register 0

        Register TPIU_ITATBCTR0_REG Details

      Field Name         Bits     Type   Reset Value                       Description
ATBYTES                 9:8       ro     x               Read the value of ATBYTESS
reserved                7:2       ro     x               Reserved
AFREADY                 1         ro     x               Read the value of AFREADYS
ATVALID                 0         ro     x               Read the value of ATVALIDS

                   <-----  ------>Register (TPIU*) IMCR*

Name                    TPIU_IMCR_REG
Relative Address        0x00000F00
Absolute Address        0xF8803F00
Width                   1 bits
Access Type             rw
Reset Value             0x00000000
Description             Integration Mode Control Register

        Register TPIU_IMCR_REG Details

      Field Name         Bits     Type   Reset Value                       Description
VAL                        0         rw     0x0             Enable Integration Test registers

                   <-----  ------>Register (TPIU*) CTSR*

Name                    TPIU_CTSR_REG
Relative Address        0x00000FA0
Absolute Address        0xF8803FA0
Width                   4 bits
Access Type             rw
Reset Value             0x0000000F

Description             Claim Tag Set Register

        Register TPIU_CTSR_REG Details

      Field Name         Bits     Type   Reset Value                         Description
VAL                     3:0       rw     0xF              The claim tag register is used for any
                                                          interrogating tools to determine if the device is
                                                          being programmed or has been programmed.
                                                          Read:
                                                          1= Claim tag is implemented, 0 = Claim tag is not
                                                          implemented
                                                          Write:
                                                          1= Set claim tag bit, 0= No effect

                   <-----  ------>Register (TPIU*) CTCR*

Name                    TPIU_CTCR_REG
Relative Address        0x00000FA4
Absolute Address        0xF8803FA4
Width                   4 bits
Access Type             rw
Reset Value             0x00000000
Description             Claim Tag Clear Register

        Register TPIU_CTCR_REG Details

      Field Name         Bits     Type   Reset Value                         Description
VAL                     3:0       rw     0x0              The claim tag register is used for any
                                                          interrogating tools to determine if the device is
                                                          being programmed or has been programmed.
                                                          Read: Current value of claim tag.
                                                          Write: 1= Clear claim tag bit, 0= No effect

                   <-----  ------>Register (TPIU*) LAR*

Name                    TPIU_LAR_REG
Relative Address        0x00000FB0
Absolute Address        0xF8803FB0
Width                   32 bits
Access Type             wo
Reset Value             0x00000000

Description             Lock Access Register

        Register TPIU_LAR_REG Details

      Field Name         Bits    Type    Reset Value                      Description
VAL                     31:0     wo     0x0            Write Access Code.
                                                       Write behavior depends on PADDRDBG31 pin:
                                                       - PADDRDBG31=0 (lower 2GB):
                                                       After reset (via PRESETDBGn), TPIU is locked,
                                                       i.e., writes to all other registers using lower 2GB
                                                       addresses are ignored.
                                                       To unlock, 0xC5ACCE55 must be written this
                                                       register.
                                                       After the required registers are written, to lock
                                                       again, write a value other than 0xC5ACCE55 to
                                                       this register.
                                                       - PADDRDBG31=1 (upper 2GB):
                                                       TPIU is unlocked when upper 2GB addresses are
                                                       used to write to all the registers.
                                                       However, write to this register is ignored using a
                                                       upper 2GB address!
                                                       Note: read from this register always returns 0,
                                                       regardless of PADDRDBG31.

                   <-----  ------>Register (TPIU*) LSR*

Name                    TPIU_LSR_REG
Relative Address        0x00000FB4
Absolute Address        0xF8803FB4
Width                   3 bits
Access Type             ro
Reset Value             0x00000003
Description             Lock Status Register

        Register TPIU_LSR_REG Details

       Field Name         Bits     Type   Reset Value                         Description
8BIT                     2         ro     0x0             Set to 0 since TPIU implements a 32-bit lock access
                                                          register
STATUS                   1         ro     0x1             Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          When a lower 2GB address is used to read this
                                                          register, this bit indicates whether TPIU is in
                                                          locked state
                                                          (1= locked, 0= unlocked).
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0.
IMP                      0         ro     0x1             Read behavior depends on PADDRDBG31 pin:
                                                          - PADDRDBG31=0 (lower 2GB):
                                                          always returns 1, meaning lock mechanism are
                                                          implemented.
                                                          - PADDRDBG31=1 (upper 2GB):
                                                          always returns 0, meaning lock mechanism is
                                                          NOT implemented.

                    <-----  ------>Register (TPIU*) ASR*

Name                     TPIU_ASR_REG
Relative Address         0x00000FB8
Absolute Address         0xF8803FB8
Width                    8 bits
Access Type              ro
Reset Value              0x00000000
Description              Authentication Status Register

        Register TPIU_ASR_REG Details

       Field Name         Bits     Type   Reset Value                         Description
VAL                         7:0       ro     0x0             Indicates functionality not implemented

                    <-----  ------>Register (TPIU*) DEVID*

Name                     TPIU_DEVID_REG
Relative Address         0x00000FC8
Absolute Address         0xF8803FC8
Width                    12 bits

Access Type              ro
Reset Value              0x000000A0
Description              Device ID

           Register TPIU_DEVID_REG Details

      Field Name          Bits     Type    Reset Value                       Description
UartNRZ                  11        ro     0x0              UART/NRZ not supported
Manchester               10        ro     0x0              Manchester not support
ClockData                9         ro     0x0              Trace clock + data is supported
FifoSize                 8:6       ro     0x2              FIFO size is 4
AsyncClock               5         ro     0x1              ATCLK and TRACECLKIN is asynchronous
InputMux                 4:0       ro     0x0              No input multiplexing

                   <-----  ------>Register (TPIU*) DTIR*

Name                     TPIU_DTIR_REG
Relative Address         0x00000FCC
Absolute Address         0xF8803FCC
Width                    8 bits
Access Type              ro
Reset Value              0x00000011
Description              Device Type Identifier Register

           Register TPIU_DTIR_REG Details

      Field Name          Bits     Type    Reset Value                       Description
VAL                         7:0       ro     0x11             A trace sink and specifically a TPIU

                   <-----  ------>Register (TPIU*) PERIPHID4*

Name                     TPIU_PERIPHID4_REG
Relative Address         0x00000FD0
Absolute Address         0xF8803FD0
Width                    8 bits
Access Type              ro
Reset Value              0x00000004
Description              Peripheral ID4

        Register TPIU_PERIPHID4_REG Details

      Field Name         Bits    Type    Reset Value                     Description
4KB_count               7:4      ro      0x0           4KB Count, set to 0
JEP106ID                3:0      ro      0x4           JEP106 continuation code

                   <-----  ------>Register (TPIU*) PERIPHID5*

Name                    TPIU_PERIPHID5_REG
Relative Address        0x00000FD4
Absolute Address        0xF8803FD4
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID5

        Register TPIU_PERIPHID5_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (TPIU*) PERIPHID6*

Name                    TPIU_PERIPHID6_REG
Relative Address        0x00000FD8
Absolute Address        0xF8803FD8
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID6

        Register TPIU_PERIPHID6_REG Details

      Field Name         Bits    Type    Reset Value                     Description
VAL                        7:0      ro      0x0           reserved

<-----  ------>Register (TPIU*) PERIPHID7*    
Name                    TPIU_PERIPHID7_REG

Relative Address        0x00000FDC
Absolute Address        0xF8803FDC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID7

        Register TPIU_PERIPHID7_REG Details

      Field Name         Bits    Type    Reset Value                 Description
VAL                        7:0      ro      0x0           reserved

                   <-----  ------>Register (TPIU*) PERIPHID0*

Name                    TPIU_PERIPHID0_REG
Relative Address        0x00000FE0
Absolute Address        0xF8803FE0
Width                   8 bits
Access Type             ro
Reset Value             0x00000012
Description             Peripheral ID0

        Register TPIU_PERIPHID0_REG Details

      Field Name         Bits    Type    Reset Value                 Description
VAL                        7:0      ro      0x12          PartNumber0

                   <-----  ------>Register (TPIU*) PERIPHID1*

Name                    TPIU_PERIPHID1_REG
Relative Address        0x00000FE4
Absolute Address        0xF8803FE4
Width                   8 bits
Access Type             ro
Reset Value             0x000000B9
Description             Peripheral ID1

        Register TPIU_PERIPHID1_REG Details

      Field Name         Bits    Type    Reset Value                     Description
JEP106ID                7:4      ro      0xB           JEP106 Identity Code [3:0]
PartNumber1             3:0      ro      0x9           PartNumber1

                   <-----  ------>Register (TPIU*) PERIPHID2*

Name                    TPIU_PERIPHID2_REG
Relative Address        0x00000FE8
Absolute Address        0xF8803FE8
Width                   8 bits
Access Type             ro
Reset Value             0x0000004B
Description             Peripheral ID2

        Register TPIU_PERIPHID2_REG Details

      Field Name         Bits    Type    Reset Value                     Description
RevNum                  7:4      ro      0x4           Revision number of Peripheral
JEDEC                   3        ro      0x1           Indicates that a JEDEC assigned value is used
JEP106ID                2:0      ro      0x3           JEP106 Identity Code [6:4]

                   <-----  ------>Register (TPIU*) PERIPHID3*

Name                    TPIU_PERIPHID3_REG
Relative Address        0x00000FEC
Absolute Address        0xF8803FEC
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Peripheral ID3

        Register TPIU_PERIPHID3_REG Details

      Field Name         Bits    Type    Reset Value                     Description
RevAnd                  7:4      ro      0x0           RevAnd, at top level
CustMod                 3:0      ro      0x0           Customer Modified

                   <-----  ------>Register (TPIU*) COMPID0*

Name                    TPIU_COMPID0_REG
Relative Address        0x00000FF0
Absolute Address        0xF8803FF0
Width                   8 bits
Access Type             ro
Reset Value             0x0000000D
Description             Component ID0

        Register TPIU_COMPID0_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0xD           Preamble

                   <-----  ------>Register (TPIU*) COMPID1*

Name                    TPIU_COMPID1_REG
Relative Address        0x00000FF4
Absolute Address        0xF8803FF4
Width                   8 bits
Access Type             ro
Reset Value             0x00000090
Description             Component ID1

        Register TPIU_COMPID1_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0x90          Preamble

                   <-----  ------>Register (TPIU*) COMPID2*

Name                    TPIU_COMPID2_REG
Relative Address        0x00000FF8
Absolute Address        0xF8803FF8
Width                   8 bits
Access Type             ro
Reset Value             0x00000005
Description             Component ID2

        Register TPIU_COMPID2_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0x5           Preamble

                   <-----  ------>Register (TPIU*) COMPID3*

Name                    TPIU_COMPID3_REG
Relative Address        0x00000FFC
Absolute Address        0xF8803FFC
Width                   8 bits
Access Type             ro
Reset Value             0x000000B1
Description             Component ID3

        Register TPIU_COMPID3_REG Details

      Field Name         Bits    Type   Reset Value              Description
VAL                        7:0      ro     0xB1          Preamble

<---- 
<====    ====>B.16 Device Configuration Interface (DEVCFG)
Module Name             DEVCFG
Software Name           XDCFG
Base Address            0xF8007000 devcfg
Description             Device configuraion Interface
Vendor Info

                 Register Summary

    Register Name              Address       Width    Type     Reset Value             Description
DEVCFG_CTRL_REG              0x00000000      32       mixed   0x0C006000     Control Register : This register
                                                                             defines basic control registers.
                                                                             Some of the register bits can be
                                                                             locked by control bits in the
                                                                             LOCK Register 0x004.
DEVCFG_LOCK_REG              0x00000004      32       mixed   0x00000000     This register defines LOCK
                                                                             register used to lock changes in
                                                                             the Control Register 0x000 after
                                                                             configuration. All those LOCK
                                                                             register is set only register. The
                                                                             only way to clear those registers
                                                                             is power on reset signal.
DEVCFG_CFG_REG               0x00000008      32       rw      0x00000508     Configuration Register : This
                                                                             register contains configuration
                                                                             information for the AXI
                                                                             transfers, and other general
                                                                             setup.
                             
    Register Name              Address      Width   Type    Reset Value             Description
DEVCFG_INT_STS_REG           0x0000000C     32      mixed   0x00000000    Interrupt Status Register : This
                                                                          register contains interrupt status
                                                                          flags.
                                                                          All register bits are clear on
                                                                          write by writing 1s to those bits,
                                                                          however the register bits will
                                                                          only be cleared if the condition
                                                                          that sets the interrupt flag is no
                                                                          longer true.
                                                                          Note that individual status bits
                                                                          will be set if the corresponding
                                                                          condition is satisfied regardless
                                                                          of whether the interrupt mask
                                                                          bit in 0x010 is set.
                                                                          However, external interrupt will
                                                                          only be generated if an interrupt
                                                                          status flag is set and the
                                                                          corresponding mask bit is not
                                                                          set
DEVCFG_INT_MASK_REG          0x00000010     32      rw      0xFFFFFFFF    Interrupt Mask Register: This
                                                                          register contains interrupt mask
                                                                          information.
                                                                          Set a bit to 1 to mask the
                                                                          interrupt generation from the
                                                                          corresponding interrupting
                                                                          source in Interrupt Status
                                                                          Register 0x00C.
DEVCFG_STATUS_REG            0x00000014     32      mixed   0x40000820    Status Register: This register
                                                                          contains miscellaneous status.
DEVCFG_DMA_SRC_ADDR_REG      0x00000018     32      rw      0x00000000    DMA Source address Register:
                                                                          This register contains the source
                                                                          address for DMA transfer.
                                                                          A DMA command consists of
                                                                          source address, destination
                                                                          address, source transfer length,
                                                                          and destination transfer length.
                                                                          It is important that the
                                                                          parameters are programmed in
                                                                          the exact sequence as described
                             
    Register Name              Address      Width   Type    Reset Value             Description
DEVCFG_DMA_DST_ADDR          0x0000001C     32      rw      0x00000000    DMA Destination address
                                                                          Register: This register contains
                                                                          the destination address for
                                                                          DMA transfer.
                                                                          A DMA command consists of
                                                                          source address, destination
                                                                          address, source transfer length,
                                                                          and destination transfer length.
                                                                          It is important that the
                                                                          parameters are programmed in
                                                                          the exact sequence as described.
DEVCFG_DMA_SRC_LEN_REG       0x00000020     32      rw      0x00000000    DMA Source transfer Length
                                                                          Register: This register contains
                                                                          the DMA source transfer length
                                                                          in unit of 4-byte word.
                                                                          A DMA command that consists
                                                                          of source address, destination
                                                                          address, source transfer length,
                                                                          and destination transfer length.
                                                                          It is important that the
                                                                          parameters are programmed in
                                                                          the exact sequence as described.
DEVCFG_DMA_DEST_LEN_REG      0x00000024     32      rw      0x00000000    DMA Destination transfer
                                                                          Length Register: This register
                                                                          contains the DMA destination
                                                                          transfer length in unit of 4-byte
                                                                          word.
                                                                          A DMA command that consists
                                                                          of source address, destination
                                                                          address, source transfer length,
                                                                          and destination transfer length
                                                                          is accepted when this register is
                                                                          written to.
                                                                          It is important that the
                                                                          parameters are programmed in
                                                                          the exact sequence as described.
DEVCFG_MULTIBOOT_ADDR_RE     0x0000002C     13      rw      0x00000000    MULTI Boot Addr Pointer
                                                                          Register: This register defines
                                                                          multi-boot address pointer. This
                                                                          register is power on reset only
                                                                          used to remember multi-boot
                                                                          address pointer set by previous
                                                                          boot.
                             
    Register Name         Address      Width   Type    Reset Value             Description
DEVCFG_UNLOCK_REG            0x00000034     32      rw      0x00000000    Unlock Register: This register is
                                                                          used to protect the DEVCI
                                                                          configuration registers from
                                                                          ROM code corruption.
                                                                          The boot ROM will unlock the
                                                                          DEVCI by writing 0x757BDF0D
                                                                          to this register.
                                                                          Writing anything other than the
                                                                          unlock word to this register will
                                                                          cause an illegal access state and
                                                                          make the DEVCI inaccessible
                                                                          until a system reset occurs.
DEVCFG_MCTRL_REG             0x00000080     32      mixed   x             Miscellaneous control Register:
                                                                          This register contains
                                                                          miscellaneous controls.
DEVCFG_XADCIF_CFG_REG        0x00000100     32      rw      0x00001114    XADC Interface Configuration
                                                                          Register : This register
                                                                          configures the XADC Interface
                                                                          operation
DEVCFG_XADCIF_INT_STS_REG    0x00000104     32      mixed   0x00000200    XADC Interface Interrupt Status
                                                                          Register : This register contains
                                                                          the interrupt status flags of the
                                                                          XADC interface block.
                                                                          All register bits are clear on
                                                                          write by writing 1s to those bits,
                                                                          however the register bits will
                                                                          only be cleared if the condition
                                                                          that sets the interrupt flag is no
                                                                          longer true.
                                                                          Note that individual status bits
                                                                          will be set if the corresponding
                                                                          condition is satisfied regardless
                                                                          of whether the interrupt mask
                                                                          bit in 0x108 is set.
                                                                          However, external interrupt will
                                                                          only be generated if an interrupt
                                                                          status flag is set and the
                                                                          corresponding mask bit is not
                                                                          set
DEVCFG_XADCIF_INT_MASK_REG   0x00000108     32      rw      0xFFFFFFFF    XADC Interface Interrupt Mask
                                                                          Register : This register contains
                                                                          the interrupt mask information.
                                                                          Set a bit to 1 to mask the
                                                                          interrupt generation from the
                                                                          corresponding interrupting
                                                                          source in 0x104

    Register Name            Address      Width    Type      Reset Value                    Description
DEVCFG_XADCIF_MSTS_REG      0x0000010C        32       ro       0x00000500   XADC Interface miscellaneous
                                                                             Status Register : This register
                                                                             contains miscellaneous status of
                                                                             the XADC Interface
DEVCFG_XADCIF_CMDFIFO_REG   0x00000110        32       wo       0x00000000   XADC Interface Command
                                                                             FIFO Register : This address is
                                                                             the entry point to the command
                                                                             FIFO.
                                                                             Commands get push into the
                                                                             FIFO when there is a write to
                                                                             this address
DEVCFG_XADCIF_RDFIFO_REG    0x00000114        32       ro       0x00000000   XADC Interface Data FIFO
                                                                             Register : This address is the exit
                                                                             point of the read data FIFO.
                                                                             Read data is returned when
                                                                             there is a read from this address
DEVCFG_XADCIF_MCTL_REG      0x00000118        32       rw       0x00000010   XADC Interface Miscellaneous
                                                                             Control Register : This register
                                                                             provides miscellaneous control
                                                                             of the XADC Interface.

                   <-----  ------>Register (DEVCFG*) CTRL*

Name                    DEVCFG_CTRL_REG
Relative Address        0x00000000
Absolute Address        0xF8007000
Width                   32 bits
Access Type             mixed
Reset Value             0x0C006000
Description             Control Register : This register defines basic control registers.
                        Some of the register bits can be locked by control bits in the LOCK Register 0x004.

        Register DEVCFG_CTRL_REG Details

      Field Name         Bits     Type     Reset Value                         Description
FORCE_RST               31        rw      0x0               Force the PS into secure lockdown.
                                                            The secure lockdown state can only be cleared by
                                                            issuing a PS_POR_B reset
PCFG_PROG_B             30        rw      0x0               Program Signal used to reset the PL.
                                                            It acts as the PROG_B signal in the PL.

      Field Name         Bits   Type    Reset Value                       Description
PCFG_POR_CNT_4K         29      rw     0x0            This register controls which POR timer the PL will
                                                      use for power-up.
                                                      0 - Use 64k timer
                                                      1 - Use 4k timer
reserved                28      rw     0x0            Reserved
PCAP_PR                 27      rw     0x1            After the initial configuration of the PL, a partial
                                                      reconfiguration can be performed using either the
                                                      ICAP or PCAP interface.
                                                      These interfaces are mutually exclusive and
                                                      cannot be used simultaneously.
                                                      Switching between ICAP and PCAP is possible
                                                      but users should ensure that no commands or
                                                      data are being transmitted or received before
                                                      changing interfaces.
                                                      Failure to do this could lead to unexpected
                                                      behavior.
                                                      This bit selects between ICAP and PCAP for PL
                                                      reconfiguration.
                                                      0 - ICAP is selected for reconfiguration
                                                      1 - PCAP is selected for reconfiguration
PCAP_MODE               26      rw     0x1            This bit enables the PCAP interface
QUARTER_PCAP_RA         25      rw     0x0            This bit is used to reduce the PCAP data
TE_EN                                                 transmission to once every 4 clock cycles.
(PCAP_RATE_EN)                                        This bit MUST be set when the AES engine is
                                                      being used to decrypt configuration data for
                                                      either the PS or PL.
                                                      Setting this bit for non-encrypted PCAP data
                                                      transmission is allowed but not recommended.
                                                      0 - PCAP data transmitted every clock cycle
                                                      1 - PCAP data transmitted every 4th clock cycle
                                                      (must be used for encrypted data)
MULTIBOOT_EN            24      rw     0x0            This bit enables multi-boot out of reset. This bit is
                                                      only cleared by a PS_POR_B reset,
                                                      0 - Boot from default boot image base address
                                                      1 - Boot from multi-boot offset address
JTAG_CHAIN_DIS          23      rw     0x0            This bit is used to disable the JTAG scan chain.
                                                      The primary purpose is to protect the PL from
                                                      unwanted JTAG accesses.
                                                      The JTAG connection to the PS DAP and PL TAP
                                                      will be disabled when this bit is set.
reserved                22:16   rw     0x0            Reserved
reserved                15      wo     0x0            Reserved. Do not modify.
reserved                14      rw     0x1            Reserved - always write with 1

      Field Name         Bits   Type    Reset Value                       Description
reserved                13      rw     0x1            Reserved - always write with 1
PCFG_AES_FUSE           12      rw     0x0            (Lockable, see 0x004, bit 4)
                                                      This bit is used to select the AES key source
                                                      0 - BBRAM key
                                                      1 - eFuse key
                                                      User access to this bit is restricted.
                                                      The boot ROM will make the key selection and
                                                      lock this bit during the initial boot sequence.
                                                      This bit is only cleared by PS_POR_B reset.
PCFG_AES_EN             11:9    rw     0x0            (Lockable, see 0x004, bit 3)
                                                      This bit enables the AES engine within the PL.
                                                      The three bits need to be either all 0's or 1's, any
                                                      inconsistency will lead to security lockdown.
                                                      000 - Disable AES engine
                                                      111 - Enable AES engine
                                                      All others - Secure lockdown
                                                      User access to this bit is restricted.
                                                      The boot ROM will enable the AES engine for
                                                      secure boot and will always lock this bit before
                                                      passing control to user code.
                                                      This bit is only cleared by PS_POR_B reset.
SEU_EN                  8       rw     0x0            (Lockable, see 0x004, bit 2)
                                                      This bit enables an automatic lockdown of the PS
                                                      when a PL SEU is detected.
                                                      0 - Ignore SEU signal from PL
                                                      1 - Initiate secure lockdown when SEU signal
                                                      received from PL
                                                      This bit is sticky, once set it can only be cleared
                                                      with a PS_POR_B reset.
SEC_EN                  7       ro     0x0            (Lockable, see 0x004, bit 1)
                                                      This bit is used to indicate if the PS has been
                                                      booted securely.
                                                      0 - PS was not booted securely
                                                      1 - PS was booted securely
                                                      User access to this bit is restricted.
                                                      The boot ROM will set this bit when a secure boot
                                                      is initiated and will always lock the bit before
                                                      passing control to user code.
                                                      This bit is only cleared by PS_POR_B reset.
SPNIDEN                 6       rw     0x0            (Lockable, see 0x004, bit 0)
                                                      Secure Non-Invasive Debug Enable
                                                      0 - Disable
                                                      1 - Enable

      Field Name         Bits     Type    Reset Value                         Description
SPIDEN                  5         rw     0x0               (Lockable, see 0x004, bit 0)
                                                           Secure Invasive Debug Enable
                                                           0 - Disable
                                                           1 - Enable
NIDEN                   4         rw     0x0               (Lockable, see 0x004, bit 0)
                                                           Non-Invasive Debug Enable
                                                           0 - Disable
                                                           1 - Enable
DBGEN                   3         rw     0x0               (Lockable, see 0x004, bit 0)
                                                           Invasive Debug Enable
                                                           0 - Disable
                                                           1 - Enable
DAP_EN                  2:0       rw     0x0               (Lockable, see 0x004, bit 0)
                                                           These bits will enable the ARM DAP.
                                                           111 - ARM DAP Enabled
                                                           Others - ARM DAP will be bypassed

                   <-----  ------>Register (DEVCFG*) LOCK*

Name                    DEVCFG_LOCK_REG
Relative Address        0x00000004
Absolute Address        0xF8007004
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             This register defines LOCK register used to lock changes in the Control Register
                        0x000 after configuration. All those LOCK register is set only register. The only way
                        to clear those registers is power on reset signal.

        Register DEVCFG_LOCK_REG Details

      Field Name         Bits     Type    Reset Value                         Description
reserved                31:5      rw     0x0               Reserved
AES_FUSE_LOCK           4         rwso   0x0               This bit locks the PCFG_AES_FUSE bit
                                                           (CTRL[12]).
                                                           0 - Open
                                                           1 - Locked
                                                           User access to this bit is restricted, the boot ROM
                                                           will always set this bit prior to handing control
                                                           over to user code.
                                                           This bit is only cleared by a PS_POR_B reset.

        Field Name         Bits     Type    Reset Value                         Description
AES_EN_LOCK               3         rwso   0x0               This bit locks the PCFG_AES_EN bits
(AES_EN)                                                     (CTRL[11:9]).
                                                             0 - Open
                                                             1 - Locked
                                                             User access to this bit is restricted, the boot ROM
                                                             will always set this bit prior to handing control
                                                             over to user code.
                                                             This bit is only cleared by a PS_POR_B reset.
SEU_LOCK                  2         rwso   0x0               This bit locks the SEU_EN bit (CTRL[8]).
(SEU)                                                        0 - Open
                                                             1 - Locked
                                                             This bit is only cleared by a PS_POR_B reset.
SEC_LOCK                  1         rwso   0x0               This bit locks the SEC_EN bit (CTRL[7]).
(SEC)                                                        0 - Open
                                                             1 - Locked
                                                             User access to this bit is restricted, the boot ROM
                                                             will always set this bit prior to handing control
                                                             over to user code.
                                                             This bit is only cleared by a PS_POR_B reset.
DBG_LOCK                  0         rwso   0x0               This bit locks the debug enable bits, SPNIDEN,
(DBG)                                                        SPIDEN, NIDEN, DBGEN, DAP_EN (CTRL[6:0]).
                                                             0 - Open
                                                             1 - Locked
                                                             DBG_LOCK should only be used to prevent the
                                                             debug access from being enabled. If DBG_LOCK
                                                             is set and a soft-reset is issued, then the DAP_EN
                                                             bits in the CTRL register (0x000) cannot be
                                                             enabled until a power-on-reset is performed.
                                                             This bit is only cleared by a PS_POR_B reset.

                     <-----  ------>Register (DEVCFG*) CFG*

Name                      DEVCFG_CFG_REG
Relative Address          0x00000008
Absolute Address          0xF8007008
Width                     32 bits
Access Type               rw
Reset Value               0x00000508
Description               Configuration Register : This register contains configuration information for the AXI
                          transfers, and other general setup.

        Register DEVCFG_CFG_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:12     rw     0x0           Reserved
RFIFO_TH                11:10     rw     0x1           These two bits define Rx FIFO level that sets
                                                       interrupt flag
                                                       00 - One fourth
                                                       full for read
                                                       01 - Half full for read
                                                       10 - Three fourth full for read
                                                       11 - Full for read(User could use this signal to
                                                       trigger interrupt when read FIFO overflow)
WFIFO_TH                9:8       rw     0x1           These two bits define Tx FIFO level that sets
                                                       interrupt flag
                                                       00 - One fourth empty for write
                                                       01 - Half empty for write
                                                       10 - Three fourth empty for write
                                                       11 - Empty for write
RCLK_EDGE               7         rw     0x0           Read data active clock edge
                                                       0 - Falling edge
                                                       1 - Rising edge
WCLK_EDGE               6         rw     0x0           Write data active clock edge
                                                       0 - Falling edge
                                                       1 - Rising edge
DISABLE_SRC_INC         5         rw     0x0           Disable automatic DMA AXI source address
                                                       increment, if set, to allow AXI read from a keyhole
                                                       address
DISABLE_DST_INC         4         rw     0x0           Disable automatic DMA AXI destination address
                                                       increment, if set, to allow AXI read from a keyhole
                                                       address
reserved                3         rw     0x1           Reserved. Do not modify.
reserved                2         rw     0x0           Reserved. Do not modify.
reserved                1         rw     0x0           Reserved. Do not modify.
reserved                0         rw     0x0           Reserved. Do not modify.

                   <-----  ------>Register (DEVCFG*) INT_STS*

Name                    DEVCFG_INT_STS_REG
Relative Address        0x0000000C
Absolute Address        0xF800700C
Width                   32 bits

Access Type             mixed
Reset Value             0x00000000
Description             Interrupt Status Register : This register contains interrupt status flags.
                        All register bits are clear on write by writing 1s to those bits, however the register bits
                        will only be cleared if the condition that sets the interrupt flag is no longer true.
                        Note that individual status bits will be set if the corresponding condition is satisfied
                        regardless of whether the interrupt mask bit in 0x010 is set.
                        However, external interrupt will only be generated if an interrupt status flag is set
                        and the corresponding mask bit is not set

        Register DEVCFG_INT_STS_REG Details

      Field Name         Bits     Type     Reset Value                           Description
PSS_GTS_USR_B_INT       31       wtc      0x0                Tri-state PL IO during HIZ, both edges
PSS_FST_CFG_B_INT       30       wtc      0x0                First configuration done, both edges
PSS_GPWRDWN_B_I         29       wtc      0x0                Global power down, both edges
NT
PSS_GTS_CFG_B_INT       28       wtc      0x0                Tri-state PL IO during configuration, both edges
PSS_CFG_RESET_B_I       27       wtc      0x0                PL configuration reset, both edges
NT
reserved                26:24    rw       0x0                Reserved
AXI_WTO_INT             23       wtc      0x0                AXI write address, data or response time out.
(IXR_AXI_WTO)                                                AXI write is taking longer than expected (> 6144
                                                             cpu_1x clock cycles), this can be an indication of
                                                             starvation
AXI_WERR_INT            22       wtc      0x0                AXI write response error
(IXR_AXI_WERR)
AXI_RTO_INT             21       wtc      0x0                AXI read address or response time out.
(IXR_AXI_RTO)                                                AXI read is taking longer than expected (> 2048
                                                             cpu_1x clock cycles), this can be an indication of
                                                             starvation
AXI_RERR_INT            20       wtc      0x0                AXI read response error
(IXR_AXI_RERR)
reserved                19       rw       0x0                Reserved
RX_FIFO_OV_INT          18       wtc      0x0                This bit is used to indicate that RX FIFO
(IXR_RX_FIFO_OV)                                             overflows. Incoming read data from PCAP will be
                                                             dropped and the DEVCI DMA may enter an
                                                             unrecoverable state
                                                             .
WR_FIFO_LVL_INT         17       wtc      0x0                Tx FIFO level < threshold, see reg 0x008
(IXR_WR_FIFO_LVL)

      Field Name         Bits   Type    Reset Value                      Description
RD_FIFO_LVL_INT         16      wtc    0x0            Rx FIFO level >= threshold, see reg 0x008
(IXR_RD_FIFO_LVL)
DMA_CMD_ERR_INT         15      wtc    0x0            Illegal DMA command
(IXR_DMA_CMD_ERR
)
DMA_Q_OV_INT            14      wtc    0x0            DMA command queue overflows
(IXR_DMA_Q_OV)
DMA_DONE_INT            13      wtc    0x0            This bit is used to indicate a DMA command
(IXR_DMA_DONE)                                        is done.
                                                      The bit is set either as soon as DMA is done (PCAP
                                                      may not be finished) or both DMA and PCAP are
                                                      done.
D_P_DONE_INT            12      wtc    0x0            Both DMA and PCAP transfers are done for
(IXR_D_P_DONE)                                        intermediate and final transfers.

P2D_LEN_ERR_INT         11      wtc    0x0            Inconsistent PCAP to DMA transfer length error
(IXR_P2D_LEN_ERR)
reserved                10:7    rw     0x0            Reserved
PCFG_HMAC_ERR_I         6       wtc    0x0            Triggers when an HMAC error is received from
NT                                                    the PL
(IXR_PCFG_HMAC_E
RR)
PCFG_SEU_ERR_INT        5       wtc    0x0            Triggers when an SEU error is received from the
(IXR_PCFG_SEU_ERR)                                    PL

PCFG_POR_B_INT          4       wtc    0x0            Triggers if the PL loses power, PL POR_B signal
(IXR_PCFG_POR_B)                                      goes low

PCFG_CFG_RST_INT        3       wtc    0x0            Triggers if the PL configuration controller is
(IXR_PCFG_CFG_RST)                                    under reset

PCFG_DONE_INT           2       wtc    0x0            DONE signal from PL indicating that
(IXR_PCFG_DONE)                                       programming is complete and PL is in user mode.

PCFG_INIT_PE_INT        1       wtc    0x0            Triggered on the positive edge of the PL INIT
(IXR_PCFG_INIT_PE)                                    signal

PCFG_INIT_NE_INT        0       wtc    0x0            Triggered on the negative edge of the PL INIT
(IXR_PCFG_INIT_NE)                                    signal

                   <-----  ------>Register (DEVCFG*) INT_MASK*

Name                    DEVCFG_INT_MASK_REG
Relative Address        0x00000010
Absolute Address        0xF8007010

Width                   32 bits
Access Type             rw
Reset Value             0xFFFFFFFF
Description             Interrupt Mask Register: This register contains interrupt mask information.
                        Set a bit to 1 to mask the interrupt generation from the corresponding interrupting
                        source in Interrupt Status Register 0x00C.

        Register DEVCFG_INT_MASK_REG Details

      Field Name         Bits     Type    Reset Value                        Description
M_PSS_GTS_USR_B_I       31        rw     0x1              Interrupt mask for tri-state IO during HIZ, both
NT                                                        edges
M_PSS_FST_CFG_B_I       30        rw     0x1              Interrupt mask for first config done, both edges
NT
M_PSS_GPWRDWN_B         29        rw     0x1              Interrupt mask for global power down, both
_INT                                                      edges
M_PSS_GTS_CFG_B_I       28        rw     0x1              Interrupt mask for tri-state IO in config, both
NT                                                        edges
M_PSS_CFG_RESET_B       27        rw     0x1              Interrupt mask for config reset, both edges
_INT
reserved                26:24     rw     0x7              Reserved
M_AXI_WTO_INT           23        rw     0x1              Interrupt mask for AXI write time out interrupt
(IXR_AXI_WTO)
M_AXI_WERR_INT          22        rw     0x1              Interrupt mask for AXI write response error
(IXR_AXI_WERR)                                            interrupt

M_AXI_RTO_INT           21        rw     0x1              Interrupt mask for AXI read time out interrupt
(IXR_AXI_RTO)
M_AXI_RERR_INT          20        rw     0x1              Interrupt mask for AXI read response error
(IXR_AXI_RERR)                                            interrupt

reserved                19        rw     0x1              Reserved
M_RX_FIFO_OV_INT        18        rw     0x1              Interrupt mask for Rx FIFO overflow interrupt
(IXR_RX_FIFO_OV)
M_WR_FIFO_LVL_IN        17        rw     0x1              Interrupt mask for Tx FIFO level < threshold
T                                                         interrupt
(IXR_WR_FIFO_LVL)
M_RD_FIFO_LVL_INT       16        rw     0x1              Interrupt mask for Rx FIFO level > threshold
(IXR_RD_FIFO_LVL)                                         interrupt

M_DMA_CMD_ERR_I         15        rw     0x1              Interrupt mask for illegal DMA command
NT                                                        interrupt
(IXR_DMA_CMD_ERR
)

      Field Name         Bits     Type   Reset Value                     Description
M_DMA_FIFO_OV_IN        14        rw     0x1           Interrupt mask for DMA command FIFO
T                                                      overflows
(IXR_DMA_Q_OV)
M_DMA_DONE_INT          13        rw     0x1           Interrupt mask for DMA command done
(IXR_DMA_DONE)                                         interrupt

M_D_P_DONE_INT          12        rw     0x1           Interrupt mask for DMA and PCAP done
(IXR_D_P_DONE)                                         interrupt

M_P2D_LEN_ERR_IN        11        rw     0x1           Interrupt mask Inconsistent xfer length error
T                                                      interrupt
(IXR_P2D_LEN_ERR)
reserved                10:7      rw     0xF           Reserved
M_PCFG_HMAC_ERR         6         rw     0x1           Interrupt mask for HMAC error
_INT
(IXR_PCFG_HMAC_E
RR)
M_PCFG_SEU_ERR_I        5         rw     0x1           Interrupt mask for PCFG_SEU_ERR interrupt
NT
(IXR_PCFG_SEU_ERR)
M_PCFG_POR_B_INT        4         rw     0x1           Interrupt mask for PCFG_POR_B Interrupt
(IXR_PCFG_POR_B)
M_PCFG_CFG_RST_I        3         rw     0x1           Interrupt mask for PCFG_CFG_RESET interrupt
NT
(IXR_PCFG_CFG_RST)
M_PCFG_DONE_INT         2         rw     0x1           Interrupt mask for PCFG_DONE interrupt
(IXR_PCFG_DONE)
M_PCFG_INIT_PE_IN       1         rw     0x1           Interrupt mask for PCFG_INIT_PE interrupt
T
(IXR_PCFG_INIT_PE)
M_PCFG_INIT_NE_IN       0         rw     0x1           Interrupt mask for PCFG_INIT_NE interrupt
T
(IXR_PCFG_INIT_NE)

                   <-----  ------>Register (DEVCFG*) STATUS*

Name                    DEVCFG_STATUS_REG
Relative Address        0x00000014
Absolute Address        0xF8007014
Width                   32 bits
Access Type             mixed

Reset Value             0x40000820
Description             Status Register: This register contains miscellaneous status.

        Register DEVCFG_STATUS_REG Details

      Field Name         Bits    Type     Reset Value                          Description
DMA_CMD_Q_F             31      ro       0x0               DMA command queue full, if set
DMA_CMD_Q_E             30      ro       0x1               DMA command queue empty, if set
DMA_DONE_CNT            29:28   clron    0x0               Number of completed DMA transfers that have
                                wr                         not been acknowledged by software:
                                                           00 - all finished transfers have been
                                                           acknowledged
                                                           01 - one finished transfer outstanding
                                                           10 - two finished transfers outstanding
                                                           11 - three or more finished transfers outstanding
                                                           A finished transfer is acknowledged by clearing
                                                           the DMA_DONE_INT interrupt status flag of the
                                                           interrupt status register 0x00C.
                                                           This count is cleared by writing a 1 to either bit
                                                           location.
reserved                27:25   rw       0x0               Reserved
RX_FIFO_LVL             24:20   ro       0x0               This register is used to indicate how many valid
                                                           32-Bit words in the Rx FIFO, max. is 31
reserved                19      rw       0x0               Reserved
TX_FIFO_LVL             18:12   ro       0x0               This register is used to indicate how many valid
                                                           32-Bit words in the Tx FIFO, max. is 127
PSS_GTS_USR_B           11      ro       0x1               Tri-state IO during HIZ, active low
PSS_FST_CFG_B           10      ro       0x0               First PL configuration done, active low.
PSS_GPWRDWN_B           9       ro       0x0               Global power down, active low
PSS_GTS_CFG_B           8       ro       0x0               Tri-state IO during config, active low. This signal
                                                           will only be low when the PL CFG block is being
                                                           used to configure the PL.
                                                           0 - IO are tri-stated by CFG block
SECURE_RST              7       ro       0x0               This bit is used to indicate a secure lockdown.
                                                           Can only be cleared by a PS_POR_B reset.
ILLEGAL_APB_ACCE        6       ro       0x0               Indicates the UNLOCK register was not written
SS                                                         with the correct unlock word.
                                                           If set all secure boot features will be disabled, the
                                                           DAP will be disabled and writing to the DEVCI
                                                           registers will be disabled.
                                                           The illegal access mode can only be cleared with a
                                                           PS_POR_B reset.
PSS_CFG_RESET_B         5       ro       0x1               PL configuration reset, active low.

      Field Name         Bits     Type   Reset Value                        Description
PCFG_INIT               4         ro     0x0             PL INIT signal, indicates when housecleaning is
                                                         done and the PL is ready to receive PCAP data.
                                                         Positive and negative edges of the signal generate
                                                         maskable interrupts in 0x00C.
EFUSE_BBRAM_KEY_        3         ro     0x0             When this eFuse is blown, the BBRAM AES key is
DISABLE                                                  disabled.
(EFUSE_SW_RESERVE                                        If the device is booted securely, the eFuse key
)                                                        must be used.
EFUSE_SEC_EN            2         ro     0x0             When this eFuse is blown, the Zynq device must
                                                         boot securely and use the eFuse as the AES key
                                                         source.
                                                         Non-secure boot will cause a security lockdown.
EFUSE_JTAG_DIS          1         ro     0x0             When this eFuse is blown, the ARM DAP
                                                         controller is permanently set in bypass mode.
                                                         Any attempt to activate the DAP will cause a
                                                         security lockdown.
reserved                0         ro     0x0             Reserved. Do not modify.

                   <-----  ------>Register (DEVCFG*) DMA_SRC_ADDR

Name                    DEVCFG_DMA_SRC_ADDR_REG
Relative Address        0x00000018
Absolute Address        0xF8007018
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DMA Source address Register: This register contains the source address for DMA
                        transfer.
                        A DMA command consists of source address, destination address, source transfer
                        length, and destination transfer length.
                        It is important that the parameters are programmed in the exact sequence as
                        described

        Register DEVCFG_DMA_SRC_ADDR_REG Details

      Field Name         Bits     Type   Reset Value                        Description
SRC_ADDR                31:0      rw     0x0             Source address for DMA transfer of AXI read.
                                                         Setting SRC_ADDR[1:0] and DST_ADDR[1:0] to
                                                         2'b01 will cause the DMA engine to hold the DMA
                                                         DONE interrupt until both the AXI and PCAP
                                                         interfaces are done with the data transfer.
                                                         Otherwise the interrupt will trigger as soon as the
                                                         AXI interface is done.

<-----  ------>Register (DEVCFG*) DMA_DST_ADDR    
Name                    DEVCFG_DMA_DST_ADDR_REG
Software Name           DMA_DEST_ADDR
Relative Address        0x0000001C
Absolute Address        0xF800701C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DMA Destination address Register: This register contains the destination address for
                        DMA transfer.
                        A DMA command consists of source address, destination address, source transfer
                        length, and destination transfer length.
                        It is important that the parameters are programmed in the exact sequence as
                        described.

        Register DEVCFG_DMA_DST_ADDR_REG Details

      Field Name         Bits     Type    Reset Value                        Description
DST_ADDR                31:0      rw     0x0              Destination address for DMA transfer of AXI
                                                          write.
                                                          Setting SRC_ADDR[1:0] and DST_ADDR[1:0] to
                                                          2'b01 will cause the DMA engine to hold the DMA
                                                          DONE interrupt until both the AXI and PCAP
                                                          interfaces are done with the data transfer.
                                                          Otherwise the interrupt will trigger as soon as the
                                                          AXI interface is done.

                   <-----  ------>Register (DEVCFG*) DMA_SRC_LEN*

Name                    DEVCFG_DMA_SRC_LEN_REG
Relative Address        0x00000020
Absolute Address        0xF8007020
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DMA Source transfer Length Register: This register contains the DMA source
                        transfer length in unit of 4-byte word.
                        A DMA command that consists of source address, destination address, source
                        transfer length, and destination transfer length.
                        It is important that the parameters are programmed in the exact sequence as
                        described.

        Register DEVCFG_DMA_SRC_LEN_REG Details

      Field Name         Bits     Type    Reset Value                         Description
reserved                31:27     rw     0x0               Reserved
VAL                     26:0      rw     0x0               Up to 512MB data
(DMA_LEN)

                   <-----  ------>Register (DEVCFG*) DMA_DEST_LEN*

Name                    DEVCFG_DMA_DEST_LEN_REG
Relative Address        0x00000024
Absolute Address        0xF8007024
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DMA Destination transfer
                        Length Register: This register contains the DMA destination transfer length in unit
                        of 4-byte word.
                        A DMA command that consists of source address, destination address, source
                        transfer length, and destination transfer length is accepted when this register is
                        written to.
                        It is important that the parameters are programmed in the exact sequence as
                        described.

        Register DEVCFG_DMA_DEST_LEN_REG Details

      Field Name         Bits     Type    Reset Value                         Description
reserved                31:27     rw     0x0               Reserved
VAL                     26:0      rw     0x0               Up to 512MB data
(DMA_LEN)

                   <-----  ------>Register (DEVCFG*) MULTIBOOT_ADDR

Name                    DEVCFG_MULTIBOOT_ADDR_REG
Relative Address        0x0000002C
Absolute Address        0xF800702C
Width                   13 bits
Access Type             rw
Reset Value             0x00000000

Description             MULTI Boot Addr Pointer Register: This register defines multi-boot address pointer.
                        This register is power on reset only used to remember multi-boot address pointer set
                        by previous boot.

        Register DEVCFG_MULTIBOOT_ADDR_REG Details

      Field Name         Bits     Type    Reset Value                        Description
MULTIBOOT_ADDR          12:0      rw     0x0              Multi-Boot offset address

                   <-----  ------>Register (DEVCFG*) UNLOCK

Name                    DEVCFG_UNLOCK_REG
Relative Address        0x00000034
Absolute Address        0xF8007034
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Unlock Register: This register is used to protect the DEVCI configuration registers
                        from ROM code corruption.
                        The boot ROM will unlock the DEVCI by writing 0x757BDF0D to this register.
                        Writing anything other than the unlock word to this register will cause an illegal
                        access state and make the DEVCI inaccessible until a system reset occurs.

        Register DEVCFG_UNLOCK_REG Details

      Field Name         Bits     Type    Reset Value                        Description
UNLOCK                  31:0      rw     0x0              Unlock value.

                   <-----  ------>Register (DEVCFG*) MCTRL*

Name                    DEVCFG_MCTRL_REG
Relative Address        0x00000080
Absolute Address        0xF8007080
Width                   32 bits
Access Type             mixed
Reset Value             x
Description             Miscellaneous control Register: This register contains miscellaneous controls.

        Register DEVCFG_MCTRL_REG Details

      Field Name         Bits     Type    Reset Value                         Description
PS_VERSION              31:28     ro     x                Version ID for silicon
                                                          0x0 = 1.0 Silicon
                                                          0x1 = 2.0 Silicon
                                                          0x2 = 3.0 Silicon
                                                          0x3 = 3.1 Silicon
reserved                27        ro     0x0              Reserved. Do not modify.
reserved                26        ro     0x0              Reserved. Do not modify.
reserved                25        ro     0x0              Reserved. Do not modify.
reserved                24        ro     0x0              Reserved. Do not modify.
reserved                23        rw     0x1              Reserved - always write with 1
reserved                22:14     rw     0x0              Reserved
reserved                13        rw     0x0              Reserved. Do not modify.
reserved                12        rw     0x0              Reserved. Do not modify.
reserved                11:9      rw     0x0              Reserved
PCFG_POR_B              8         ro     0x0              PL POR_B signal used to determine power-up
                                                          status of PL.
reserved                7:5       rw     0x0              Reserved
INT_PCAP_LPBK           4         rw     0x0              Internal PCAP loopback, if set
(PCAP_LPBK)
reserved                3:2       rw     0x0              Reserved
reserved                1         rw     0x0              Reserved - always write with 0
reserved                0         rw     0x0              Reserved - always write with 0

                   <-----  ------>Register (DEVCFG*) XADCIF_CFG*

Name                    DEVCFG_XADCIF_CFG_REG
Relative Address        0x00000100
Absolute Address        0xF8007100
Width                   32 bits
Access Type             rw
Reset Value             0x00001114
Description             XADC Interface Configuration Register : This register configures the XADC Interface
                        operation

        Register DEVCFG_XADCIF_CFG_REG Details

       Field Name        Bits     Type   Reset Value                       Description
ENABLE                  31        rw     0x0           Enable PS access of the XADC, if set
reserved                30:24     rw     0x0           Reserved
CFIFOTH                 23:20     rw     0x0           Command FIFO level threshold.
                                                       Interrupt status flag is set if the FIFO level is less
                                                       than or equal to the threshold
DFIFOTH                 19:16     rw     0x0           Data FIFO level threshold.
                                                       Interrupt status flag is set if FIFO level is greater
                                                       than the threshold
reserved                15:14     rw     0x0           Reserved
WEDGE                   13        rw     0x0           Write launch edge :
                                                       0 - Falling edge
                                                       1 - Rising edge
REDGE                   12        rw     0x1           Read capture edge :
                                                       0 - Falling edge
                                                       1 - Rising edge
reserved                11:10     rw     0x0           Reserved
TCKRATE                 9:8       rw     0x1           XADC clock frequency control.
                                                       The base frequency is pcap_2x clock which has a
                                                       nominal frequency of 200 MHz.
                                                       00 - 1/2 of pcap_2x clock frequency
                                                       01 - 1/4 of pcap_2x clock frequency
                                                       10 - 1/8 of pcap_2x clock frequency
                                                       11 - 1/16 of pcap_2x clock frequency
reserved                7:5       rw     0x0            Reserved
IGAP                    4:0       rw     0x14          Minimum idle gap between successive
                                                       commands.
                                                        Default is 20 cycles, the minimum required by the
                                                        XADC is 10.

                    <-----  ------>Register (DEVCFG*) XADCIF_INT_STS*

Name                    DEVCFG_XADCIF_INT_STS_REG
Relative Address        0x00000104
Absolute Address        0xF8007104
Width                   32 bits
Access Type             mixed
Reset Value             0x00000200

Description             XADC Interface Interrupt Status Register : This register contains the interrupt status
                        flags of the XADC interface block.
                        All register bits are clear on write by writing 1s to those bits, however the register bits
                        will only be cleared if the condition that sets the interrupt flag is no longer true.
                        Note that individual status bits will be set if the corresponding condition is satisfied
                        regardless of whether the interrupt mask bit in 0x108 is set.
                        However, external interrupt will only be generated if an interrupt status flag is set
                        and the corresponding mask bit is not set

        Register DEVCFG_XADCIF_INT_STS_REG Details

      Field Name         Bits     Type     Reset Value                           Description
reserved                31:10     rw      0x0                Reserved
CFIFO_LTH               9         wtc     0x1                Command FIFO level less than or equal to the
                                                             threshold (see register 0x100).
DFIFO_GTH               8         wtc     0x0                Data FIFO level greater than threshold (see
                                                             register 0x100).
OT                      7         wtc     0x0                Over temperature alarm from XADC.
                                                             This is a latched version of the raw signal which is
                                                             also available in register 0x10C
ALM                     6:0       wtc     0x0                Alarm signals from XADC.
                                                             These are latched version of the raw input alarm
                                                             signals which are also available in register 0x10C

                   <-----  ------>Register (DEVCFG*) XADCIF_INT_MASK*

Name                    DEVCFG_XADCIF_INT_MASK_REG
Relative Address        0x00000108
Absolute Address        0xF8007108
Width                   32 bits
Access Type             rw
Reset Value             0xFFFFFFFF
Description             XADC Interface Interrupt Mask Register : This register contains the interrupt mask
                        information.
                        Set a bit to 1 to mask the interrupt generation from the corresponding interrupting
                        source in 0x104

        Register DEVCFG_XADCIF_INT_MASK_REG Details

      Field Name         Bits     Type     Reset Value                           Description
reserved                31:10     rw      0x3FFFFF           Reserved
M_CFIFO_LTH             9         rw      0x1                Interrupt mask for command FIFO level threshold
                                                             interrupt.

      Field Name         Bits     Type    Reset Value                        Description
M_DFIFO_GTH             8         rw     0x1              Interrupt mask Data FIFO level greater than
                                                          threshold interrupt.
M_OT                    7         rw     0x1              Interrupt mask for over temperature alarm
                                                          interrupt
M_ALM                   6:0       rw     0x7F             Interrupt mask for alarm signals from XADC.

                   <-----  ------>Register (DEVCFG*) XADCIF_MSTS*

Name                    DEVCFG_XADCIF_MSTS_REG
Relative Address        0x0000010C
Absolute Address        0xF800710C
Width                   32 bits
Access Type             ro
Reset Value             0x00000500
Description             XADC Interface miscellaneous Status Register : This register contains miscellaneous
                        status of the XADC Interface

         Register DEVCFG_XADCIF_MSTS_REG Details

      Field Name         Bits     Type    Reset Value                        Description
reserved                31:20     ro     0x0              Reserved
CFIFO_LVL               19:16     ro     0x0              Command FIFO level.
DFIFO_LVL               15:12     ro     0x0              Data FIFO level.
CFIFOF                  11        ro     0x0              Command FIFO full.
CFIFOE                  10        ro     0x1              Command FIFO empty.
DFIFOF                  9         ro     0x0              Data FIFO full.
DFIFOE                  8         ro     0x1              Data FIFO empty.
OT                      7         ro     0x0              Raw over temperature alarm from the XADC.
                                                          Latched version of the signal is available in the
                                                          interrupt status register.
ALM                     6:0       ro     0x0              Raw alarm signals from the XADC.
                                                          Latched version of the signals are available in the
                                                          interrupt status register.

                   <-----  ------>Register (DEVCFG*) XADCIF_CMDFIFO*

Name                    DEVCFG_XADCIF_CMDFIFO_REG
Relative Address        0x00000110

Absolute Address        0xF8007110
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             XADC Interface Command FIFO Register : This address is the entry point to the
                        command FIFO.
                        Commands get push into the FIFO when there is a write to this address

        Register DEVCFG_XADCIF_CMDFIFO_REG Details

      Field Name         Bits     Type    Reset Value                         Description
CMD                     31:0      wo     0x0              32-bit command.

                   <-----  ------>Register (DEVCFG*) XADCIF_RDFIFO*

Name                    DEVCFG_XADCIF_RDFIFO_REG
Relative Address        0x00000114
Absolute Address        0xF8007114
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             XADC Interface Data FIFO Register : This address is the exit point of the read data
                        FIFO.
                        Read data is returned when there is a read from this address

        Register DEVCFG_XADCIF_RDFIFO_REG Details

      Field Name         Bits     Type    Reset Value                         Description
RDDATA                  31:0      ro     0x0              32-bit read data.

                   <-----  ------>Register (DEVCFG*) XADCIF_MCTL*

Name                    DEVCFG_XADCIF_MCTL_REG
Relative Address        0x00000118
Absolute Address        0xF8007118
Width                   32 bits
Access Type             rw
Reset Value             0x00000010
Description             XADC Interface Miscellaneous Control Register : This register provides
                        miscellaneous control of the XADC Interface.

        Register DEVCFG_XADCIF_MCTL_REG Details

      Field Name         Bits   Type    Reset Value                     Description
reserved                31:5    rw     0x0            Reserved
RESET                   4       rw     0x1            This bit will reset the communication channel
                                                      between the PS and XADC.
                                                      If set, the PS-XADC communication channel will
                                                      remain in reset until a 0 is written to this bit.
reserved                3:1     rw     0x0            Reserved
reserved                0       rw     0x0            Reserved - always write with 0

<---- 
<====    ====>B.17 DMA Controller (DMAC)
Module Name             DMAC
Software Name           XDMAPS
Base Address            0xF8004000 dmac0_ns
                        0xF8003000 dmac0_s
Suffixes                ns s                        
Description             Direct Memory Access Controller, PL330
Vendor Info             ARM PL330

                 Register Summary

    Register Name         Address       Width   Type     Reset Value            Description
DMAC_DSR_REG                 0x00000000     32       mixed   0x00000000     DMA Manager Status
DMAC_DPC_REG                 0x00000004     32       mixed   0x00000000     DMA Program Counter
DMAC_INTEN_REG               0x00000020     32       mixed   0x00000000     DMASEV Instruction Response Control
DMAC_INT_EVENT_RIS_REG       0x00000024     32       mixed   0x00000000     Event Interrupt Raw Status
DMAC_INTMIS_REG              0x00000028     32       mixed   0x00000000     Interrupt Status
DMAC_INTCLR_REG              0x0000002C     32       mixed   0x00000000     Interrupt Clear
DMAC_FSRD_REG                0x00000030     32       mixed   0x00000000     Fault Status DMA Manager
DMAC_FSRC_REG                0x00000034     32       mixed   0x00000000     Fault Status DMA Channel
DMAC_FTRD_REG                0x00000038     32       mixed   0x00000000     Fault Type DMA Manager
DMAC_FTR0_REG                0x00000040     32       mixed   0x00000000     Default Type DMA Channel 0
DMAC_FTR1_REG                0x00000044     32       mixed   0x00000000     Default Type DMA Channel 1
DMAC_FTR2_REG                0x00000048     32       mixed   0x00000000     Default Type DMA Channel 2
DMAC_FTR3_REG                0x0000004C     32       mixed   0x00000000     Default Type DMA Channel 3
DMAC_FTR4_REG                0x00000050     32       mixed   0x00000000     Default Type DMA Channel 4
DMAC_FTR5_REG                0x00000054     32       mixed   0x00000000     Default Type DMA Channel 5
DMAC_FTR6_REG                0x00000058     32       mixed   0x00000000     Default Type DMA Channel 6
DMAC_FTR7_REG                0x0000005C     32       mixed   0x00000000     Default Type DMA Channel 7
DMAC_CSR0_REG                0x00000100     32       mixed   0x00000000     Channel Status DMA Channel 0
DMAC_CPC0_REG                0x00000104     32       mixed   0x00000000     Channel PC for DMA Channel 0
DMAC_CSR1_REG                0x00000108     32       mixed   0x00000000     Channel Status DMA Channel 1
DMAC_CPC1_REG                0x0000010C     32       mixed   0x00000000     Channel PC for DMA Channel 1
DMAC_CSR2_REG                0x00000110     32       mixed   0x00000000     Channel Status DMA Channel 2
DMAC_CPC2_REG                0x00000114     32       mixed   0x00000000     Channel PC for DMA Channel 2
DMAC_CSR3_REG                0x00000118     32       mixed   0x00000000     Channel Status DMA Channel 3
DMAC_CPC3_REG                0x0000011C     32       mixed   0x00000000     Channel PC for DMA Channel 3
DMAC_CSR4_REG                0x00000120     32       mixed   0x00000000     Channel Status DMA Channel 4
DMAC_CPC4_REG                0x00000124     32       mixed   0x00000000     Channel PC for DMA Channel 4
DMAC_CSR5_REG                0x00000128     32       mixed   0x00000000     Channel Status DMA Channel 5
DMAC_CPC5_REG                0x0000012C     32       mixed   0x00000000     Channel PC for DMA Channel 5
DMAC_CSR6_REG                0x00000130     32       mixed   0x00000000     Channel Status DMA Channel 6
DMAC_CPC6_REG                0x00000134     32       mixed   0x00000000     Channel PC for DMA Channel 6
DMAC_CSR7_REG                0x00000138     32       mixed   0x00000000     Channel Status DMA Channel 7
DMAC_CPC7_REG                0x0000013C     32       mixed   0x00000000     Channel PC for DMA Channel 7
DMAC_SAR0_REG                0x00000400     32       mixed   0x00000000     Source Address DMA Channel 0
DMAC_DAR0_REG                0x00000404     32       mixed   0x00000000     Destination Addr DMA Channel 0
DMAC_CCR0_REG                0x00000408     32       mixed   dmac0_ns:      Channel Control DMA Channel 0
                                                             0x00000000    
                                                             dmac0_s:
                                                             0x00800200
DMAC_LC0_0_REG              0x0000040C     32      mixed   0x00000000    Loop Counter 0 DMA Channel 0
DMAC_LC1_0_REG              0x00000410     32      mixed   0x00000000    Loop Counter 1 DMA Channel 0
DMAC_SAR1_REG               0x00000420     32      mixed   0x00000000    Source address DMA Channel 1
DMAC_DAR1_REG               0x00000424     32      mixed   0x00000000    Destination Addr DMA Channel 1
DMAC_CCR1_REG               0x00000428     32      mixed   dmac0_ns:     Channel Control DMA Channel 1
                                                           0x00000000    
                                                           dmac0_s:
                                                           0x00800200
DMAC_LC0_1_REG              0x0000042C     32      mixed   0x00000000    Loop Counter 0 DMA Channel 1
DMAC_LC1_1_REG              0x00000430     32      mixed   0x00000000    Loop Counter 1 DMA Channel 1
DMAC_SAR2_REG               0x00000440     32      mixed   0x00000000    Source Address DMA Channel 2
DMAC_DAR2_REG               0x00000444     32      mixed   0x00000000    Destination Addr DMA Channel 2
DMAC_CCR2_REG               0x00000448     32      mixed   dmac0_ns:     Channel Control DMA Channel 2
                                                           0x00000000    
                                                           dmac0_s:
                                                           0x00800200
DMAC_LC0_2_REG              0x0000044C     32      mixed   0x00000000    Loop Counter 0 DMA Channel 2
DMAC_LC1_2_REG              0x00000450     32      mixed   0x00000000    Loop Counter 1 DMA Channel 2
DMAC_SAR3_REG               0x00000460     32      mixed   0x00000000    Source Address DMA Channel 3
DMAC_DAR3_REG               0x00000464     32      mixed   0x00000000    Destination Addr DMA Channel 3
DMAC_CCR3_REG               0x00000468     32      mixed   dmac0_ns:     Channel Control DMA Channel 3
                                                           0x00000000    
                                                           dmac0_s:
                                                           0x00800200
DMAC_LC0_3_REG              0x0000046C     32      mixed   0x00000000    Loop Counter 0 DMA Channel 3
DMAC_LC1_3_REG              0x00000470     32      mixed   0x00000000    Loop Counter 1 DMA Channel 3
DMAC_SAR4_REG               0x00000480     32      mixed   0x00000000    Source Address DMA Channel 4
DMAC_DAR4_REG               0x00000484     32      mixed   0x00000000    Destination Addr DMA Channel 4
DMAC_CCR4_REG               0x00000488     32      mixed   dmac0_ns:     Channel Control DMA Channel 4
                                                           0x00000000    
                                                           dmac0_s:
                                                           0x00800200
DMAC_LC0_4_REG              0x0000048C     32      mixed   0x00000000    Loop Counter 0 DMA Channel 4
DMAC_LC1_4_REG              0x00000490     32      mixed   0x00000000    Loop Counter 1 DMA Channel 4
DMAC_SAR5_REG               0x000004A0     32      mixed   0x00000000    Source Address DMA Channel 5
DMAC_DAR5_REG               0x000004A4     32      mixed   0x00000000    Destination Addr DMA Channel 5
DMAC_CCR5_REG               0x000004A8     32      mixed   dmac0_ns:     Channel Control DMA Channel 5
                                                           0x00000000    
                                                           dmac0_s:
                                                           0x00800200
DMAC_LC0_5_REG              0x000004AC     32      mixed   0x00000000    Loop Counter 0 DMA Channel 5
DMAC_LC1_5_REG              0x000004B0     32      mixed   0x00000000    Loop Counter 1 DMA Channel 5
DMAC_SAR6_REG               0x000004C0     32      mixed   0x00000000    Source Address DMA Channel 6
DMAC_DAR6_REG               0x000004C4     32      mixed   0x00000000    Destination Addr DMA Channel 6
DMAC_CCR6_REG               0x000004C8     32      mixed   dmac0_ns:     Channel Control DMA Channel 6
                                                           0x00000000    
                                                           dmac0_s:
                                                           0x00800200
DMAC_LC0_6_REG              0x000004CC     32      mixed   0x00000000    Loop Counter 0 DMA Channel 6
DMAC_LC1_6_REG              0x000004D0     32      mixed   0x00000000    Loop Counter 1 DMA Channel 6
DMAC_SAR7_REG               0x000004E0     32      mixed   0x00000000    Source Address DMA Channel 7
DMAC_DAR7_REG               0x000004E4     32      mixed   0x00000000    Destination Addr DMA Channel 7
DMAC_CCR7_REG               0x000004E8     32      mixed   dmac0_ns:     Channel Control DMA Channel 7
                                                           0x00000000    
                                                           dmac0_s:
                                                           0x00800200
DMAC_LC0_7_REG              0x000004EC     32      mixed   0x00000000    Loop Counter 0 DMA Channel 7
DMAC_LC1_7_REG              0x000004F0     32      mixed   0x00000000    Loop Counter 1 DMA Channel 7
DMAC_DBGSTATUS_REG          0x00000D00     32      mixed   0x00000000    DMA Manager Execution Status
DMAC_DBGCMD_REG             0x00000D04     32      mixed   0x00000000    DMA Manager Instr. Command
DMAC_DBGINST0_REG           0x00000D08     32      mixed   0x00000000    DMA Manager Instruction Part A
DMAC_DBGINST1_REG           0x00000D0C     32      mixed   0x00000000    DMA Manager Instruction Part B
DMAC_CR0_REG                0x00000E00     32      mixed   dmac0_ns:     Config. 0: Events, Peripheral
                                                           0x00000000    Interfaces, PC,
                                                           dmac0_s:      Mode
                                                           0x001E3071
DMAC_CR1_REG                0x00000E04     32      mixed   dmac0_ns:     Config. 1: Instruction Cache
                                                           0x00000000
                                                           dmac0_s:
                                                           0x00000074
DMAC_CR2_REG                0x00000E08     32      mixed   0x00000000    Config. 2: DMA Mgr Boot Addr
DMAC_CR3_REG                0x00000E0C     32      mixed   0x00000000    Config. 3: Security state of IRQs
DMAC_CR4_REG                0x00000E10     32      mixed   0x00000000    Config 4, Security of Periph Interfaces
DMAC_CRD_REG                0x00000E14     32      mixed   dmac0_ns:     DMA configuration
                                                           0x00000000
                                                           dmac0_s:
                                                           0x07FF7F73
DMAC_WD_REG                 0x00000E80     32      mixed   0x00000000    Watchdog Timer
DMAC_periph_id_0_REG        0x00000FE0     32      mixed   dmac0_ns:     Peripheral Idenfication register
                                                           0x00000000    0
                                                           dmac0_s:
                                                           0x00000030
DMAC_periph_id_1_REG        0x00000FE4     32      mixed   dmac0_ns:     Peripheral Idenfication register
                                                           0x00000000    1
                                                           dmac0_s:
                                                           0x00000013
DMAC_periph_id_2_REG        0x00000FE8     32      mixed   dmac0_ns:     Peripheral Idenfication register
                                                           0x00000000    2
                                                           dmac0_s:
                                                           0x00000024
DMAC_periph_id_3_REG        0x00000FEC     32      mixed   0x00000000    Peripheral Idenfication register 3
DMAC_pcell_id_0_REG         0x00000FF0     32      mixed   dmac0_ns:     Compontent Idenfication
                                                           0x00000000    register 0
                                                           dmac0_s:
                                                           0x0000000D
DMAC_pcell_id_1_REG         0x00000FF4     32      mixed   dmac0_ns:     Compontent Idenfication
                                                           0x00000000    register 1
                                                           dmac0_s:
                                                           0x000000F0
DMAC_pcell_id_2_REG         0x00000FF8     32      mixed   dmac0_ns:     Compontent Idenfication
                                                           0x00000000    register 2
                                                           dmac0_s:
                                                           0x00000005
DMAC_pcell_id_3_REG         0x00000FFC     32      mixed   dmac0_ns:     Compontent Idenfication
                                                           0x00000000    register 3
                                                           dmac0_s:
                                                           0x000000B1

<-----  ------>Register (DMAC*) DSR*    
Name                    DMAC_DSR_REG
Software Name           DS
Relative Address        0x00000000
Absolute Address        dmac0_ns: 0xF8004000
                        dmac0_s: 0xF8003000
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             DMA Manager Status

        Register DMAC_DSR_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:10     rud      0x0             Reserved, read undefined
DNS                     9         sro,ns   0x0             Provides the security status of the DMA manager
                                  sraz,n                   thread:
                                  snsro                    0: Secure state
                                                           1: Non-secure state

      Field Name         Bits     Type     Reset Value                       Description
Wakeup_event            8:4       sro,ns   0x0           When the DMA manager executes a DMAWFE
                                  sraz,n                 instruction, it is waiting for one of the following
                                  snsro                  events to occur from any of the DMA channel
                                                         treads:
                                                         0 0000: event[0]
                                                         0 0001: event[1]
                                                         ...
                                                         0 1111: event[15]
                                                         1 xxxx: reserved
DMA_status              3:0       sro,ns   0x0           The current operating state of the DMA manager:
                                  sraz,n                 0000: Stopped
                                  snsro
                                                         0001: Executing
                                                         0010: Cache miss
                                                         0011: Updating PC
                                                         0100: Waiting for event
                                                         0101 to 1110: reserved
                                                         1111: Faulting.

                   <-----  ------>Register (DMAC*) DPC*

Name                    DMAC_DPC_REG
Relative Address        0x00000004
Absolute Address        dmac0_ns: 0xF8004004
                        dmac0_s: 0xF8003004
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             DMA Program Counter

         Register DMAC_DPC_REG Details

      Field Name         Bits     Type     Reset Value                       Description
pc_mgr                  31:0      sro,ns   0x0           Program counter for the DMA manager thread
                                  sraz,n
                                  snsro

                   <-----  ------>Register (DMAC*) INTEN*

Name                    DMAC_INTEN_REG
Relative Address        0x00000020

Absolute Address        dmac0_ns: 0xF8004020
                        dmac0_s: 0xF8003020
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             DMASEV Instruction Response Control

        Register DMAC_INTEN_REG Details

      Field Name         Bits     Type    Reset Value                       Description
event_irq_select        31:0      srw,ns 0x0            Control the respond of a DMA channel thread
                                  sraz,n                when it executes a DMASEV instruction. The
                                  snsrw                 channel thread will either signal the same
                                                        DMASEV instruction to the other threads, or
                                                        assert its interrupt signal. Bits [7:0] correspond to
                                                        channels [7:0].
                                                        0: The channel tread signals a DMASEV to the
                                                        other threads (this typically selected when
                                                        interrupts are not used)
                                                        1: Assert the channel's interrupt signal to the PS
                                                        interrupt controller.
                                                        Reserved

<-----  ------>Register (DMAC*) INT_EVENT_RIS*    
Name                    DMAC_INT_EVENT_RIS_REG
Software Name           ES
Relative Address        0x00000024
Absolute Address        dmac0_ns: 0xF8004024
                        dmac0_s: 0xF8003024
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Event Interrupt Raw Status

        Register DMAC_INT_EVENT_RIS_REG Details

      Field Name         Bits     Type     Reset Value                      Description
DMASEV_active           31:0      sro,ns   0x0           Raw status of the event or interrupt state.
                                  sraz,n                 There are sixteen possible event settings [15:0]
                                  snsro                  and eight possible interrupts [7:0]:
                                                         0: Inactive
                                                         1: Active
                                                         Note:
                                                         When the DMAC executes a DMASEV N
                                                         instruction to send event N, the INTEN Register
                                                         controls whether the DMAC:
                                                         signals an interrupt using the appropriate irq
                                                         sends the event to all of the threads.
                                                         Reserved

<-----  ------>Register (DMAC*) INTMIS*    
Name                    DMAC_INTMIS_REG
Software Name           INTSTATUS
Relative Address        0x00000028
Absolute Address        dmac0_ns: 0xF8004028
                        dmac0_s: 0xF8003028
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Interrupt Status

        Register DMAC_INTMIS_REG Details

      Field Name         Bits     Type     Reset Value                      Description
irq_status              31:0      sro,ns   0x0           Interrupt signal state for DMA channel [7:0]:
                                  sraz,n                 0: inactive (IRQ signals is Low).
                                  snsro
                                                         1: active (IRQ signals is HIgh).
                                                         Reserved

                   <-----  ------>Register (DMAC*) INTCLR*

Name                    DMAC_INTCLR_REG
Relative Address        0x0000002C
Absolute Address        dmac0_ns: 0xF800402C
                        dmac0_s: 0xF800302C

Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Interrupt Clear

          Register DMAC_INTCLR_REG Details

      Field Name         Bits     Type     Reset Value                       Description
irq_clr                 31:0      swo,n    0x0           Clear interrupt(s) for DMA channel [7:0]:
                                  ssraz,                 0: no affect
                                  nsns                   1: clear the interrupt
                                  wo                     Reserved
                                                         

<-----  ------>Register (DMAC*) FSRD*    
Name                    DMAC_FSRD_REG
Software Name           FSM
Relative Address        0x00000030
Absolute Address        dmac0_ns: 0xF8004030
                        dmac0_s: 0xF8003030
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Fault Status DMA Manager

          Register DMAC_FSRD_REG Details

      Field Name         Bits     Type     Reset Value                       Description
reserved                31:1      rud      0x0           reserved, read undefined
fs_mgr                  0         sro,ns   0x0           Provides the fault status of the DMA manager:
                                  sraz,n                 0: Not in the Faulting state
                                  snsro
                                                         1: Faulting state

<-----  ------>Register (DMAC*) FSRC*    
Name                    DMAC_FSRC_REG
Software Name           FSC
Relative Address        0x00000034
Absolute Address        dmac0_ns: 0xF8004034
                        dmac0_s: 0xF8003034

Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Fault Status DMA Channel

        Register DMAC_FSRC_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:8      rud      0x0           reserved, read undefined
fault_status            7:0       sro,ns   0x0           Each bit provides the fault status of the
                                  sraz,n                 corresponding DMA channel, Bits [7:0]:
                                  snsro                  0: No fault present
                                                         1: Fault or Fault completing state

<-----  ------>Register (DMAC*) FTRD*    
Name                    DMAC_FTRD_REG
Software Name           FTM
Relative Address        0x00000038
Absolute Address        dmac0_ns: 0xF8004038
                        dmac0_s: 0xF8003038
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Fault Type DMA Manager

        Register DMAC_FTRD_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31        rud      0x0           read undefined
dbg_instr               30        sro,ns   0x0           If the DMA manager aborts, this bit indicates
                                  sraz,n                 whether the erroneous instruction was read from
                                  snsro                  the system memory or from the debug interface:
                                                         0: system memory
                                                         1: debug interface
reserved                29:17     rud      0x0           read undefined
instr_fetch_err         16        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the RRESP bus, after the DMA
                                  snsro                  manager performs an instruction fetch:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response

      Field Name         Bits     Type     Reset Value                        Description
reserved                15:6      rud      0x0           read undefined
mgr_evnt_err            5         sro,ns   0x0           Indicates whether the DMA manager was
                                  sraz,n                 attempting to execute DMAWFE or DMASEV
                                  snsro                  with inappropriate security permissions:
                                                         0: the DMA manager has appropriate security to
                                                         execute DMAWFE or DMASEV
                                                         1: a DMA manager thread in the Non-secure state
                                                         attempted to execute either:
                                                         DMAWFE to wait for a secure event
                                                         H18DMASEV to create a secure event or secure
                                                         interrupt.
dmago_err               4         sro,ns   0x0           Indicates whether the DMA manager was
                                  sraz,n                 attempting to execute DMAGO with
                                  snsro                  inappropriate security permissions:
                                                         0: appropriate security to execute DMAGO
                                                         1: Non-secure state attempted to execute DMAGO
                                                         to create a DMA channel thread operating in the
                                                         Secure state
reserved                3:2       rud      0x0           read undefined
operand_invalid         1         sro,ns   0x0           Indicates whether the DMA manager was
                                  sraz,n                 attempting to execute an instruction operand that
                                  snsro                  was not valid for the configuration of the DMAC:
                                                         0: valid operand
                                                         1: invalid operand
undef_instr             0         sro,ns   0x0           Indicates whether the DMA manager was
                                  sraz,n                 attempting to execute an undefined instruction:
                                  snsro                  0: defined instruction
                                                         1: undefined instruction.

<-----  ------>Register (DMAC*) FTR0*    
Name                    DMAC_FTR0_REG
Software Name           FTC0
Relative Address        0x00000040
Absolute Address        dmac0_ns: 0xF8004040
                        dmac0_s: 0xF8003040
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Default Type DMA Channel 0

        Register DMAC_FTR0_REG Details

      Field Name         Bits   Type     Reset Value                         Description
lockup_err              31      sro,ns   0x0           Indicates whether the DMA channel thread has
                                sraz,n                 locked-up because of resource starvation:
                                snsro                  0: DMA channel has adequate resources
                                                       1: DMA channel has locked-up because of
                                                       insufficient resources. This fault is an imprecise
                                                       abort.
dbg_instr               30      sro,ns   0x0           If the DMA channel aborts, this bit indicates
                                sraz,n                 whether the erroneous instruction was read from
                                snsro                  the system memory or from the debug interface:
                                                       0: system memory
                                                       1: debug interface.
reserved                29:19   sro,ns   0x0           read undefined
                                sraz,n
                                snsro
data_read_err           18      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the RRESP bus, after the DMA
                                snsro                  channel thread performs a data read:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is an imprecise abort.
data_write_err          17      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the BRESP bus, after the DMA channel
                                snsro                  thread performs a data write:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is an imprecise abort.
instr_fetch_err         16      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the RRESP bus after the DMA channel
                                snsro                  thread performs an instruction fetch:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is a precise abort.
reserved                15:14   sro,ns   0x0           read undefined
                                sraz,n
                                snsro
st_data_unavailable     13      sro,ns   0x0           Indicates whether the MFIFO did not contain the
                                sraz,n                 data to enable the DMAC to perform the DMAST:
                                snsro                  0: MFIFO contains all the data to enable the
                                                       DMAST to complete
                                                       1: previous DMALDs have not put enough data in
                                                       the MFIFO to enable the DMAST to complete.
                                                       This fault is a precise abort.

      Field Name         Bits   Type     Reset Value                       Description
mfifo_err               12      sro,ns   0x0           Indicates whether the MFIFO prevented the DMA
                                sraz,n                 channel thread from executing DMALD or
                                snsro                  DMAST:
                                                       DMALD:
                                                       0: MFIFO contains sufficient space
                                                       1: MFIFO is too small to hold the data that
                                                       DMALD requires.
                                                       DMAST:
                                                       0: MFIFO contains sufficient data
                                                       1: MFIFO is too small to store the data to enable
                                                       DMAST to complete.
                                                       This fault is an imprecise abort.
reserved                11:8    sro,ns   0x0           read undefined
                                sraz,n
                                snsro
ch_rdwr_err             7       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to program the CCR
                                snsro                  registers to perform a secure read or secure write:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to perform a secure read or secure
                                                       write. This fault is a precise abort.
ch_periph_err           6       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to execute DMAWFP,
                                snsro                  DMALDP, DMASTP, or DMAFLUSHP with
                                                       inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFP to wait
                                                       for a secure peripheral, b) DMALDP or DMASTP
                                                       to notify a secure peripheral, or c) DMAFLUSHP
                                                       to flush a secure peripheral. This fault is a precise
                                                       abort.
ch_evnt_err             5       sro,ns   0x0           Indicates whether the DMA channel thread
                                sraz,n                 attempts to execute DMAWFE or DMASEV with
                                snsro                  inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFE to wait
                                                       for a secure event, or b) DMASEV to create a
                                                       secure event or secure interrupt.
                                                       This fault is a precise abort.

      Field Name         Bits     Type     Reset Value                         Description
reserved                4:2       sro,ns   0x0           read undefined
                                  sraz,n
                                  snsro
operand_invalid         1         sro,ns   0x0           Indicates whether the DMA channel thread was
                                  sraz,n                 attempting to execute an instruction operand that
                                  snsro                  was not valid for the configuration of the DMAC:
                                                         0: valid operand
                                                         1: invalid operand.
                                                         This fault is a precise abort.
undef_instr             0         sro,ns   0x0           Indicates whether the DMA channel thread was
                                  sraz,n                 attempting to execute an undefined instruction:
                                  snsro                  0: defined instruction
                                                         1: undefined instruction.
                                                         This fault is a precise abort.

<-----  ------>Register (DMAC*) FTR1*    
Name                    DMAC_FTR1_REG
Software Name           XDmaPs_FTCn_OFFSET(1)
Relative Address        0x00000044
Absolute Address        dmac0_ns: 0xF8004044
                        dmac0_s: 0xF8003044
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Default Type DMA Channel 1

        Register DMAC_FTR1_REG Details

      Field Name         Bits     Type     Reset Value                         Description
lockup_err              31        sro,ns   0x0           Indicates whether the DMA channel thread has
                                  sraz,n                 locked-up because of resource starvation:
                                  snsro                  0: DMA channel has adequate resources
                                                         1: DMA channel has locked-up because of
                                                         insufficient resources. This fault is an imprecise
                                                         abort.
dbg_instr               30        sro,ns   0x0           If the DMA channel aborts, this bit indicates
                                  sraz,n                 whether the erroneous instruction was read from
                                  snsro                  the system memory or from the debug interface:
                                                         0: system memory
                                                         1: debug interface.

      Field Name         Bits   Type     Reset Value                      Description
reserved                29:19   sro,ns   0x0           read undefined
                                sraz,n
                                snsro
data_read_err           18      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the RRESP bus, after the DMA
                                snsro                  channel thread performs a data read:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is an imprecise abort.
data_write_err          17      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the BRESP bus, after the DMA channel
                                snsro                  thread performs a data write:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is an imprecise abort.
instr_fetch_err         16      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the RRESP bus after the DMA channel
                                snsro                  thread performs an instruction fetch:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is a precise abort.
reserved                15:14   sro,ns   0x0           read undefined
                                sraz,n
                                snsro
st_data_unavailable     13      sro,ns   0x0           Indicates whether the MFIFO did not contain the
                                sraz,n                 data to enable the DMAC to perform the DMAST:
                                snsro                  0: MFIFO contains all the data to enable the
                                                       DMAST to complete
                                                       1: previous DMALDs have not put enough data in
                                                       the MFIFO to enable the DMAST to complete.
                                                       This fault is a precise abort.
mfifo_err               12      sro,ns   0x0           Indicates whether the MFIFO prevented the DMA
                                sraz,n                 channel thread from executing DMALD or
                                snsro                  DMAST:
                                                       DMALD:
                                                       0: MFIFO contains sufficient space
                                                       1: MFIFO is too small to hold the data that
                                                       DMALD requires.
                                                       DMAST:
                                                       0: MFIFO contains sufficient data
                                                       1: MFIFO is too small to store the data to enable
                                                       DMAST to complete.
                                                       This fault is an imprecise abort.

      Field Name         Bits   Type     Reset Value                       Description
reserved                11:8    sro,ns   0x0           read undefined
                                sraz,n
                                snsro
ch_rdwr_err             7       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to program the CCR
                                snsro                  registers to perform a secure read or secure write:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to perform a secure read or secure
                                                       write. This fault is a precise abort.
ch_periph_err           6       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to execute DMAWFP,
                                snsro                  DMALDP, DMASTP, or DMAFLUSHP with
                                                       inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFP to wait
                                                       for a secure peripheral, b) DMALDP or DMASTP
                                                       to notify a secure peripheral, or c) DMAFLUSHP
                                                       to flush a secure peripheral. This fault is a precise
                                                       abort.
ch_evnt_err             5       sro,ns   0x0           Indicates whether the DMA channel thread
                                sraz,n                 attempts to execute DMAWFE or DMASEV with
                                snsro                  inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFE to wait
                                                       for a secure event, or b) DMASEV to create a
                                                       secure event or secure interrupt.
                                                       This fault is a precise abort.
reserved                4:2     sro,ns   0x0           read undefined
                                sraz,n
                                snsro
operand_invalid         1       sro,ns   0x0           Indicates whether the DMA channel thread was
                                sraz,n                 attempting to execute an instruction operand that
                                snsro                  was not valid for the configuration of the DMAC:
                                                       0: valid operand
                                                       1: invalid operand.
                                                       This fault is a precise abort.
undef_instr             0       sro,ns   0x0           Indicates whether the DMA channel thread was
                                sraz,n                 attempting to execute an undefined instruction:
                                snsro                  0: defined instruction
                                                       1: undefined instruction.
                                                       This fault is a precise abort.

<-----  ------>Register (DMAC*) FTR2*    
Name                    DMAC_FTR2_REG
Software Name           XDmaPs_FTCn_OFFSET(2)
Relative Address        0x00000048
Absolute Address        dmac0_ns: 0xF8004048
                        dmac0_s: 0xF8003048
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Default Type DMA Channel 2

        Register DMAC_FTR2_REG Details

      Field Name         Bits     Type     Reset Value                         Description
lockup_err              31        sro,ns   0x0           Indicates whether the DMA channel thread has
                                  sraz,n                 locked-up because of resource starvation:
                                  snsro                  0: DMA channel has adequate resources
                                                         1: DMA channel has locked-up because of
                                                         insufficient resources. This fault is an imprecise
                                                         abort.
dbg_instr               30        sro,ns   0x0           If the DMA channel aborts, this bit indicates
                                  sraz,n                 whether the erroneous instruction was read from
                                  snsro                  the system memory or from the debug interface:
                                                         0: system memory
                                                         1: debug interface.
reserved                29:19     sro,ns   0x0           read undefined
                                  sraz,n
                                  snsro
data_read_err           18        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the RRESP bus, after the DMA
                                  snsro                  channel thread performs a data read:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response. This
                                                         fault is an imprecise abort.
data_write_err          17        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the BRESP bus, after the DMA channel
                                  snsro                  thread performs a data write:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response. This
                                                         fault is an imprecise abort.

      Field Name         Bits   Type     Reset Value                      Description
instr_fetch_err         16      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the RRESP bus after the DMA channel
                                snsro                  thread performs an instruction fetch:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is a precise abort.
reserved                15:14   sro,ns   0x0           read undefined
                                sraz,n
                                snsro
st_data_unavailable     13      sro,ns   0x0           Indicates whether the MFIFO did not contain the
                                sraz,n                 data to enable the DMAC to perform the DMAST:
                                snsro                  0: MFIFO contains all the data to enable the
                                                       DMAST to complete
                                                       1: previous DMALDs have not put enough data in
                                                       the MFIFO to enable the DMAST to complete.
                                                       This fault is a precise abort.
mfifo_err               12      sro,ns   0x0           Indicates whether the MFIFO prevented the DMA
                                sraz,n                 channel thread from executing DMALD or
                                snsro                  DMAST:
                                                       DMALD:
                                                       0: MFIFO contains sufficient space
                                                       1: MFIFO is too small to hold the data that
                                                       DMALD requires.
                                                       DMAST:
                                                       0: MFIFO contains sufficient data
                                                       1: MFIFO is too small to store the data to enable
                                                       DMAST to complete.
                                                       This fault is an imprecise abort.
reserved                11:8    sro,ns   0x0           read undefined
                                sraz,n
                                snsro
ch_rdwr_err             7       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to program the CCR
                                snsro                  registers to perform a secure read or secure write:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to perform a secure read or secure
                                                       write. This fault is a precise abort.

      Field Name         Bits   Type     Reset Value                       Description
ch_periph_err           6       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to execute DMAWFP,
                                snsro                  DMALDP, DMASTP, or DMAFLUSHP with
                                                       inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFP to wait
                                                       for a secure peripheral, b) DMALDP or DMASTP
                                                       to notify a secure peripheral, or c) DMAFLUSHP
                                                       to flush a secure peripheral. This fault is a precise
                                                       abort.
ch_evnt_err             5       sro,ns   0x0           Indicates whether the DMA channel thread
                                sraz,n                 attempts to execute DMAWFE or DMASEV with
                                snsro                  inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFE to wait
                                                       for a secure event, or b) DMASEV to create a
                                                       secure event or secure interrupt.
                                                       This fault is a precise abort.
reserved                4:2     sro,ns   0x0           read undefined
                                sraz,n
                                snsro
operand_invalid         1       sro,ns   0x0           Indicates whether the DMA channel thread was
                                sraz,n                 attempting to execute an instruction operand that
                                snsro                  was not valid for the configuration of the DMAC:
                                                       0: valid operand
                                                       1: invalid operand.
                                                       This fault is a precise abort.
undef_instr             0       sro,ns   0x0           Indicates whether the DMA channel thread was
                                sraz,n                 attempting to execute an undefined instruction:
                                snsro                  0: defined instruction
                                                       1: undefined instruction.
                                                       This fault is a precise abort.

<-----  ------>Register (DMAC*) FTR3*    
Name                    DMAC_FTR3_REG
Software Name           XDmaPs_FTCn_OFFSET(3)
Relative Address        0x0000004C
Absolute Address        dmac0_ns: 0xF800404C
                        dmac0_s: 0xF800304C

Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Default Type DMA Channel 3

        Register DMAC_FTR3_REG Details

      Field Name         Bits     Type     Reset Value                         Description
lockup_err              31        sro,ns   0x0           Indicates whether the DMA channel thread has
                                  sraz,n                 locked-up because of resource starvation:
                                  snsro                  0: DMA channel has adequate resources
                                                         1: DMA channel has locked-up because of
                                                         insufficient resources. This fault is an imprecise
                                                         abort.
dbg_instr               30        sro,ns   0x0           If the DMA channel aborts, this bit indicates
                                  sraz,n                 whether the erroneous instruction was read from
                                  snsro                  the system memory or from the debug interface:
                                                         0: system memory
                                                         1: debug interface.
reserved                29:19     sro,ns   0x0           read undefined
                                  sraz,n
                                  snsro
data_read_err           18        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the RRESP bus, after the DMA
                                  snsro                  channel thread performs a data read:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response. This
                                                         fault is an imprecise abort.
data_write_err          17        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the BRESP bus, after the DMA channel
                                  snsro                  thread performs a data write:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response. This
                                                         fault is an imprecise abort.
instr_fetch_err         16        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the RRESP bus after the DMA channel
                                  snsro                  thread performs an instruction fetch:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response. This
                                                         fault is a precise abort.
reserved                15:14     sro,ns   0x0           read undefined
                                  sraz,n
                                  snsro

      Field Name         Bits   Type     Reset Value                       Description
st_data_unavailable     13      sro,ns   0x0           Indicates whether the MFIFO did not contain the
                                sraz,n                 data to enable the DMAC to perform the DMAST:
                                snsro                  0: MFIFO contains all the data to enable the
                                                       DMAST to complete
                                                       1: previous DMALDs have not put enough data in
                                                       the MFIFO to enable the DMAST to complete.
                                                       This fault is a precise abort.
mfifo_err               12      sro,ns   0x0           Indicates whether the MFIFO prevented the DMA
                                sraz,n                 channel thread from executing DMALD or
                                snsro                  DMAST:
                                                       DMALD:
                                                       0: MFIFO contains sufficient space
                                                       1: MFIFO is too small to hold the data that
                                                       DMALD requires.
                                                       DMAST:
                                                       0: MFIFO contains sufficient data
                                                       1: MFIFO is too small to store the data to enable
                                                       DMAST to complete.
                                                       This fault is an imprecise abort.
reserved                11:8    sro,ns   0x0           read undefined
                                sraz,n
                                snsro
ch_rdwr_err             7       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to program the CCR
                                snsro                  registers to perform a secure read or secure write:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to perform a secure read or secure
                                                       write. This fault is a precise abort.
ch_periph_err           6       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to execute DMAWFP,
                                snsro                  DMALDP, DMASTP, or DMAFLUSHP with
                                                       inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFP to wait
                                                       for a secure peripheral, b) DMALDP or DMASTP
                                                       to notify a secure peripheral, or c) DMAFLUSHP
                                                       to flush a secure peripheral. This fault is a precise
                                                       abort.

      Field Name         Bits     Type     Reset Value                       Description
ch_evnt_err             5         sro,ns   0x0           Indicates whether the DMA channel thread
                                  sraz,n                 attempts to execute DMAWFE or DMASEV with
                                  snsro                  inappropriate security permissions:
                                                         0: a DMA channel thread in the Non-secure state
                                                         is not violating the security permissions
                                                         1: a DMA channel thread in the Non-secure state
                                                         attempted to execute either: a) DMAWFE to wait
                                                         for a secure event, or b) DMASEV to create a
                                                         secure event or secure interrupt.
                                                         This fault is a precise abort.
reserved                4:2       sro,ns   0x0           read undefined
                                  sraz,n
                                  snsro
operand_invalid         1         sro,ns   0x0           Indicates whether the DMA channel thread was
                                  sraz,n                 attempting to execute an instruction operand that
                                  snsro                  was not valid for the configuration of the DMAC:
                                                         0: valid operand
                                                         1: invalid operand.
                                                         This fault is a precise abort.
undef_instr             0         sro,ns   0x0           Indicates whether the DMA channel thread was
                                  sraz,n                 attempting to execute an undefined instruction:
                                  snsro                  0: defined instruction
                                                         1: undefined instruction.
                                                         This fault is a precise abort.

<-----  ------>Register (DMAC*) FTR4*    
Name                    DMAC_FTR4_REG
Software Name           XDmaPs_FTCn_OFFSET(4)
Relative Address        0x00000050
Absolute Address        dmac0_ns: 0xF8004050
                        dmac0_s: 0xF8003050
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Default Type DMA Channel 4

        Register DMAC_FTR4_REG Details

      Field Name         Bits   Type     Reset Value                         Description
lockup_err              31      sro,ns   0x0           Indicates whether the DMA channel thread has
                                sraz,n                 locked-up because of resource starvation:
                                snsro                  0: DMA channel has adequate resources
                                                       1: DMA channel has locked-up because of
                                                       insufficient resources. This fault is an imprecise
                                                       abort.
dbg_instr               30      sro,ns   0x0           If the DMA channel aborts, this bit indicates
                                sraz,n                 whether the erroneous instruction was read from
                                snsro                  the system memory or from the debug interface:
                                                       0: system memory
                                                       1: debug interface.
reserved                29:19   sro,ns   0x0           read undefined
                                sraz,n
                                snsro
data_read_err           18      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the RRESP bus, after the DMA
                                snsro                  channel thread performs a data read:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is an imprecise abort.
data_write_err          17      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the BRESP bus, after the DMA channel
                                snsro                  thread performs a data write:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is an imprecise abort.
instr_fetch_err         16      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the RRESP bus after the DMA channel
                                snsro                  thread performs an instruction fetch:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is a precise abort.
reserved                15:14   sro,ns   0x0           read undefined
                                sraz,n
                                snsro
st_data_unavailable     13      sro,ns   0x0           Indicates whether the MFIFO did not contain the
                                sraz,n                 data to enable the DMAC to perform the DMAST:
                                snsro                  0: MFIFO contains all the data to enable the
                                                       DMAST to complete
                                                       1: previous DMALDs have not put enough data in
                                                       the MFIFO to enable the DMAST to complete.
                                                       This fault is a precise abort.

      Field Name         Bits   Type     Reset Value                       Description
mfifo_err               12      sro,ns   0x0           Indicates whether the MFIFO prevented the DMA
                                sraz,n                 channel thread from executing DMALD or
                                snsro                  DMAST:
                                                       DMALD:
                                                       0: MFIFO contains sufficient space
                                                       1: MFIFO is too small to hold the data that
                                                       DMALD requires.
                                                       DMAST:
                                                       0: MFIFO contains sufficient data
                                                       1: MFIFO is too small to store the data to enable
                                                       DMAST to complete.
                                                       This fault is an imprecise abort.
reserved                11:8    sro,ns   0x0           read undefined
                                sraz,n
                                snsro
ch_rdwr_err             7       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to program the CCR
                                snsro                  registers to perform a secure read or secure write:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to perform a secure read or secure
                                                       write. This fault is a precise abort.
ch_periph_err           6       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to execute DMAWFP,
                                snsro                  DMALDP, DMASTP, or DMAFLUSHP with
                                                       inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFP to wait
                                                       for a secure peripheral, b) DMALDP or DMASTP
                                                       to notify a secure peripheral, or c) DMAFLUSHP
                                                       to flush a secure peripheral. This fault is a precise
                                                       abort.
ch_evnt_err             5       sro,ns   0x0           Indicates whether the DMA channel thread
                                sraz,n                 attempts to execute DMAWFE or DMASEV with
                                snsro                  inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFE to wait
                                                       for a secure event, or b) DMASEV to create a
                                                       secure event or secure interrupt.
                                                       This fault is a precise abort.

      Field Name         Bits     Type     Reset Value                         Description
reserved                4:2       sro,ns   0x0           read undefined
                                  sraz,n
                                  snsro
operand_invalid         1         sro,ns   0x0           Indicates whether the DMA channel thread was
                                  sraz,n                 attempting to execute an instruction operand that
                                  snsro                  was not valid for the configuration of the DMAC:
                                                         0: valid operand
                                                         1: invalid operand.
                                                         This fault is a precise abort.
undef_instr             0         sro,ns   0x0           Indicates whether the DMA channel thread was
                                  sraz,n                 attempting to execute an undefined instruction:
                                  snsro                  0: defined instruction
                                                         1: undefined instruction.
                                                         This fault is a precise abort.

<-----  ------>Register (DMAC*) FTR5*    
Name                    DMAC_FTR5_REG
Software Name           XDmaPs_FTCn_OFFSET(5)
Relative Address        0x00000054
Absolute Address        dmac0_ns: 0xF8004054
                        dmac0_s: 0xF8003054
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Default Type DMA Channel 5

        Register DMAC_FTR5_REG Details

      Field Name         Bits     Type     Reset Value                         Description
lockup_err              31        sro,ns   0x0           Indicates whether the DMA channel thread has
                                  sraz,n                 locked-up because of resource starvation:
                                  snsro                  0: DMA channel has adequate resources
                                                         1: DMA channel has locked-up because of
                                                         insufficient resources. This fault is an imprecise
                                                         abort.
dbg_instr               30        sro,ns   0x0           If the DMA channel aborts, this bit indicates
                                  sraz,n                 whether the erroneous instruction was read from
                                  snsro                  the system memory or from the debug interface:
                                                         0: system memory
                                                         1: debug interface.

      Field Name         Bits   Type     Reset Value                      Description
reserved                29:19   sro,ns   0x0           read undefined
                                sraz,n
                                snsro
data_read_err           18      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the RRESP bus, after the DMA
                                snsro                  channel thread performs a data read:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is an imprecise abort.
data_write_err          17      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the BRESP bus, after the DMA channel
                                snsro                  thread performs a data write:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is an imprecise abort.
instr_fetch_err         16      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the RRESP bus after the DMA channel
                                snsro                  thread performs an instruction fetch:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is a precise abort.
reserved                15:14   sro,ns   0x0           read undefined
                                sraz,n
                                snsro
st_data_unavailable     13      sro,ns   0x0           Indicates whether the MFIFO did not contain the
                                sraz,n                 data to enable the DMAC to perform the DMAST:
                                snsro                  0: MFIFO contains all the data to enable the
                                                       DMAST to complete
                                                       1: previous DMALDs have not put enough data in
                                                       the MFIFO to enable the DMAST to complete.
                                                       This fault is a precise abort.
mfifo_err               12      sro,ns   0x0           Indicates whether the MFIFO prevented the DMA
                                sraz,n                 channel thread from executing DMALD or
                                snsro                  DMAST:
                                                       DMALD:
                                                       0: MFIFO contains sufficient space
                                                       1: MFIFO is too small to hold the data that
                                                       DMALD requires.
                                                       DMAST:
                                                       0: MFIFO contains sufficient data
                                                       1: MFIFO is too small to store the data to enable
                                                       DMAST to complete.
                                                       This fault is an imprecise abort.

      Field Name         Bits   Type     Reset Value                       Description
reserved                11:8    sro,ns   0x0           read undefined
                                sraz,n
                                snsro
ch_rdwr_err             7       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to program the CCR
                                snsro                  registers to perform a secure read or secure write:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to perform a secure read or secure
                                                       write. This fault is a precise abort.
ch_periph_err           6       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to execute DMAWFP,
                                snsro                  DMALDP, DMASTP, or DMAFLUSHP with
                                                       inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFP to wait
                                                       for a secure peripheral, b) DMALDP or DMASTP
                                                       to notify a secure peripheral, or c) DMAFLUSHP
                                                       to flush a secure peripheral. This fault is a precise
                                                       abort.
ch_evnt_err             5       sro,ns   0x0           Indicates whether the DMA channel thread
                                sraz,n                 attempts to execute DMAWFE or DMASEV with
                                snsro                  inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFE to wait
                                                       for a secure event, or b) DMASEV to create a
                                                       secure event or secure interrupt.
                                                       This fault is a precise abort.
reserved                4:2     sro,ns   0x0           read undefined
                                sraz,n
                                snsro
operand_invalid         1       sro,ns   0x0           Indicates whether the DMA channel thread was
                                sraz,n                 attempting to execute an instruction operand that
                                snsro                  was not valid for the configuration of the DMAC:
                                                       0: valid operand
                                                       1: invalid operand.
                                                       This fault is a precise abort.
undef_instr             0       sro,ns   0x0           Indicates whether the DMA channel thread was
                                sraz,n                 attempting to execute an undefined instruction:
                                snsro                  0: defined instruction
                                                       1: undefined instruction.
                                                       This fault is a precise abort.

<-----  ------>Register (DMAC*) FTR6*    
Name                    DMAC_FTR6_REG
Software Name           XDmaPs_FTCn_OFFSET(6)
Relative Address        0x00000058
Absolute Address        dmac0_ns: 0xF8004058
                        dmac0_s: 0xF8003058
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Default Type DMA Channel 6

        Register DMAC_FTR6_REG Details

      Field Name         Bits     Type     Reset Value                         Description
lockup_err              31        sro,ns   0x0           Indicates whether the DMA channel thread has
                                  sraz,n                 locked-up because of resource starvation:
                                  snsro                  0: DMA channel has adequate resources
                                                         1: DMA channel has locked-up because of
                                                         insufficient resources. This fault is an imprecise
                                                         abort.
dbg_instr               30        sro,ns   0x0           If the DMA channel aborts, this bit indicates
                                  sraz,n                 whether the erroneous instruction was read from
                                  snsro                  the system memory or from the debug interface:
                                                         0: system memory
                                                         1: debug interface.
reserved                29:19     sro,ns   0x0           read undefined
                                  sraz,n
                                  snsro
data_read_err           18        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the RRESP bus, after the DMA
                                  snsro                  channel thread performs a data read:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response. This
                                                         fault is an imprecise abort.
data_write_err          17        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the BRESP bus, after the DMA channel
                                  snsro                  thread performs a data write:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response. This
                                                         fault is an imprecise abort.

      Field Name         Bits   Type     Reset Value                      Description
instr_fetch_err         16      sro,ns   0x0           Indicates the AXI response that the DMAC
                                sraz,n                 receives on the RRESP bus after the DMA channel
                                snsro                  thread performs an instruction fetch:
                                                       0: OKAY response
                                                       1: EXOKAY, SLVERR, or DECERR response. This
                                                       fault is a precise abort.
reserved                15:14   sro,ns   0x0           read undefined
                                sraz,n
                                snsro
st_data_unavailable     13      sro,ns   0x0           Indicates whether the MFIFO did not contain the
                                sraz,n                 data to enable the DMAC to perform the DMAST:
                                snsro                  0: MFIFO contains all the data to enable the
                                                       DMAST to complete
                                                       1: previous DMALDs have not put enough data in
                                                       the MFIFO to enable the DMAST to complete.
                                                       This fault is a precise abort.
mfifo_err               12      sro,ns   0x0           Indicates whether the MFIFO prevented the DMA
                                sraz,n                 channel thread from executing DMALD or
                                snsro                  DMAST:
                                                       DMALD:
                                                       0: MFIFO contains sufficient space
                                                       1: MFIFO is too small to hold the data that
                                                       DMALD requires.
                                                       DMAST:
                                                       0: MFIFO contains sufficient data
                                                       1: MFIFO is too small to store the data to enable
                                                       DMAST to complete.
                                                       This fault is an imprecise abort.
reserved                11:8    sro,ns   0x0           read undefined
                                sraz,n
                                snsro
ch_rdwr_err             7       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to program the CCR
                                snsro                  registers to perform a secure read or secure write:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to perform a secure read or secure
                                                       write. This fault is a precise abort.

      Field Name         Bits   Type     Reset Value                       Description
ch_periph_err           6       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to execute DMAWFP,
                                snsro                  DMALDP, DMASTP, or DMAFLUSHP with
                                                       inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFP to wait
                                                       for a secure peripheral, b) DMALDP or DMASTP
                                                       to notify a secure peripheral, or c) DMAFLUSHP
                                                       to flush a secure peripheral. This fault is a precise
                                                       abort.
ch_evnt_err             5       sro,ns   0x0           Indicates whether the DMA channel thread
                                sraz,n                 attempts to execute DMAWFE or DMASEV with
                                snsro                  inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFE to wait
                                                       for a secure event, or b) DMASEV to create a
                                                       secure event or secure interrupt.
                                                       This fault is a precise abort.
reserved                4:2     sro,ns   0x0           read undefined
                                sraz,n
                                snsro
operand_invalid         1       sro,ns   0x0           Indicates whether the DMA channel thread was
                                sraz,n                 attempting to execute an instruction operand that
                                snsro                  was not valid for the configuration of the DMAC:
                                                       0: valid operand
                                                       1: invalid operand.
                                                       This fault is a precise abort.
undef_instr             0       sro,ns   0x0           Indicates whether the DMA channel thread was
                                sraz,n                 attempting to execute an undefined instruction:
                                snsro                  0: defined instruction
                                                       1: undefined instruction.
                                                       This fault is a precise abort.

<-----  ------>Register (DMAC*) FTR7*    
Name                    DMAC_FTR7_REG
Software Name           XDmaPs_FTCn_OFFSET(7)
Relative Address        0x0000005C
Absolute Address        dmac0_ns: 0xF800405C
                        dmac0_s: 0xF800305C

Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Default Type DMA Channel 7

        Register DMAC_FTR7_REG Details

      Field Name         Bits     Type     Reset Value                         Description
lockup_err              31        sro,ns   0x0           Indicates whether the DMA channel thread has
                                  sraz,n                 locked-up because of resource starvation:
                                  snsro                  0: DMA channel has adequate resources
                                                         1: DMA channel has locked-up because of
                                                         insufficient resources. This fault is an imprecise
                                                         abort.
dbg_instr               30        sro,ns   0x0           If the DMA channel aborts, this bit indicates
                                  sraz,n                 whether the erroneous instruction was read from
                                  snsro                  the system memory or from the debug interface:
                                                         0: system memory
                                                         1: debug interface.
reserved                29:19     sro,ns   0x0           read undefined
                                  sraz,n
                                  snsro
data_read_err           18        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the RRESP bus, after the DMA
                                  snsro                  channel thread performs a data read:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response. This
                                                         fault is an imprecise abort.
data_write_err          17        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the BRESP bus, after the DMA channel
                                  snsro                  thread performs a data write:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response. This
                                                         fault is an imprecise abort.
instr_fetch_err         16        sro,ns   0x0           Indicates the AXI response that the DMAC
                                  sraz,n                 receives on the RRESP bus after the DMA channel
                                  snsro                  thread performs an instruction fetch:
                                                         0: OKAY response
                                                         1: EXOKAY, SLVERR, or DECERR response. This
                                                         fault is a precise abort.
reserved                15:14     sro,ns   0x0           read undefined
                                  sraz,n
                                  snsro

      Field Name         Bits   Type     Reset Value                       Description
st_data_unavailable     13      sro,ns   0x0           Indicates whether the MFIFO did not contain the
                                sraz,n                 data to enable the DMAC to perform the DMAST:
                                snsro                  0: MFIFO contains all the data to enable the
                                                       DMAST to complete
                                                       1: previous DMALDs have not put enough data in
                                                       the MFIFO to enable the DMAST to complete.
                                                       This fault is a precise abort.
mfifo_err               12      sro,ns   0x0           Indicates whether the MFIFO prevented the DMA
                                sraz,n                 channel thread from executing DMALD or
                                snsro                  DMAST:
                                                       DMALD:
                                                       0: MFIFO contains sufficient space
                                                       1: MFIFO is too small to hold the data that
                                                       DMALD requires.
                                                       DMAST:
                                                       0: MFIFO contains sufficient data
                                                       1: MFIFO is too small to store the data to enable
                                                       DMAST to complete.
                                                       This fault is an imprecise abort.
reserved                11:8    sro,ns   0x0           read undefined
                                sraz,n
                                snsro
ch_rdwr_err             7       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to program the CCR
                                snsro                  registers to perform a secure read or secure write:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to perform a secure read or secure
                                                       write. This fault is a precise abort.
ch_periph_err           6       sro,ns   0x0           Indicates whether a DMA channel thread, in the
                                sraz,n                 Non-secure state, attempts to execute DMAWFP,
                                snsro                  DMALDP, DMASTP, or DMAFLUSHP with
                                                       inappropriate security permissions:
                                                       0: a DMA channel thread in the Non-secure state
                                                       is not violating the security permissions
                                                       1: a DMA channel thread in the Non-secure state
                                                       attempted to execute either: a) DMAWFP to wait
                                                       for a secure peripheral, b) DMALDP or DMASTP
                                                       to notify a secure peripheral, or c) DMAFLUSHP
                                                       to flush a secure peripheral. This fault is a precise
                                                       abort.

      Field Name         Bits     Type     Reset Value                       Description
ch_evnt_err             5         sro,ns   0x0           Indicates whether the DMA channel thread
                                  sraz,n                 attempts to execute DMAWFE or DMASEV with
                                  snsro                  inappropriate security permissions:
                                                         0: a DMA channel thread in the Non-secure state
                                                         is not violating the security permissions
                                                         1: a DMA channel thread in the Non-secure state
                                                         attempted to execute either: a) DMAWFE to wait
                                                         for a secure event, or b) DMASEV to create a
                                                         secure event or secure interrupt.
                                                         This fault is a precise abort.
reserved                4:2       sro,ns   0x0           read undefined
                                  sraz,n
                                  snsro
operand_invalid         1         sro,ns   0x0           Indicates whether the DMA channel thread was
                                  sraz,n                 attempting to execute an instruction operand that
                                  snsro                  was not valid for the configuration of the DMAC:
                                                         0: valid operand
                                                         1: invalid operand.
                                                         This fault is a precise abort.
undef_instr             0         sro,ns   0x0           Indicates whether the DMA channel thread was
                                  sraz,n                 attempting to execute an undefined instruction:
                                  snsro                  0: defined instruction
                                                         1: undefined instruction.
                                                         This fault is a precise abort.

<-----  ------>Register (DMAC*) CSR0*    
Name                    DMAC_CSR0_REG
Software Name           CS0
Relative Address        0x00000100
Absolute Address        dmac0_ns: 0xF8004100
                        dmac0_s: 0xF8003100
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel Status DMA Channel 0

        Register DMAC_CSR0_REG Details

      Field Name         Bits   Type     Reset Value                     Description
reserved                31:22   rud      0x0           reserved,read undefined
CNS                     21      sro,ns   0x0           Security status of the DMA channel thread:
                                sraz,n                 0: Secure state
                                snsro
                                                       1: Non-secure state.
reserved                20:16   rud      0x0           reserved,read undefined
dmawfp_periph           15      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the periph
                                snsro                  operand is set:
                                                       0: periph operand not set
                                                       1: periph operand set.
                                                       Note: the status only applies when the channel is
                                                       connected to one of the four peripheral request
                                                       interfaces.
dmawfp_b_ns             14      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the burst or
                                snsro                  single operand were set:
                                                       0: single operand set
                                                       1: burst operand set
reserved                13:9    rud      0x0           reserved

      Field Name         Bits     Type     Reset Value                      Description
wakeup_num              8:4       sro,ns   0x0           When the DMA channel thread executes a WFE or
                                  sraz,n                 WFP instruction, these bits indicate the event or
                                  snsro                  peripheral number that the channel is waiting for:
                                                         Waiting for Event (WFE):
                                                         0 0000: waiting for event 0
                                                         0 0001: waiting for event 1
                                                         ...
                                                         0 1111: waiting for event 15
                                                         1 xxxx: reserved
                                                         Waiting for Peripheral (WFP):
                                                         0 0000: waiting for peripheral 0
                                                         0 0001: waiting for peripheral 1
                                                         0 0010: waiting for peripheral 2
                                                         0 0011: waiting for peripheral 3
                                                         1 11xx: reserved
channel_status          3:0       sro,ns   0x0           The channel status encoding is:
                                  sraz,n                 0000: Stopped
                                  snsro
                                                         0001: Executing
                                                         0010: Cache miss
                                                         0011: Updating PC
                                                         0100: Waiting for event
                                                         0101: At barrier
                                                         0110: reserved
                                                         0111: Waiting for peripheral
                                                         1000: Killing
                                                         1001: Completing
                                                         1010 to 1101: reserved
                                                         1110: Faulting completing
                                                         1111: Faulting.

                   <-----  ------>Register (DMAC*) CPC0*

Name                    DMAC_CPC0_REG
Relative Address        0x00000104
Absolute Address        dmac0_ns: 0xF8004104
                        dmac0_s: 0xF8003104
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel PC for DMA Channel 0

          Register DMAC_CPC0_REG Details

      Field Name         Bits     Type     Reset Value                     Description
pc_chnl                 31:0      sro,ns   0x0           Program counter (physical memory address) for
                                  sraz,n                 DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CSR1*    
Name                    DMAC_CSR1_REG
Software Name           XDmaPs_CSn_OFFSET(1)
Relative Address        0x00000108
Absolute Address        dmac0_ns: 0xF8004108
                        dmac0_s: 0xF8003108
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel Status DMA Channel 1

          Register DMAC_CSR1_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31:22     rud      0x0           reserved,read undefined
CNS                     21        sro,ns   0x0           Security status of the DMA channel thread:
                                  sraz,n                 0: Secure state
                                  snsro
                                                         1: Non-secure state.
reserved                20:16     rud      0x0           reserved,read undefined
dmawfp_periph           15        sro,ns   0x0           When the DMA channel thread executes
                                  sraz,n                 DMAWFP, this bit indicates whether the periph
                                  snsro                  operand is set:
                                                         0: periph operand not set
                                                         1: periph operand set.
                                                         Note: the status only applies when the channel is
                                                         connected to one of the four peripheral request
                                                         interfaces.
dmawfp_b_ns             14        sro,ns   0x0           When the DMA channel thread executes
                                  sraz,n                 DMAWFP, this bit indicates whether the burst or
                                  snsro                  single operand were set:
                                                         0: single operand set
                                                         1: burst operand set
reserved                13:9      rud      0x0           reserved

      Field Name         Bits     Type     Reset Value                      Description
wakeup_num              8:4       sro,ns   0x0           When the DMA channel thread executes a WFE or
                                  sraz,n                 WFP instruction, these bits indicate the event or
                                  snsro                  peripheral number that the channel is waiting for:
                                                         Waiting for Event (WFE):
                                                         0 0000: waiting for event 0
                                                         0 0001: waiting for event 1
                                                         ...
                                                         0 1111: waiting for event 15
                                                         1 xxxx: reserved
                                                         Waiting for Peripheral (WFP):
                                                         0 0000: waiting for peripheral 0
                                                         0 0001: waiting for peripheral 1
                                                         0 0010: waiting for peripheral 2
                                                         0 0011: waiting for peripheral 3
                                                         1 11xx: reserved
channel_status          3:0       sro,ns   0x0           The channel status encoding is:
                                  sraz,n                 0000: Stopped
                                  snsro
                                                         0001: Executing
                                                         0010: Cache miss
                                                         0011: Updating PC
                                                         0100: Waiting for event
                                                         0101: At barrier
                                                         0110: reserved
                                                         0111: Waiting for peripheral
                                                         1000: Killing
                                                         1001: Completing
                                                         1010 to 1101: reserved
                                                         1110: Faulting completing
                                                         1111: Faulting.

<-----  ------>Register (DMAC*) CPC1*    
Name                    DMAC_CPC1_REG
Software Name           XDmaPs_CPCn_OFFSET(1)
Relative Address        0x0000010C
Absolute Address        dmac0_ns: 0xF800410C
                        dmac0_s: 0xF800310C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000

Description             Channel PC for DMA Channel 1

          Register DMAC_CPC1_REG Details

      Field Name         Bits     Type     Reset Value                     Description
pc_chnl                 31:0      sro,ns   0x0           Program counter (physical memory address) for
                                  sraz,n                 DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CSR2*    
Name                    DMAC_CSR2_REG
Software Name           XDmaPs_CSn_OFFSET(2)
Relative Address        0x00000110
Absolute Address        dmac0_ns: 0xF8004110
                        dmac0_s: 0xF8003110
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel Status DMA Channel 2

          Register DMAC_CSR2_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31:22     rud      0x0           reserved,read undefined
CNS                     21        sro,ns   0x0           Security status of the DMA channel thread:
                                  sraz,n                 0: Secure state
                                  snsro
                                                         1: Non-secure state.
reserved                20:16     rud      0x0           reserved,read undefined
dmawfp_periph           15        sro,ns   0x0           When the DMA channel thread executes
                                  sraz,n                 DMAWFP, this bit indicates whether the periph
                                  snsro                  operand is set:
                                                         0: periph operand not set
                                                         1: periph operand set.
                                                         Note: the status only applies when the channel is
                                                         connected to one of the four peripheral request
                                                         interfaces.
dmawfp_b_ns             14        sro,ns   0x0           When the DMA channel thread executes
                                  sraz,n                 DMAWFP, this bit indicates whether the burst or
                                  snsro                  single operand were set:
                                                         0: single operand set
                                                         1: burst operand set

      Field Name         Bits     Type     Reset Value                      Description
reserved                13:9      rud      0x0           reserved
wakeup_num              8:4       sro,ns   0x0           When the DMA channel thread executes a WFE or
                                  sraz,n                 WFP instruction, these bits indicate the event or
                                  snsro                  peripheral number that the channel is waiting for:
                                                         Waiting for Event (WFE):
                                                         0 0000: waiting for event 0
                                                         0 0001: waiting for event 1
                                                         ...
                                                         0 1111: waiting for event 15
                                                         1 xxxx: reserved
                                                         Waiting for Peripheral (WFP):
                                                         0 0000: waiting for peripheral 0
                                                         0 0001: waiting for peripheral 1
                                                         0 0010: waiting for peripheral 2
                                                         0 0011: waiting for peripheral 3
                                                         1 11xx: reserved
channel_status          3:0       sro,ns   0x0           The channel status encoding is:
                                  sraz,n                 0000: Stopped
                                  snsro
                                                         0001: Executing
                                                         0010: Cache miss
                                                         0011: Updating PC
                                                         0100: Waiting for event
                                                         0101: At barrier
                                                         0110: reserved
                                                         0111: Waiting for peripheral
                                                         1000: Killing
                                                         1001: Completing
                                                         1010 to 1101: reserved
                                                         1110: Faulting completing
                                                         1111: Faulting.

<-----  ------>Register (DMAC*) CPC2*    
Name                    DMAC_CPC2_REG
Software Name           XDmaPs_CPCn_OFFSET(2)
Relative Address        0x00000114
Absolute Address        dmac0_ns: 0xF8004114
                        dmac0_s: 0xF8003114
Width                   32 bits
Access Type             mixed

Reset Value             0x00000000
Description             Channel PC for DMA Channel 2

          Register DMAC_CPC2_REG Details

      Field Name         Bits     Type     Reset Value                     Description
pc_chnl                 31:0      sro,ns   0x0           Program counter (physical memory address) for
                                  sraz,n                 DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CSR3*    
Name                    DMAC_CSR3_REG
Software Name           XDmaPs_CSn_OFFSET(3)
Relative Address        0x00000118
Absolute Address        dmac0_ns: 0xF8004118
                        dmac0_s: 0xF8003118
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel Status DMA Channel 3

          Register DMAC_CSR3_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31:22     rud      0x0           reserved,read undefined
CNS                     21        sro,ns   0x0           Security status of the DMA channel thread:
                                  sraz,n                 0: Secure state
                                  snsro
                                                         1: Non-secure state.
reserved                20:16     rud      0x0           reserved,read undefined
dmawfp_periph           15        sro,ns   0x0           When the DMA channel thread executes
                                  sraz,n                 DMAWFP, this bit indicates whether the periph
                                  snsro                  operand is set:
                                                         0: periph operand not set
                                                         1: periph operand set.
                                                         Note: the status only applies when the channel is
                                                         connected to one of the four peripheral request
                                                         interfaces.

      Field Name         Bits   Type     Reset Value                      Description
dmawfp_b_ns             14      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the burst or
                                snsro                  single operand were set:
                                                       0: single operand set
                                                       1: burst operand set
reserved                13:9    rud      0x0           reserved
wakeup_num              8:4     sro,ns   0x0           When the DMA channel thread executes a WFE or
                                sraz,n                 WFP instruction, these bits indicate the event or
                                snsro                  peripheral number that the channel is waiting for:
                                                       Waiting for Event (WFE):
                                                       0 0000: waiting for event 0
                                                       0 0001: waiting for event 1
                                                       ...
                                                       0 1111: waiting for event 15
                                                       1 xxxx: reserved
                                                       Waiting for Peripheral (WFP):
                                                       0 0000: waiting for peripheral 0
                                                       0 0001: waiting for peripheral 1
                                                       0 0010: waiting for peripheral 2
                                                       0 0011: waiting for peripheral 3
                                                       1 11xx: reserved
channel_status          3:0     sro,ns   0x0           The channel status encoding is:
                                sraz,n                 0000: Stopped
                                snsro
                                                       0001: Executing
                                                       0010: Cache miss
                                                       0011: Updating PC
                                                       0100: Waiting for event
                                                       0101: At barrier
                                                       0110: reserved
                                                       0111: Waiting for peripheral
                                                       1000: Killing
                                                       1001: Completing
                                                       1010 to 1101: reserved
                                                       1110: Faulting completing
                                                       1111: Faulting.

<-----  ------>Register (DMAC*) CPC3*    
Name                    DMAC_CPC3_REG
Software Name           XDmaPs_CPCn_OFFSET(3)
Relative Address        0x0000011C

Absolute Address        dmac0_ns: 0xF800411C
                        dmac0_s: 0xF800311C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel PC for DMA Channel 3

          Register DMAC_CPC3_REG Details

      Field Name         Bits     Type     Reset Value                     Description
pc_chnl                 31:0      sro,ns   0x0           Program counter (physical memory address) for
                                  sraz,n                 DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CSR4*    
Name                    DMAC_CSR4_REG
Software Name           XDmaPs_CSn_OFFSET(4)
Relative Address        0x00000120
Absolute Address        dmac0_ns: 0xF8004120
                        dmac0_s: 0xF8003120
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel Status DMA Channel 4

          Register DMAC_CSR4_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31:22     rud      0x0           reserved,read undefined
CNS                     21        sro,ns   0x0           Security status of the DMA channel thread:
                                  sraz,n                 0: Secure state
                                  snsro
                                                         1: Non-secure state.
reserved                20:16     rud      0x0           reserved,read undefined

      Field Name         Bits   Type     Reset Value                      Description
dmawfp_periph           15      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the periph
                                snsro                  operand is set:
                                                       0: periph operand not set
                                                       1: periph operand set.
                                                       Note: the status only applies when the channel is
                                                       connected to one of the four peripheral request
                                                       interfaces.
dmawfp_b_ns             14      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the burst or
                                snsro                  single operand were set:
                                                       0: single operand set
                                                       1: burst operand set
reserved                13:9    rud      0x0           reserved
wakeup_num              8:4     sro,ns   0x0           When the DMA channel thread executes a WFE or
                                sraz,n                 WFP instruction, these bits indicate the event or
                                snsro                  peripheral number that the channel is waiting for:
                                                       Waiting for Event (WFE):
                                                       0 0000: waiting for event 0
                                                       0 0001: waiting for event 1
                                                       ...
                                                       0 1111: waiting for event 15
                                                       1 xxxx: reserved
                                                       Waiting for Peripheral (WFP):
                                                       0 0000: waiting for peripheral 0
                                                       0 0001: waiting for peripheral 1
                                                       0 0010: waiting for peripheral 2
                                                       0 0011: waiting for peripheral 3
                                                       1 11xx: reserved
channel_status          3:0     sro,ns   0x0           The channel status encoding is:
                                sraz,n                 0000: Stopped
                                snsro
                                                       0001: Executing
                                                       0010: Cache miss
                                                       0011: Updating PC
                                                       0100: Waiting for event
                                                       0101: At barrier
                                                       0110: reserved
                                                       0111: Waiting for peripheral
                                                       1000: Killing
                                                       1001: Completing
                                                       1010 to 1101: reserved
                                                       1110: Faulting completing
                                                       1111: Faulting.

<-----  ------>Register (DMAC*) CPC4*    
Name                    DMAC_CPC4_REG
Software Name           XDmaPs_CPCn_OFFSET(4)
Relative Address        0x00000124
Absolute Address        dmac0_ns: 0xF8004124
                        dmac0_s: 0xF8003124
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel PC for DMA Channel 4

          Register DMAC_CPC4_REG Details

      Field Name         Bits     Type     Reset Value                     Description
pc_chnl                 31:0      sro,ns   0x0           Program counter (physical memory address) for
                                  sraz,n                 DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CSR5*    
Name                    DMAC_CSR5_REG
Software Name           XDmaPs_CSn_OFFSET(5)
Relative Address        0x00000128
Absolute Address        dmac0_ns: 0xF8004128
                        dmac0_s: 0xF8003128
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel Status DMA Channel 5

          Register DMAC_CSR5_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31:22     rud      0x0           reserved,read undefined
CNS                     21        sro,ns   0x0           Security status of the DMA channel thread:
                                  sraz,n                 0: Secure state
                                  snsro
                                                         1: Non-secure state.
reserved                20:16     rud      0x0           reserved,read undefined

      Field Name         Bits   Type     Reset Value                      Description
dmawfp_periph           15      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the periph
                                snsro                  operand is set:
                                                       0: periph operand not set
                                                       1: periph operand set.
                                                       Note: the status only applies when the channel is
                                                       connected to one of the four peripheral request
                                                       interfaces.
dmawfp_b_ns             14      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the burst or
                                snsro                  single operand were set:
                                                       0: single operand set
                                                       1: burst operand set
reserved                13:9    rud      0x0           reserved
wakeup_num              8:4     sro,ns   0x0           When the DMA channel thread executes a WFE or
                                sraz,n                 WFP instruction, these bits indicate the event or
                                snsro                  peripheral number that the channel is waiting for:
                                                       Waiting for Event (WFE):
                                                       0 0000: waiting for event 0
                                                       0 0001: waiting for event 1
                                                       ...
                                                       0 1111: waiting for event 15
                                                       1 xxxx: reserved
                                                       Waiting for Peripheral (WFP):
                                                       0 0000: waiting for peripheral 0
                                                       0 0001: waiting for peripheral 1
                                                       0 0010: waiting for peripheral 2
                                                       0 0011: waiting for peripheral 3
                                                       1 11xx: reserved
channel_status          3:0     sro,ns   0x0           The channel status encoding is:
                                sraz,n                 0000: Stopped
                                snsro
                                                       0001: Executing
                                                       0010: Cache miss
                                                       0011: Updating PC
                                                       0100: Waiting for event
                                                       0101: At barrier
                                                       0110: reserved
                                                       0111: Waiting for peripheral
                                                       1000: Killing
                                                       1001: Completing
                                                       1010 to 1101: reserved
                                                       1110: Faulting completing
                                                       1111: Faulting.

<-----  ------>Register (DMAC*) CPC5*    
Name                    DMAC_CPC5_REG
Software Name           XDmaPs_CPCn_OFFSET(5)
Relative Address        0x0000012C
Absolute Address        dmac0_ns: 0xF800412C
                        dmac0_s: 0xF800312C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel PC for DMA Channel 5

          Register DMAC_CPC5_REG Details

      Field Name         Bits     Type     Reset Value                     Description
pc_chnl                 31:0      sro,ns   0x0           Program counter (physical memory address) for
                                  sraz,n                 DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CSR6*    
Name                    DMAC_CSR6_REG
Software Name           XDmaPs_CSn_OFFSET(6)
Relative Address        0x00000130
Absolute Address        dmac0_ns: 0xF8004130
                        dmac0_s: 0xF8003130
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel Status DMA Channel 6

          Register DMAC_CSR6_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31:22     rud      0x0           reserved,read undefined
CNS                     21        sro,ns   0x0           Security status of the DMA channel thread:
                                  sraz,n                 0: Secure state
                                  snsro
                                                         1: Non-secure state.
reserved                20:16     rud      0x0           reserved,read undefined

      Field Name         Bits   Type     Reset Value                      Description
dmawfp_periph           15      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the periph
                                snsro                  operand is set:
                                                       0: periph operand not set
                                                       1: periph operand set.
                                                       Note: the status only applies when the channel is
                                                       connected to one of the four peripheral request
                                                       interfaces.
dmawfp_b_ns             14      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the burst or
                                snsro                  single operand were set:
                                                       0: single operand set
                                                       1: burst operand set
reserved                13:9    rud      0x0           reserved
wakeup_num              8:4     sro,ns   0x0           When the DMA channel thread executes a WFE or
                                sraz,n                 WFP instruction, these bits indicate the event or
                                snsro                  peripheral number that the channel is waiting for:
                                                       Waiting for Event (WFE):
                                                       0 0000: waiting for event 0
                                                       0 0001: waiting for event 1
                                                       ...
                                                       0 1111: waiting for event 15
                                                       1 xxxx: reserved
                                                       Waiting for Peripheral (WFP):
                                                       0 0000: waiting for peripheral 0
                                                       0 0001: waiting for peripheral 1
                                                       0 0010: waiting for peripheral 2
                                                       0 0011: waiting for peripheral 3
                                                       1 11xx: reserved
channel_status          3:0     sro,ns   0x0           The channel status encoding is:
                                sraz,n                 0000: Stopped
                                snsro
                                                       0001: Executing
                                                       0010: Cache miss
                                                       0011: Updating PC
                                                       0100: Waiting for event
                                                       0101: At barrier
                                                       0110: reserved
                                                       0111: Waiting for peripheral
                                                       1000: Killing
                                                       1001: Completing
                                                       1010 to 1101: reserved
                                                       1110: Faulting completing
                                                       1111: Faulting.

<-----  ------>Register (DMAC*) CPC6*    
Name                    DMAC_CPC6_REG
Software Name           XDmaPs_CPCn_OFFSET(6)
Relative Address        0x00000134
Absolute Address        dmac0_ns: 0xF8004134
                        dmac0_s: 0xF8003134
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel PC for DMA Channel 6

          Register DMAC_CPC6_REG Details

      Field Name         Bits     Type     Reset Value                     Description
pc_chnl                 31:0      sro,ns   0x0           Program counter (physical memory address) for
                                  sraz,n                 DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CSR7*    
Name                    DMAC_CSR7_REG
Software Name           XDmaPs_CSn_OFFSET(7)
Relative Address        0x00000138
Absolute Address        dmac0_ns: 0xF8004138
                        dmac0_s: 0xF8003138
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel Status DMA Channel 7

          Register DMAC_CSR7_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31:22     rud      0x0           reserved,read undefined
CNS                     21        sro,ns   0x0           Security status of the DMA channel thread:
                                  sraz,n                 0: Secure state
                                  snsro
                                                         1: Non-secure state.
reserved                20:16     rud      0x0           reserved,read undefined

      Field Name         Bits   Type     Reset Value                      Description
dmawfp_periph           15      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the periph
                                snsro                  operand is set:
                                                       0: periph operand not set
                                                       1: periph operand set.
                                                       Note: the status only applies when the channel is
                                                       connected to one of the four peripheral request
                                                       interfaces.
dmawfp_b_ns             14      sro,ns   0x0           When the DMA channel thread executes
                                sraz,n                 DMAWFP, this bit indicates whether the burst or
                                snsro                  single operand were set:
                                                       0: single operand set
                                                       1: burst operand set
reserved                13:9    rud      0x0           reserved
wakeup_num              8:4     sro,ns   0x0           When the DMA channel thread executes a WFE or
                                sraz,n                 WFP instruction, these bits indicate the event or
                                snsro                  peripheral number that the channel is waiting for:
                                                       Waiting for Event (WFE):
                                                       0 0000: waiting for event 0
                                                       0 0001: waiting for event 1
                                                       ...
                                                       0 1111: waiting for event 15
                                                       1 xxxx: reserved
                                                       Waiting for Peripheral (WFP):
                                                       0 0000: waiting for peripheral 0
                                                       0 0001: waiting for peripheral 1
                                                       0 0010: waiting for peripheral 2
                                                       0 0011: waiting for peripheral 3
                                                       1 11xx: reserved
channel_status          3:0     sro,ns   0x0           The channel status encoding is:
                                sraz,n                 0000: Stopped
                                snsro
                                                       0001: Executing
                                                       0010: Cache miss
                                                       0011: Updating PC
                                                       0100: Waiting for event
                                                       0101: At barrier
                                                       0110: reserved
                                                       0111: Waiting for peripheral
                                                       1000: Killing
                                                       1001: Completing
                                                       1010 to 1101: reserved
                                                       1110: Faulting completing
                                                       1111: Faulting.

<-----  ------>Register (DMAC*) CPC7*    
Name                    DMAC_CPC7_REG
Software Name           XDmaPs_CPCn_OFFSET(7)
Relative Address        0x0000013C
Absolute Address        dmac0_ns: 0xF800413C
                        dmac0_s: 0xF800313C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Channel PC for DMA Channel 7

          Register DMAC_CPC7_REG Details

      Field Name         Bits     Type     Reset Value                    Description
pc_chnl                 31:0      sro,ns   0x0           Program counter (physical memory address) for
                                  sraz,n                 DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) SAR0*    
Name                    DMAC_SAR0_REG
Software Name           SA_0
Relative Address        0x00000400
Absolute Address        dmac0_ns: 0xF8004400
                        dmac0_s: 0xF8003400
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Source Address DMA Channel 0

          Register DMAC_SAR0_REG Details

      Field Name         Bits     Type     Reset Value                    Description
src_addr                31:0      sro,ns   0x0           Source data address (physical memory address)
                                  sraz,n                 for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) DAR0*    
Name                    DMAC_DAR0_REG

Software Name           DA_0
Relative Address        0x00000404
Absolute Address        dmac0_ns: 0xF8004404
                        dmac0_s: 0xF8003404
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Destination Addr DMA Channel 0

        Register DMAC_DAR0_REG Details

      Field Name         Bits     Type     Reset Value                     Description
dest_addr               31:0      sro,ns   0x0           Destination data address (physical memory
                                  sraz,n                 address) for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CCR0*    
Name                    DMAC_CCR0_REG
Software Name           CC_0
Relative Address        0x00000408
Absolute Address        dmac0_ns: 0xF8004408
                        dmac0_s: 0xF8003408
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00800200
Description             Channel Control DMA Channel 0

        Register DMAC_CCR0_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31        rud      0x0           reserved, read undefined
endian_swap_size        30:28     sro,ns   0x0           Data swap: little-endian and byte-invariant
                                  sraz,n                 big-endian (BE-8) formats.
                                  snsro                  000: No swap, 8-bit data
                                                         001: Swap bytes within 16-bit data
                                                         010: Swap bytes within 32-bit data
                                                         011: Swap bytes within 64-bit data
                                                         100: Swap bytes within 128-bit data
                                                         101 to 111: Reserved

      Field Name         Bits   Type     Reset Value                        Description
dst_cache_ctrl          27:25   sro,ns   0x0             Programs the AXI AWCACHE signals that are
                                sraz,n                   used when the DMAC writes to the destination (0:
                                snsro                    Low, 1: High):
                                                         Bit [27] programs AWCACHE[3]
                                                         Hardwired Low to AWCACHE[2]
                                                         Bit [26] programs AWCACHE[1]
                                                         Bit [25] programs AWCACHE[0]
                                                         Note: Setting AWCACHE[3,1]=b10 violates the
                                                         AXI protocol.
dst_prot_ctrl           24:22   sro,ns   dmac0_ns: 0x0   Programs the AWPROT signals that are used
                                sraz,n   dmac0_s: 0x2    when the DMAC writes the destination data (0:
                                snsro                    Low, 1: High):
                                                         Bit [24] programs AWPROT[2]
                                                         Bit [23] programs AWPROT[1]
                                                         Bit [22] programs AWPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program AWPROT[1] Low, that is, a secure
                                                         access. If a DMA channel in the Non-secure state
                                                         attempts to set AWPROT[1] Low, then the DMA
                                                         channel aborts.
dst_burst_len           21:18   sro,ns   0x0             For each burst, these bits program the number of
                                sraz,n                   data transfers that the DMAC performs when it
                                snsro                    writes the destination data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         0010: 3 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size.
                                                         Note: These bits control the state of AWLEN[3:0].

      Field Name         Bits   Type     Reset Value                        Description
dst_burst_size          17:15   sro,ns   0x0             For each beat within a burst, it programs the
                                sraz,n                   number of bytes that the DMAC writes to the
                                snsro                    destination:
                                                         000: writes 1 byte per beat
                                                         001: writes 2 bytes per beat
                                                         010: writes 4 bytes per beat
                                                         011: writes 8 bytes per beat
                                                         100: writes 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size. Note: These bits control the state
                                                         of AWSIZE[2:0].
dst_inc                 14      sro,ns   0x0             Programs the burst type that the DMAC performs
                                sraz,n                   when it writes the destination data:
                                snsro                    0: Fixed-address burst. The DMAC signals
                                                         AWBURST[0] Low.
                                                         1: Incrementing-address burst. The DMAC
                                                         signals AWBURST[0] HIgh.
src_cache_ctrl          13:11   sro,ns   0x0             Programs the AXI ARCACHE signals that are
                                sraz,n                   used for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [13] programs ARCACHE[2]
                                                         Bit [12] programs ARCACHE[1]
                                                         Bit [11] programs ARCACHE[0]
                                                         Note: The DMAC ties ARCACHE[3] Low. Setting
                                                         ARCACHE[2:1]= b10 violates the AXI protocol.
src_prot_ctrl           10:8    sro,ns   dmac0_ns: 0x0   Programs the AXI ARPROT signals that are used
                                sraz,n   dmac0_s: 0x2    for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [10] programs ARPROT[2]
                                                         Bit [9] programs ARPROT[1]
                                                         Bit [8] programs ARPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program ARPROT[1] Low, that is, a secure access.
                                                         If a DMA channel in the Non-secure state
                                                         attempts to set ARPROT[1] Low, the DMA
                                                         channel aborts.

      Field Name         Bits     Type     Reset Value                      Description
src_burst_len           7:4       sro,ns   0x0           For each burst, these bits program the number of
                                  sraz,n                 data transfers that the DMAC performs when it
                                  snsro                  reads the source data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARLEN[3:0].
src_burst_size          3:1       sro,ns   0x0           For each beat within a burst, it programs the
                                  sraz,n                 number of bytes that the DMAC reads from the
                                  snsro                  source:
                                                         000: reads 1 byte per beat
                                                         001: reads 2 bytes per beat
                                                         010: reads 4 bytes per beat
                                                         011: reads 8 bytes per beat
                                                         100: reads 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARSIZE[2:0].
src_inc                 0         sro,ns   0x0           Programs the burst type that the DMAC performs
                                  sraz,n                 when it reads the source data:
                                  snsro                  0: Fixed-address burst, DMAC signal
                                                         ARBURST[0] driven Low.
                                                         1: Incrementing-address burst, DMAC signal
                                                         ARBURST[0] driven High.

                   <-----  ------>Register (DMAC*) LC0_0*

Name                    DMAC_LC0_0_REG
Relative Address        0x0000040C
Absolute Address        dmac0_ns: 0xF800440C
                        dmac0_s: 0xF800340C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Loop Counter 0 DMA Channel 0

        Register DMAC_LC0_0_REG Details

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter zero for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter zero.

                   <-----  ------>Register (DMAC*) LC1_0*

Name                     DMAC_LC1_0_REG
Relative Address         0x00000410
Absolute Address         dmac0_ns: 0xF8004410
                         dmac0_s: 0xF8003410
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 1 DMA Channel 0

        Register DMAC_LC1_0_REG Details

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter one for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter one.

<-----  ------>Register (DMAC*) SAR1*    
Name                     DMAC_SAR1_REG
Software Name            XDmaPs_SA_n_OFFSET(1)
Relative Address         0x00000420
Absolute Address         dmac0_ns: 0xF8004420
                         dmac0_s: 0xF8003420
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000

Description             Source address DMA Channel 1

        Register DMAC_SAR1_REG Details

      Field Name         Bits     Type     Reset Value                    Description
src_addr                31:0      sro,ns   0x0           Source data address (physical memory address)
                                  sraz,n                 for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) DAR1*    
Name                    DMAC_DAR1_REG
Software Name           XDmaPs_DA_n_OFFSET(1)
Relative Address        0x00000424
Absolute Address        dmac0_ns: 0xF8004424
                        dmac0_s: 0xF8003424
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Destination Addr DMA Channel 1

        Register DMAC_DAR1_REG Details

      Field Name         Bits     Type     Reset Value                    Description
dest_addr               31:0      sro,ns   0x0           Destination data address (physical memory
                                  sraz,n                 address) for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CCR1*    
Name                    DMAC_CCR1_REG
Software Name           XDmaPs_CC_n_OFFSET(1)
Relative Address        0x00000428
Absolute Address        dmac0_ns: 0xF8004428
                        dmac0_s: 0xF8003428
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00800200
Description             Channel Control DMA Channel 1

        Register DMAC_CCR1_REG Details

      Field Name         Bits   Type     Reset Value                        Description
reserved                31      rud      0x0             reserved, read undefined
endian_swap_size        30:28   sro,ns   0x0             Data swap: little-endian and byte-invariant
                                sraz,n                   big-endian (BE-8) formats.
                                snsro                    000: No swap, 8-bit data
                                                         001: Swap bytes within 16-bit data
                                                         010: Swap bytes within 32-bit data
                                                         011: Swap bytes within 64-bit data
                                                         100: Swap bytes within 128-bit data
                                                         101 to 111: Reserved
dst_cache_ctrl          27:25   sro,ns   0x0             Programs the AXI AWCACHE signals that are
                                sraz,n                   used when the DMAC writes to the destination (0:
                                snsro                    Low, 1: High):
                                                         Bit [27] programs AWCACHE[3]
                                                         Hardwired Low to AWCACHE[2]
                                                         Bit [26] programs AWCACHE[1]
                                                         Bit [25] programs AWCACHE[0]
                                                         Note: Setting AWCACHE[3,1]=b10 violates the
                                                         AXI protocol.
dst_prot_ctrl           24:22   sro,ns   dmac0_ns: 0x0   Programs the AWPROT signals that are used
                                sraz,n   dmac0_s: 0x2    when the DMAC writes the destination data (0:
                                snsro                    Low, 1: High):
                                                         Bit [24] programs AWPROT[2]
                                                         Bit [23] programs AWPROT[1]
                                                         Bit [22] programs AWPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program AWPROT[1] Low, that is, a secure
                                                         access. If a DMA channel in the Non-secure state
                                                         attempts to set AWPROT[1] Low, then the DMA
                                                         channel aborts.
dst_burst_len           21:18   sro,ns   0x0             For each burst, these bits program the number of
                                sraz,n                   data transfers that the DMAC performs when it
                                snsro                    writes the destination data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         0010: 3 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size.
                                                         Note: These bits control the state of AWLEN[3:0].

      Field Name         Bits   Type     Reset Value                        Description
dst_burst_size          17:15   sro,ns   0x0             For each beat within a burst, it programs the
                                sraz,n                   number of bytes that the DMAC writes to the
                                snsro                    destination:
                                                         000: writes 1 byte per beat
                                                         001: writes 2 bytes per beat
                                                         010: writes 4 bytes per beat
                                                         011: writes 8 bytes per beat
                                                         100: writes 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size. Note: These bits control the state
                                                         of AWSIZE[2:0].
dst_inc                 14      sro,ns   0x0             Programs the burst type that the DMAC performs
                                sraz,n                   when it writes the destination data:
                                snsro                    0: Fixed-address burst. The DMAC signals
                                                         AWBURST[0] Low.
                                                         1: Incrementing-address burst. The DMAC
                                                         signals AWBURST[0] HIgh.
src_cache_ctrl          13:11   sro,ns   0x0             Programs the AXI ARCACHE signals that are
                                sraz,n                   used for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [13] programs ARCACHE[2]
                                                         Bit [12] programs ARCACHE[1]
                                                         Bit [11] programs ARCACHE[0]
                                                         Note: The DMAC ties ARCACHE[3] Low. Setting
                                                         ARCACHE[2:1]= b10 violates the AXI protocol.
src_prot_ctrl           10:8    sro,ns   dmac0_ns: 0x0   Programs the AXI ARPROT signals that are used
                                sraz,n   dmac0_s: 0x2    for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [10] programs ARPROT[2]
                                                         Bit [9] programs ARPROT[1]
                                                         Bit [8] programs ARPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program ARPROT[1] Low, that is, a secure access.
                                                         If a DMA channel in the Non-secure state
                                                         attempts to set ARPROT[1] Low, the DMA
                                                         channel aborts.

      Field Name         Bits     Type     Reset Value                      Description
src_burst_len           7:4       sro,ns   0x0           For each burst, these bits program the number of
                                  sraz,n                 data transfers that the DMAC performs when it
                                  snsro                  reads the source data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARLEN[3:0].
src_burst_size          3:1       sro,ns   0x0           For each beat within a burst, it programs the
                                  sraz,n                 number of bytes that the DMAC reads from the
                                  snsro                  source:
                                                         000: reads 1 byte per beat
                                                         001: reads 2 bytes per beat
                                                         010: reads 4 bytes per beat
                                                         011: reads 8 bytes per beat
                                                         100: reads 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARSIZE[2:0].
src_inc                 0         sro,ns   0x0           Programs the burst type that the DMAC performs
                                  sraz,n                 when it reads the source data:
                                  snsro                  0: Fixed-address burst, DMAC signal
                                                         ARBURST[0] driven Low.
                                                         1: Incrementing-address burst, DMAC signal
                                                         ARBURST[0] driven High.

<-----  ------>Register (DMAC*) LC0_1*    
Name                    DMAC_LC0_1_REG
Software Name           XDmaPs_LC0_n_OFFSET(1)
Relative Address        0x0000042C
Absolute Address        dmac0_ns: 0xF800442C
                        dmac0_s: 0xF800342C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000

Description              Loop Counter 0 DMA Channel 1

        Register DMAC_LC0_1_REG Details

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter zero for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter zero.

<-----  ------>Register (DMAC*) LC1_1*    
Name                     DMAC_LC1_1_REG
Software Name            XDmaPs_LC1_n_OFFSET(1)
Relative Address         0x00000430
Absolute Address         dmac0_ns: 0xF8004430
                         dmac0_s: 0xF8003430
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 1 DMA Channel 1

        Register DMAC_LC1_1_REG Details

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter one for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter one.

<-----  ------>Register (DMAC*) SAR2*    
Name                     DMAC_SAR2_REG
Software Name            XDmaPs_SA_n_OFFSET(2)
Relative Address         0x00000440
Absolute Address         dmac0_ns: 0xF8004440
                         dmac0_s: 0xF8003440
Width                    32 bits

Access Type             mixed
Reset Value             0x00000000
Description             Source Address DMA Channel 2

        Register DMAC_SAR2_REG Details

      Field Name         Bits     Type     Reset Value                    Description
src_addr                31:0      sro,ns   0x0           Source data address (physical memory address)
                                  sraz,n                 for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) DAR2*    
Name                    DMAC_DAR2_REG
Software Name           XDmaPs_DA_n_OFFSET(2)
Relative Address        0x00000444
Absolute Address        dmac0_ns: 0xF8004444
                        dmac0_s: 0xF8003444
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Destination Addr DMA Channel 2

        Register DMAC_DAR2_REG Details

      Field Name         Bits     Type     Reset Value                    Description
dest_addr               31:0      sro,ns   0x0           Destination data address (physical memory
                                  sraz,n                 address) for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CCR2*    
Name                    DMAC_CCR2_REG
Software Name           XDmaPs_CC_n_OFFSET(2)
Relative Address        0x00000448
Absolute Address        dmac0_ns: 0xF8004448
                        dmac0_s: 0xF8003448
Width                   32 bits
Access Type             mixed

Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00800200
Description             Channel Control DMA Channel 2

        Register DMAC_CCR2_REG Details

      Field Name         Bits   Type     Reset Value                       Description
reserved                31      rud      0x0             reserved, read undefined
endian_swap_size        30:28   sro,ns   0x0             Data swap: little-endian and byte-invariant
                                sraz,n                   big-endian (BE-8) formats.
                                snsro                    000: No swap, 8-bit data
                                                         001: Swap bytes within 16-bit data
                                                         010: Swap bytes within 32-bit data
                                                         011: Swap bytes within 64-bit data
                                                         100: Swap bytes within 128-bit data
                                                         101 to 111: Reserved
dst_cache_ctrl          27:25   sro,ns   0x0             Programs the AXI AWCACHE signals that are
                                sraz,n                   used when the DMAC writes to the destination (0:
                                snsro                    Low, 1: High):
                                                         Bit [27] programs AWCACHE[3]
                                                         Hardwired Low to AWCACHE[2]
                                                         Bit [26] programs AWCACHE[1]
                                                         Bit [25] programs AWCACHE[0]
                                                         Note: Setting AWCACHE[3,1]=b10 violates the
                                                         AXI protocol.
dst_prot_ctrl           24:22   sro,ns   dmac0_ns: 0x0   Programs the AWPROT signals that are used
                                sraz,n   dmac0_s: 0x2    when the DMAC writes the destination data (0:
                                snsro                    Low, 1: High):
                                                         Bit [24] programs AWPROT[2]
                                                         Bit [23] programs AWPROT[1]
                                                         Bit [22] programs AWPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program AWPROT[1] Low, that is, a secure
                                                         access. If a DMA channel in the Non-secure state
                                                         attempts to set AWPROT[1] Low, then the DMA
                                                         channel aborts.

      Field Name         Bits   Type     Reset Value                      Description
dst_burst_len           21:18   sro,ns   0x0           For each burst, these bits program the number of
                                sraz,n                 data transfers that the DMAC performs when it
                                snsro                  writes the destination data:
                                                       0000: 1 data transfer
                                                       0001: 2 data transfers
                                                       0010: 3 data transfers
                                                       ...
                                                       1111: 16 data transfers.
                                                       The total number of bytes that the DMAC writes
                                                       out of the MFIFO when it executes a DMAST
                                                       instruction is the product of dst_burst_len and
                                                       dst_burst_size.
                                                       Note: These bits control the state of AWLEN[3:0].
dst_burst_size          17:15   sro,ns   0x0           For each beat within a burst, it programs the
                                sraz,n                 number of bytes that the DMAC writes to the
                                snsro                  destination:
                                                       000: writes 1 byte per beat
                                                       001: writes 2 bytes per beat
                                                       010: writes 4 bytes per beat
                                                       011: writes 8 bytes per beat
                                                       100: writes 16 bytes per beat
                                                       101 to 111: reserved.
                                                       The total number of bytes that the DMAC writes
                                                       out of the MFIFO when it executes a DMAST
                                                       instruction is the product of dst_burst_len and
                                                       dst_burst_size. Note: These bits control the state
                                                       of AWSIZE[2:0].
dst_inc                 14      sro,ns   0x0           Programs the burst type that the DMAC performs
                                sraz,n                 when it writes the destination data:
                                snsro                  0: Fixed-address burst. The DMAC signals
                                                       AWBURST[0] Low.
                                                       1: Incrementing-address burst. The DMAC
                                                       signals AWBURST[0] HIgh.
src_cache_ctrl          13:11   sro,ns   0x0           Programs the AXI ARCACHE signals that are
                                sraz,n                 used for DMA reads of the source data (0: Low, 1:
                                snsro                  High):
                                                       Bit [13] programs ARCACHE[2]
                                                       Bit [12] programs ARCACHE[1]
                                                       Bit [11] programs ARCACHE[0]
                                                       Note: The DMAC ties ARCACHE[3] Low. Setting
                                                       ARCACHE[2:1]= b10 violates the AXI protocol.

      Field Name         Bits   Type     Reset Value                        Description
src_prot_ctrl           10:8    sro,ns   dmac0_ns: 0x0   Programs the AXI ARPROT signals that are used
                                sraz,n   dmac0_s: 0x2    for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [10] programs ARPROT[2]
                                                         Bit [9] programs ARPROT[1]
                                                         Bit [8] programs ARPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program ARPROT[1] Low, that is, a secure access.
                                                         If a DMA channel in the Non-secure state
                                                         attempts to set ARPROT[1] Low, the DMA
                                                         channel aborts.
src_burst_len           7:4     sro,ns   0x0             For each burst, these bits program the number of
                                sraz,n                   data transfers that the DMAC performs when it
                                snsro                    reads the source data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARLEN[3:0].
src_burst_size          3:1     sro,ns   0x0             For each beat within a burst, it programs the
                                sraz,n                   number of bytes that the DMAC reads from the
                                snsro                    source:
                                                         000: reads 1 byte per beat
                                                         001: reads 2 bytes per beat
                                                         010: reads 4 bytes per beat
                                                         011: reads 8 bytes per beat
                                                         100: reads 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARSIZE[2:0].
src_inc                 0       sro,ns   0x0             Programs the burst type that the DMAC performs
                                sraz,n                   when it reads the source data:
                                snsro                    0: Fixed-address burst, DMAC signal
                                                         ARBURST[0] driven Low.
                                                         1: Incrementing-address burst, DMAC signal
                                                         ARBURST[0] driven High.

<-----  ------>Register (DMAC*) LC0_2*    
Name                     DMAC_LC0_2_REG
Software Name            XDmaPs_LC0_n_OFFSET(2)
Relative Address         0x0000044C
Absolute Address         dmac0_ns: 0xF800444C
                         dmac0_s: 0xF800344C
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 0 DMA Channel 2

        Register DMAC_LC0_2_REG Details

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter zero for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter zero.

<-----  ------>Register (DMAC*) LC1_2*    
Name                     DMAC_LC1_2_REG
Software Name            XDmaPs_LC1_n_OFFSET(2)
Relative Address         0x00000450
Absolute Address         dmac0_ns: 0xF8004450
                         dmac0_s: 0xF8003450
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 1 DMA Channel 2

        Register DMAC_LC1_2_REG Details

      Field Name          Bits     Type     Reset Value                    Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter one for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter one.

<-----  ------>Register (DMAC*) SAR3*    
Name                     DMAC_SAR3_REG
Software Name            XDmaPs_SA_n_OFFSET(3)
Relative Address         0x00000460
Absolute Address         dmac0_ns: 0xF8004460
                         dmac0_s: 0xF8003460
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Source Address DMA Channel 3

        Register DMAC_SAR3_REG Details

      Field Name          Bits     Type     Reset Value                    Description
src_addr                 31:0      sro,ns   0x0           Source data address (physical memory address)
                                   sraz,n                 for DMA channel thread.
                                   snsro

<-----  ------>Register (DMAC*) DAR3*    
Name                     DMAC_DAR3_REG
Software Name            XDmaPs_DA_n_OFFSET(3)
Relative Address         0x00000464
Absolute Address         dmac0_ns: 0xF8004464
                         dmac0_s: 0xF8003464
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Destination Addr DMA Channel 3

        Register DMAC_DAR3_REG Details

      Field Name         Bits     Type     Reset Value                     Description
dest_addr               31:0      sro,ns   0x0           Destination data address (physical memory
                                  sraz,n                 address) for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CCR3*    
Name                    DMAC_CCR3_REG
Software Name           XDmaPs_CC_n_OFFSET(3)
Relative Address        0x00000468
Absolute Address        dmac0_ns: 0xF8004468
                        dmac0_s: 0xF8003468
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00800200
Description             Channel Control DMA Channel 3

        Register DMAC_CCR3_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31        rud      0x0           reserved, read undefined
endian_swap_size        30:28     sro,ns   0x0           Data swap: little-endian and byte-invariant
                                  sraz,n                 big-endian (BE-8) formats.
                                  snsro                  000: No swap, 8-bit data
                                                         001: Swap bytes within 16-bit data
                                                         010: Swap bytes within 32-bit data
                                                         011: Swap bytes within 64-bit data
                                                         100: Swap bytes within 128-bit data
                                                         101 to 111: Reserved
dst_cache_ctrl          27:25     sro,ns   0x0           Programs the AXI AWCACHE signals that are
                                  sraz,n                 used when the DMAC writes to the destination (0:
                                  snsro                  Low, 1: High):
                                                         Bit [27] programs AWCACHE[3]
                                                         Hardwired Low to AWCACHE[2]
                                                         Bit [26] programs AWCACHE[1]
                                                         Bit [25] programs AWCACHE[0]
                                                         Note: Setting AWCACHE[3,1]=b10 violates the
                                                         AXI protocol.

      Field Name         Bits   Type     Reset Value                        Description
dst_prot_ctrl           24:22   sro,ns   dmac0_ns: 0x0   Programs the AWPROT signals that are used
                                sraz,n   dmac0_s: 0x2    when the DMAC writes the destination data (0:
                                snsro                    Low, 1: High):
                                                         Bit [24] programs AWPROT[2]
                                                         Bit [23] programs AWPROT[1]
                                                         Bit [22] programs AWPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program AWPROT[1] Low, that is, a secure
                                                         access. If a DMA channel in the Non-secure state
                                                         attempts to set AWPROT[1] Low, then the DMA
                                                         channel aborts.
dst_burst_len           21:18   sro,ns   0x0             For each burst, these bits program the number of
                                sraz,n                   data transfers that the DMAC performs when it
                                snsro                    writes the destination data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         0010: 3 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size.
                                                         Note: These bits control the state of AWLEN[3:0].
dst_burst_size          17:15   sro,ns   0x0             For each beat within a burst, it programs the
                                sraz,n                   number of bytes that the DMAC writes to the
                                snsro                    destination:
                                                         000: writes 1 byte per beat
                                                         001: writes 2 bytes per beat
                                                         010: writes 4 bytes per beat
                                                         011: writes 8 bytes per beat
                                                         100: writes 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size. Note: These bits control the state
                                                         of AWSIZE[2:0].
dst_inc                 14      sro,ns   0x0             Programs the burst type that the DMAC performs
                                sraz,n                   when it writes the destination data:
                                snsro                    0: Fixed-address burst. The DMAC signals
                                                         AWBURST[0] Low.
                                                         1: Incrementing-address burst. The DMAC
                                                         signals AWBURST[0] HIgh.

      Field Name         Bits   Type     Reset Value                        Description
src_cache_ctrl          13:11   sro,ns   0x0             Programs the AXI ARCACHE signals that are
                                sraz,n                   used for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [13] programs ARCACHE[2]
                                                         Bit [12] programs ARCACHE[1]
                                                         Bit [11] programs ARCACHE[0]
                                                         Note: The DMAC ties ARCACHE[3] Low. Setting
                                                         ARCACHE[2:1]= b10 violates the AXI protocol.
src_prot_ctrl           10:8    sro,ns   dmac0_ns: 0x0   Programs the AXI ARPROT signals that are used
                                sraz,n   dmac0_s: 0x2    for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [10] programs ARPROT[2]
                                                         Bit [9] programs ARPROT[1]
                                                         Bit [8] programs ARPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program ARPROT[1] Low, that is, a secure access.
                                                         If a DMA channel in the Non-secure state
                                                         attempts to set ARPROT[1] Low, the DMA
                                                         channel aborts.
src_burst_len           7:4     sro,ns   0x0             For each burst, these bits program the number of
                                sraz,n                   data transfers that the DMAC performs when it
                                snsro                    reads the source data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARLEN[3:0].

      Field Name          Bits     Type     Reset Value                      Description
src_burst_size           3:1       sro,ns   0x0           For each beat within a burst, it programs the
                                   sraz,n                 number of bytes that the DMAC reads from the
                                   snsro                  source:
                                                          000: reads 1 byte per beat
                                                          001: reads 2 bytes per beat
                                                          010: reads 4 bytes per beat
                                                          011: reads 8 bytes per beat
                                                          100: reads 16 bytes per beat
                                                          101 to 111: reserved.
                                                          The total number of bytes that the DMAC reads
                                                          into the MFIFO when it executes a DMALD
                                                          instruction is the product of src_burst_len and
                                                          src_burst_size. Note: These bits control the state
                                                          of ARSIZE[2:0].
src_inc                  0         sro,ns   0x0           Programs the burst type that the DMAC performs
                                   sraz,n                 when it reads the source data:
                                   snsro                  0: Fixed-address burst, DMAC signal
                                                          ARBURST[0] driven Low.
                                                          1: Incrementing-address burst, DMAC signal
                                                          ARBURST[0] driven High.

<-----  ------>Register (DMAC*) LC0_3*    
Name                     DMAC_LC0_3_REG
Software Name            XDmaPs_LC0_n_OFFSET(3)
Relative Address         0x0000046C
Absolute Address         dmac0_ns: 0xF800446C
                         dmac0_s: 0xF800346C
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 0 DMA Channel 3

          Register DMAC_LC0_3_REG Details

      Field Name          Bits     Type     Reset Value                      Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter zero for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter zero.

<-----  ------>Register (DMAC*) LC1_3*    
Name                     DMAC_LC1_3_REG
Software Name            XDmaPs_LC1_n_OFFSET(3)
Relative Address         0x00000470
Absolute Address         dmac0_ns: 0xF8004470
                         dmac0_s: 0xF8003470
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 1 DMA Channel 3

        Register DMAC_LC1_3_REG Details

      Field Name          Bits     Type     Reset Value                    Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter one for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter one.

<-----  ------>Register (DMAC*) SAR4*    
Name                     DMAC_SAR4_REG
Software Name            XDmaPs_SA_n_OFFSET(4)
Relative Address         0x00000480
Absolute Address         dmac0_ns: 0xF8004480
                         dmac0_s: 0xF8003480
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Source Address DMA Channel 4

        Register DMAC_SAR4_REG Details

      Field Name          Bits     Type     Reset Value                    Description
src_addr                 31:0      sro,ns   0x0           Source data address (physical memory address)
                                   sraz,n                 for DMA channel thread.
                                   snsro

<-----  ------>Register (DMAC*) DAR4*    
Name                    DMAC_DAR4_REG
Software Name           XDmaPs_DA_n_OFFSET(4)
Relative Address        0x00000484
Absolute Address        dmac0_ns: 0xF8004484
                        dmac0_s: 0xF8003484
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Destination Addr DMA Channel 4

        Register DMAC_DAR4_REG Details

      Field Name         Bits     Type     Reset Value                    Description
dest_addr               31:0      sro,ns   0x0           Destination data address (physical memory
                                  sraz,n                 address) for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CCR4*    
Name                    DMAC_CCR4_REG
Software Name           XDmaPs_CC_n_OFFSET(4)
Relative Address        0x00000488
Absolute Address        dmac0_ns: 0xF8004488
                        dmac0_s: 0xF8003488
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00800200
Description             Channel Control DMA Channel 4

        Register DMAC_CCR4_REG Details

      Field Name         Bits   Type     Reset Value                        Description
reserved                31      rud      0x0             reserved, read undefined
endian_swap_size        30:28   sro,ns   0x0             Data swap: little-endian and byte-invariant
                                sraz,n                   big-endian (BE-8) formats.
                                snsro                    000: No swap, 8-bit data
                                                         001: Swap bytes within 16-bit data
                                                         010: Swap bytes within 32-bit data
                                                         011: Swap bytes within 64-bit data
                                                         100: Swap bytes within 128-bit data
                                                         101 to 111: Reserved
dst_cache_ctrl          27:25   sro,ns   0x0             Programs the AXI AWCACHE signals that are
                                sraz,n                   used when the DMAC writes to the destination (0:
                                snsro                    Low, 1: High):
                                                         Bit [27] programs AWCACHE[3]
                                                         Hardwired Low to AWCACHE[2]
                                                         Bit [26] programs AWCACHE[1]
                                                         Bit [25] programs AWCACHE[0]
                                                         Note: Setting AWCACHE[3,1]=b10 violates the
                                                         AXI protocol.
dst_prot_ctrl           24:22   sro,ns   dmac0_ns: 0x0   Programs the AWPROT signals that are used
                                sraz,n   dmac0_s: 0x2    when the DMAC writes the destination data (0:
                                snsro                    Low, 1: High):
                                                         Bit [24] programs AWPROT[2]
                                                         Bit [23] programs AWPROT[1]
                                                         Bit [22] programs AWPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program AWPROT[1] Low, that is, a secure
                                                         access. If a DMA channel in the Non-secure state
                                                         attempts to set AWPROT[1] Low, then the DMA
                                                         channel aborts.
dst_burst_len           21:18   sro,ns   0x0             For each burst, these bits program the number of
                                sraz,n                   data transfers that the DMAC performs when it
                                snsro                    writes the destination data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         0010: 3 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size.
                                                         Note: These bits control the state of AWLEN[3:0].

      Field Name         Bits   Type     Reset Value                        Description
dst_burst_size          17:15   sro,ns   0x0             For each beat within a burst, it programs the
                                sraz,n                   number of bytes that the DMAC writes to the
                                snsro                    destination:
                                                         000: writes 1 byte per beat
                                                         001: writes 2 bytes per beat
                                                         010: writes 4 bytes per beat
                                                         011: writes 8 bytes per beat
                                                         100: writes 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size. Note: These bits control the state
                                                         of AWSIZE[2:0].
dst_inc                 14      sro,ns   0x0             Programs the burst type that the DMAC performs
                                sraz,n                   when it writes the destination data:
                                snsro                    0: Fixed-address burst. The DMAC signals
                                                         AWBURST[0] Low.
                                                         1: Incrementing-address burst. The DMAC
                                                         signals AWBURST[0] HIgh.
src_cache_ctrl          13:11   sro,ns   0x0             Programs the AXI ARCACHE signals that are
                                sraz,n                   used for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [13] programs ARCACHE[2]
                                                         Bit [12] programs ARCACHE[1]
                                                         Bit [11] programs ARCACHE[0]
                                                         Note: The DMAC ties ARCACHE[3] Low. Setting
                                                         ARCACHE[2:1]= b10 violates the AXI protocol.
src_prot_ctrl           10:8    sro,ns   dmac0_ns: 0x0   Programs the AXI ARPROT signals that are used
                                sraz,n   dmac0_s: 0x2    for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [10] programs ARPROT[2]
                                                         Bit [9] programs ARPROT[1]
                                                         Bit [8] programs ARPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program ARPROT[1] Low, that is, a secure access.
                                                         If a DMA channel in the Non-secure state
                                                         attempts to set ARPROT[1] Low, the DMA
                                                         channel aborts.

      Field Name         Bits     Type     Reset Value                      Description
src_burst_len           7:4       sro,ns   0x0           For each burst, these bits program the number of
                                  sraz,n                 data transfers that the DMAC performs when it
                                  snsro                  reads the source data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARLEN[3:0].
src_burst_size          3:1       sro,ns   0x0           For each beat within a burst, it programs the
                                  sraz,n                 number of bytes that the DMAC reads from the
                                  snsro                  source:
                                                         000: reads 1 byte per beat
                                                         001: reads 2 bytes per beat
                                                         010: reads 4 bytes per beat
                                                         011: reads 8 bytes per beat
                                                         100: reads 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARSIZE[2:0].
src_inc                 0         sro,ns   0x0           Programs the burst type that the DMAC performs
                                  sraz,n                 when it reads the source data:
                                  snsro                  0: Fixed-address burst, DMAC signal
                                                         ARBURST[0] driven Low.
                                                         1: Incrementing-address burst, DMAC signal
                                                         ARBURST[0] driven High.

<-----  ------>Register (DMAC*) LC0_4*    
Name                    DMAC_LC0_4_REG
Software Name           XDmaPs_LC0_n_OFFSET(4)
Relative Address        0x0000048C
Absolute Address        dmac0_ns: 0xF800448C
                        dmac0_s: 0xF800348C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000

Description              Loop Counter 0 DMA Channel 4

        Register DMAC_LC0_4_REG Details

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter zero for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter zero.

<-----  ------>Register (DMAC*) LC1_4*    
Name                     DMAC_LC1_4_REG
Software Name            XDmaPs_LC1_n_OFFSET(4)
Relative Address         0x00000490
Absolute Address         dmac0_ns: 0xF8004490
                         dmac0_s: 0xF8003490
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 1 DMA Channel 4

        Register DMAC_LC1_4_REG Details

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter one for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter one.

<-----  ------>Register (DMAC*) SAR5*    
Name                     DMAC_SAR5_REG
Software Name            XDmaPs_SA_n_OFFSET(5)
Relative Address         0x000004A0
Absolute Address         dmac0_ns: 0xF80044A0
                         dmac0_s: 0xF80034A0
Width                    32 bits

Access Type             mixed
Reset Value             0x00000000
Description             Source Address DMA Channel 5

        Register DMAC_SAR5_REG Details

      Field Name         Bits     Type     Reset Value                    Description
src_addr                31:0      sro,ns   0x0           Source data address (physical memory address)
                                  sraz,n                 for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) DAR5*    
Name                    DMAC_DAR5_REG
Software Name           XDmaPs_DA_n_OFFSET(5)
Relative Address        0x000004A4
Absolute Address        dmac0_ns: 0xF80044A4
                        dmac0_s: 0xF80034A4
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Destination Addr DMA Channel 5

        Register DMAC_DAR5_REG Details

      Field Name         Bits     Type     Reset Value                    Description
dest_addr               31:0      sro,ns   0x0           Destination data address (physical memory
                                  sraz,n                 address) for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CCR5*    
Name                    DMAC_CCR5_REG
Software Name           XDmaPs_CC_n_OFFSET(5)
Relative Address        0x000004A8
Absolute Address        dmac0_ns: 0xF80044A8
                        dmac0_s: 0xF80034A8
Width                   32 bits
Access Type             mixed

Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00800200
Description             Channel Control DMA Channel 5

        Register DMAC_CCR5_REG Details

      Field Name         Bits   Type     Reset Value                       Description
reserved                31      rud      0x0             reserved, read undefined
endian_swap_size        30:28   sro,ns   0x0             Data swap: little-endian and byte-invariant
                                sraz,n                   big-endian (BE-8) formats.
                                snsro                    000: No swap, 8-bit data
                                                         001: Swap bytes within 16-bit data
                                                         010: Swap bytes within 32-bit data
                                                         011: Swap bytes within 64-bit data
                                                         100: Swap bytes within 128-bit data
                                                         101 to 111: Reserved
dst_cache_ctrl          27:25   sro,ns   0x0             Programs the AXI AWCACHE signals that are
                                sraz,n                   used when the DMAC writes to the destination (0:
                                snsro                    Low, 1: High):
                                                         Bit [27] programs AWCACHE[3]
                                                         Hardwired Low to AWCACHE[2]
                                                         Bit [26] programs AWCACHE[1]
                                                         Bit [25] programs AWCACHE[0]
                                                         Note: Setting AWCACHE[3,1]=b10 violates the
                                                         AXI protocol.
dst_prot_ctrl           24:22   sro,ns   dmac0_ns: 0x0   Programs the AWPROT signals that are used
                                sraz,n   dmac0_s: 0x2    when the DMAC writes the destination data (0:
                                snsro                    Low, 1: High):
                                                         Bit [24] programs AWPROT[2]
                                                         Bit [23] programs AWPROT[1]
                                                         Bit [22] programs AWPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program AWPROT[1] Low, that is, a secure
                                                         access. If a DMA channel in the Non-secure state
                                                         attempts to set AWPROT[1] Low, then the DMA
                                                         channel aborts.

      Field Name         Bits   Type     Reset Value                      Description
dst_burst_len           21:18   sro,ns   0x0           For each burst, these bits program the number of
                                sraz,n                 data transfers that the DMAC performs when it
                                snsro                  writes the destination data:
                                                       0000: 1 data transfer
                                                       0001: 2 data transfers
                                                       0010: 3 data transfers
                                                       ...
                                                       1111: 16 data transfers.
                                                       The total number of bytes that the DMAC writes
                                                       out of the MFIFO when it executes a DMAST
                                                       instruction is the product of dst_burst_len and
                                                       dst_burst_size.
                                                       Note: These bits control the state of AWLEN[3:0].
dst_burst_size          17:15   sro,ns   0x0           For each beat within a burst, it programs the
                                sraz,n                 number of bytes that the DMAC writes to the
                                snsro                  destination:
                                                       000: writes 1 byte per beat
                                                       001: writes 2 bytes per beat
                                                       010: writes 4 bytes per beat
                                                       011: writes 8 bytes per beat
                                                       100: writes 16 bytes per beat
                                                       101 to 111: reserved.
                                                       The total number of bytes that the DMAC writes
                                                       out of the MFIFO when it executes a DMAST
                                                       instruction is the product of dst_burst_len and
                                                       dst_burst_size. Note: These bits control the state
                                                       of AWSIZE[2:0].
dst_inc                 14      sro,ns   0x0           Programs the burst type that the DMAC performs
                                sraz,n                 when it writes the destination data:
                                snsro                  0: Fixed-address burst. The DMAC signals
                                                       AWBURST[0] Low.
                                                       1: Incrementing-address burst. The DMAC
                                                       signals AWBURST[0] HIgh.
src_cache_ctrl          13:11   sro,ns   0x0           Programs the AXI ARCACHE signals that are
                                sraz,n                 used for DMA reads of the source data (0: Low, 1:
                                snsro                  High):
                                                       Bit [13] programs ARCACHE[2]
                                                       Bit [12] programs ARCACHE[1]
                                                       Bit [11] programs ARCACHE[0]
                                                       Note: The DMAC ties ARCACHE[3] Low. Setting
                                                       ARCACHE[2:1]= b10 violates the AXI protocol.

      Field Name         Bits   Type     Reset Value                        Description
src_prot_ctrl           10:8    sro,ns   dmac0_ns: 0x0   Programs the AXI ARPROT signals that are used
                                sraz,n   dmac0_s: 0x2    for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [10] programs ARPROT[2]
                                                         Bit [9] programs ARPROT[1]
                                                         Bit [8] programs ARPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program ARPROT[1] Low, that is, a secure access.
                                                         If a DMA channel in the Non-secure state
                                                         attempts to set ARPROT[1] Low, the DMA
                                                         channel aborts.
src_burst_len           7:4     sro,ns   0x0             For each burst, these bits program the number of
                                sraz,n                   data transfers that the DMAC performs when it
                                snsro                    reads the source data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARLEN[3:0].
src_burst_size          3:1     sro,ns   0x0             For each beat within a burst, it programs the
                                sraz,n                   number of bytes that the DMAC reads from the
                                snsro                    source:
                                                         000: reads 1 byte per beat
                                                         001: reads 2 bytes per beat
                                                         010: reads 4 bytes per beat
                                                         011: reads 8 bytes per beat
                                                         100: reads 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARSIZE[2:0].
src_inc                 0       sro,ns   0x0             Programs the burst type that the DMAC performs
                                sraz,n                   when it reads the source data:
                                snsro                    0: Fixed-address burst, DMAC signal
                                                         ARBURST[0] driven Low.
                                                         1: Incrementing-address burst, DMAC signal
                                                         ARBURST[0] driven High.

<-----  ------>Register (DMAC*) LC0_5*    
Name                     DMAC_LC0_5_REG
Software Name            XDmaPs_LC0_n_OFFSET(5)
Relative Address         0x000004AC
Absolute Address         dmac0_ns: 0xF80044AC
                         dmac0_s: 0xF80034AC
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 0 DMA Channel 5

        Register DMAC_LC0_5_REG Details

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter zero for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter zero.

<-----  ------>Register (DMAC*) LC1_5*    
Name                     DMAC_LC1_5_REG
Software Name            XDmaPs_LC1_n_OFFSET(5)
Relative Address         0x000004B0
Absolute Address         dmac0_ns: 0xF80044B0
                         dmac0_s: 0xF80034B0
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 1 DMA Channel 5

        Register DMAC_LC1_5_REG Details

      Field Name          Bits     Type     Reset Value                    Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter one for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter one.

<-----  ------>Register (DMAC*) SAR6*    
Name                     DMAC_SAR6_REG
Software Name            XDmaPs_SA_n_OFFSET(6)
Relative Address         0x000004C0
Absolute Address         dmac0_ns: 0xF80044C0
                         dmac0_s: 0xF80034C0
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Source Address DMA Channel 6

        Register DMAC_SAR6_REG Details

      Field Name          Bits     Type     Reset Value                    Description
src_addr                 31:0      sro,ns   0x0           Source data address (physical memory address)
                                   sraz,n                 for DMA channel thread.
                                   snsro

<-----  ------>Register (DMAC*) DAR6*    
Name                     DMAC_DAR6_REG
Software Name            XDmaPs_DA_n_OFFSET(6)
Relative Address         0x000004C4
Absolute Address         dmac0_ns: 0xF80044C4
                         dmac0_s: 0xF80034C4
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Destination Addr DMA Channel 6

        Register DMAC_DAR6_REG Details

      Field Name         Bits     Type     Reset Value                     Description
dest_addr               31:0      sro,ns   0x0           Destination data address (physical memory
                                  sraz,n                 address) for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CCR6*    
Name                    DMAC_CCR6_REG
Software Name           XDmaPs_CC_n_OFFSET(6)
Relative Address        0x000004C8
Absolute Address        dmac0_ns: 0xF80044C8
                        dmac0_s: 0xF80034C8
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00800200
Description             Channel Control DMA Channel 6

        Register DMAC_CCR6_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31        rud      0x0           reserved, read undefined
endian_swap_size        30:28     sro,ns   0x0           Data swap: little-endian and byte-invariant
                                  sraz,n                 big-endian (BE-8) formats.
                                  snsro                  000: No swap, 8-bit data
                                                         001: Swap bytes within 16-bit data
                                                         010: Swap bytes within 32-bit data
                                                         011: Swap bytes within 64-bit data
                                                         100: Swap bytes within 128-bit data
                                                         101 to 111: Reserved
dst_cache_ctrl          27:25     sro,ns   0x0           Programs the AXI AWCACHE signals that are
                                  sraz,n                 used when the DMAC writes to the destination (0:
                                  snsro                  Low, 1: High):
                                                         Bit [27] programs AWCACHE[3]
                                                         Hardwired Low to AWCACHE[2]
                                                         Bit [26] programs AWCACHE[1]
                                                         Bit [25] programs AWCACHE[0]
                                                         Note: Setting AWCACHE[3,1]=b10 violates the
                                                         AXI protocol.

      Field Name         Bits   Type     Reset Value                        Description
dst_prot_ctrl           24:22   sro,ns   dmac0_ns: 0x0   Programs the AWPROT signals that are used
                                sraz,n   dmac0_s: 0x2    when the DMAC writes the destination data (0:
                                snsro                    Low, 1: High):
                                                         Bit [24] programs AWPROT[2]
                                                         Bit [23] programs AWPROT[1]
                                                         Bit [22] programs AWPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program AWPROT[1] Low, that is, a secure
                                                         access. If a DMA channel in the Non-secure state
                                                         attempts to set AWPROT[1] Low, then the DMA
                                                         channel aborts.
dst_burst_len           21:18   sro,ns   0x0             For each burst, these bits program the number of
                                sraz,n                   data transfers that the DMAC performs when it
                                snsro                    writes the destination data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         0010: 3 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size.
                                                         Note: These bits control the state of AWLEN[3:0].
dst_burst_size          17:15   sro,ns   0x0             For each beat within a burst, it programs the
                                sraz,n                   number of bytes that the DMAC writes to the
                                snsro                    destination:
                                                         000: writes 1 byte per beat
                                                         001: writes 2 bytes per beat
                                                         010: writes 4 bytes per beat
                                                         011: writes 8 bytes per beat
                                                         100: writes 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size. Note: These bits control the state
                                                         of AWSIZE[2:0].
dst_inc                 14      sro,ns   0x0             Programs the burst type that the DMAC performs
                                sraz,n                   when it writes the destination data:
                                snsro                    0: Fixed-address burst. The DMAC signals
                                                         AWBURST[0] Low.
                                                         1: Incrementing-address burst. The DMAC
                                                         signals AWBURST[0] HIgh.

      Field Name         Bits   Type     Reset Value                        Description
src_cache_ctrl          13:11   sro,ns   0x0             Programs the AXI ARCACHE signals that are
                                sraz,n                   used for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [13] programs ARCACHE[2]
                                                         Bit [12] programs ARCACHE[1]
                                                         Bit [11] programs ARCACHE[0]
                                                         Note: The DMAC ties ARCACHE[3] Low. Setting
                                                         ARCACHE[2:1]= b10 violates the AXI protocol.
src_prot_ctrl           10:8    sro,ns   dmac0_ns: 0x0   Programs the AXI ARPROT signals that are used
                                sraz,n   dmac0_s: 0x2    for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [10] programs ARPROT[2]
                                                         Bit [9] programs ARPROT[1]
                                                         Bit [8] programs ARPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program ARPROT[1] Low, that is, a secure access.
                                                         If a DMA channel in the Non-secure state
                                                         attempts to set ARPROT[1] Low, the DMA
                                                         channel aborts.
src_burst_len           7:4     sro,ns   0x0             For each burst, these bits program the number of
                                sraz,n                   data transfers that the DMAC performs when it
                                snsro                    reads the source data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARLEN[3:0].

      Field Name          Bits     Type     Reset Value                      Description
src_burst_size           3:1       sro,ns   0x0           For each beat within a burst, it programs the
                                   sraz,n                 number of bytes that the DMAC reads from the
                                   snsro                  source:
                                                          000: reads 1 byte per beat
                                                          001: reads 2 bytes per beat
                                                          010: reads 4 bytes per beat
                                                          011: reads 8 bytes per beat
                                                          100: reads 16 bytes per beat
                                                          101 to 111: reserved.
                                                          The total number of bytes that the DMAC reads
                                                          into the MFIFO when it executes a DMALD
                                                          instruction is the product of src_burst_len and
                                                          src_burst_size. Note: These bits control the state
                                                          of ARSIZE[2:0].
src_inc                  0         sro,ns   0x0           Programs the burst type that the DMAC performs
                                   sraz,n                 when it reads the source data:
                                   snsro                  0: Fixed-address burst, DMAC signal
                                                          ARBURST[0] driven Low.
                                                          1: Incrementing-address burst, DMAC signal
                                                          ARBURST[0] driven High.

<-----  ------>Register (DMAC*) LC0_6*    
Name                     DMAC_LC0_6_REG
Software Name            XDmaPs_LC0_n_OFFSET(6)
Relative Address         0x000004CC
Absolute Address         dmac0_ns: 0xF80044CC
                         dmac0_s: 0xF80034CC
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 0 DMA Channel 6

          Register DMAC_LC0_6_REG Details

      Field Name          Bits     Type     Reset Value                      Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter zero for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter zero.

<-----  ------>Register (DMAC*) LC1_6*    
Name                     DMAC_LC1_6_REG
Software Name            XDmaPs_LC1_n_OFFSET(6)
Relative Address         0x000004D0
Absolute Address         dmac0_ns: 0xF80044D0
                         dmac0_s: 0xF80034D0
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 1 DMA Channel 6

        Register DMAC_LC1_6_REG Details

      Field Name          Bits     Type     Reset Value                    Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter one for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter one.

<-----  ------>Register (DMAC*) SAR7*    
Name                     DMAC_SAR7_REG
Software Name            XDmaPs_SA_n_OFFSET(7)
Relative Address         0x000004E0
Absolute Address         dmac0_ns: 0xF80044E0
                         dmac0_s: 0xF80034E0
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Source Address DMA Channel 7

        Register DMAC_SAR7_REG Details

      Field Name          Bits     Type     Reset Value                    Description
src_addr                 31:0      sro,ns   0x0           Source data address (physical memory address)
                                   sraz,n                 for DMA channel thread.
                                   snsro

<-----  ------>Register (DMAC*) DAR7*    
Name                    DMAC_DAR7_REG
Software Name           XDmaPs_DA_n_OFFSET(7)
Relative Address        0x000004E4
Absolute Address        dmac0_ns: 0xF80044E4
                        dmac0_s: 0xF80034E4
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Destination Addr DMA Channel 7

        Register DMAC_DAR7_REG Details

      Field Name         Bits     Type     Reset Value                    Description
dest_addr               31:0      sro,ns   0x0           Destination data address (physical memory
                                  sraz,n                 address) for DMA channel thread.
                                  snsro

<-----  ------>Register (DMAC*) CCR7*    
Name                    DMAC_CCR7_REG
Software Name           XDmaPs_CC_n_OFFSET(7)
Relative Address        0x000004E8
Absolute Address        dmac0_ns: 0xF80044E8
                        dmac0_s: 0xF80034E8
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00800200
Description             Channel Control DMA Channel 7

        Register DMAC_CCR7_REG Details

      Field Name         Bits   Type     Reset Value                        Description
reserved                31      rud      0x0             reserved, read undefined
endian_swap_size        30:28   sro,ns   0x0             Data swap: little-endian and byte-invariant
                                sraz,n                   big-endian (BE-8) formats.
                                snsro                    000: No swap, 8-bit data
                                                         001: Swap bytes within 16-bit data
                                                         010: Swap bytes within 32-bit data
                                                         011: Swap bytes within 64-bit data
                                                         100: Swap bytes within 128-bit data
                                                         101 to 111: Reserved
dst_cache_ctrl          27:25   sro,ns   0x0             Programs the AXI AWCACHE signals that are
                                sraz,n                   used when the DMAC writes to the destination (0:
                                snsro                    Low, 1: High):
                                                         Bit [27] programs AWCACHE[3]
                                                         Hardwired Low to AWCACHE[2]
                                                         Bit [26] programs AWCACHE[1]
                                                         Bit [25] programs AWCACHE[0]
                                                         Note: Setting AWCACHE[3,1]=b10 violates the
                                                         AXI protocol.
dst_prot_ctrl           24:22   sro,ns   dmac0_ns: 0x0   Programs the AWPROT signals that are used
                                sraz,n   dmac0_s: 0x2    when the DMAC writes the destination data (0:
                                snsro                    Low, 1: High):
                                                         Bit [24] programs AWPROT[2]
                                                         Bit [23] programs AWPROT[1]
                                                         Bit [22] programs AWPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program AWPROT[1] Low, that is, a secure
                                                         access. If a DMA channel in the Non-secure state
                                                         attempts to set AWPROT[1] Low, then the DMA
                                                         channel aborts.
dst_burst_len           21:18   sro,ns   0x0             For each burst, these bits program the number of
                                sraz,n                   data transfers that the DMAC performs when it
                                snsro                    writes the destination data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         0010: 3 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size.
                                                         Note: These bits control the state of AWLEN[3:0].

      Field Name         Bits   Type     Reset Value                        Description
dst_burst_size          17:15   sro,ns   0x0             For each beat within a burst, it programs the
                                sraz,n                   number of bytes that the DMAC writes to the
                                snsro                    destination:
                                                         000: writes 1 byte per beat
                                                         001: writes 2 bytes per beat
                                                         010: writes 4 bytes per beat
                                                         011: writes 8 bytes per beat
                                                         100: writes 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC writes
                                                         out of the MFIFO when it executes a DMAST
                                                         instruction is the product of dst_burst_len and
                                                         dst_burst_size. Note: These bits control the state
                                                         of AWSIZE[2:0].
dst_inc                 14      sro,ns   0x0             Programs the burst type that the DMAC performs
                                sraz,n                   when it writes the destination data:
                                snsro                    0: Fixed-address burst. The DMAC signals
                                                         AWBURST[0] Low.
                                                         1: Incrementing-address burst. The DMAC
                                                         signals AWBURST[0] HIgh.
src_cache_ctrl          13:11   sro,ns   0x0             Programs the AXI ARCACHE signals that are
                                sraz,n                   used for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [13] programs ARCACHE[2]
                                                         Bit [12] programs ARCACHE[1]
                                                         Bit [11] programs ARCACHE[0]
                                                         Note: The DMAC ties ARCACHE[3] Low. Setting
                                                         ARCACHE[2:1]= b10 violates the AXI protocol.
src_prot_ctrl           10:8    sro,ns   dmac0_ns: 0x0   Programs the AXI ARPROT signals that are used
                                sraz,n   dmac0_s: 0x2    for DMA reads of the source data (0: Low, 1:
                                snsro                    High):
                                                         Bit [10] programs ARPROT[2]
                                                         Bit [9] programs ARPROT[1]
                                                         Bit [8] programs ARPROT[0]
                                                         Note: Only DMA channels in the Secure state can
                                                         program ARPROT[1] Low, that is, a secure access.
                                                         If a DMA channel in the Non-secure state
                                                         attempts to set ARPROT[1] Low, the DMA
                                                         channel aborts.

      Field Name         Bits     Type     Reset Value                      Description
src_burst_len           7:4       sro,ns   0x0           For each burst, these bits program the number of
                                  sraz,n                 data transfers that the DMAC performs when it
                                  snsro                  reads the source data:
                                                         0000: 1 data transfer
                                                         0001: 2 data transfers
                                                         ...
                                                         1111: 16 data transfers.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARLEN[3:0].
src_burst_size          3:1       sro,ns   0x0           For each beat within a burst, it programs the
                                  sraz,n                 number of bytes that the DMAC reads from the
                                  snsro                  source:
                                                         000: reads 1 byte per beat
                                                         001: reads 2 bytes per beat
                                                         010: reads 4 bytes per beat
                                                         011: reads 8 bytes per beat
                                                         100: reads 16 bytes per beat
                                                         101 to 111: reserved.
                                                         The total number of bytes that the DMAC reads
                                                         into the MFIFO when it executes a DMALD
                                                         instruction is the product of src_burst_len and
                                                         src_burst_size. Note: These bits control the state
                                                         of ARSIZE[2:0].
src_inc                 0         sro,ns   0x0           Programs the burst type that the DMAC performs
                                  sraz,n                 when it reads the source data:
                                  snsro                  0: Fixed-address burst, DMAC signal
                                                         ARBURST[0] driven Low.
                                                         1: Incrementing-address burst, DMAC signal
                                                         ARBURST[0] driven High.

<-----  ------>Register (DMAC*) LC0_7*    
Name                    DMAC_LC0_7_REG
Software Name           XDmaPs_LC0_n_OFFSET(7)
Relative Address        0x000004EC
Absolute Address        dmac0_ns: 0xF80044EC
                        dmac0_s: 0xF80034EC
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000

Description              Loop Counter 0 DMA Channel 7

        Register DMAC_LC0_7_REG Details

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter zero for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter zero.

<-----  ------>Register (DMAC*) LC1_7*    
Name                     DMAC_LC1_7_REG
Software Name            XDmaPs_LC1_n_OFFSET(7)
Relative Address         0x000004F0
Absolute Address         dmac0_ns: 0xF80044F0
                         dmac0_s: 0xF80034F0
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Loop Counter 1 DMA Channel 7

        Register DMAC_LC1_7_REG Details

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:8      rud      0x0           reserved, read undefined
loop_counter_iteration   7:0       sro,ns   0x0           Provides the status of loop counter one for the
                                   sraz,n                 DMA channel thread. The DMAC updates this
                                   snsro                  register when it executes DMALPEND[S|B], and
                                                          the DMA channel thread is programmed to use
                                                          loop counter one.

                   <-----  ------>Register (DMAC*) DBGSTATUS*

Name                     DMAC_DBGSTATUS_REG
Relative Address         0x00000D00
Absolute Address         dmac0_ns: 0xF8004D00
                         dmac0_s: 0xF8003D00
Width                    32 bits
Access Type              mixed

Reset Value             0x00000000
Description             DMA Manager Execution Status

        Register DMAC_DBGSTATUS_REG Details

      Field Name         Bits     Type     Reset Value                       Description
reserved                31:1      rud      0x0           reserved, read undefined
dbgstatus               0         sro,ns   0x0           The DMA manager Execution/Debug status:
                                  sraz,n                 0: Idle
                                  snsro
                                                         1: Busy.

                   <-----  ------>Register (DMAC*) DBGCMD*

Name                    DMAC_DBGCMD_REG
Relative Address        0x00000D04
Absolute Address        dmac0_ns: 0xF8004D04
                        dmac0_s: 0xF8003D04
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             DMA Manager Instr. Command

        Register DMAC_DBGCMD_REG Details

      Field Name         Bits     Type     Reset Value                       Description
reserved                31:2      rud      0x0           reserved, read undefined
dbgcmd                  1:0       swo,n    0x0           Command the DMA manager to execute the
                                  ssraz,                 instruction defined in the two DBGINST registers.
                                  nsns                   00: execute the instruction.
                                  wo
                                                         others: reserved.

                   <-----  ------>Register (DMAC*) DBGINST0*

Name                    DMAC_DBGINST0_REG
Relative Address        0x00000D08
Absolute Address        dmac0_ns: 0xF8004D08
                        dmac0_s: 0xF8003D08
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000

Description             DMA Manager Instruction Part A

        Register DMAC_DBGINST0_REG Details

      Field Name         Bits     Type     Reset Value                        Description
instruction_byte1       31:24     swo,n    0x0           instruction byte 1
                                  ssraz,
                                  nsns
                                  wo
instruction_byte0       23:16     swo,n    0x0           instruction byte 0
                                  ssraz,
                                  nsns
                                  wo
reserved                15:11     waz      0x0           reserved, write as 0
channel_num             10:8      swo,n    0x0           DMA channel number:
                                  ssraz,                 000: DMA channel 0
                                  nsns
                                                         001: DMA channel 1
                                  wo
                                                         010: DMA channel 2
                                                         ...
                                                         111: DMA channel 7
reserved                7:1       waz      0x0           reserved, write as 0
debug_thread            0         swo,n    0x0           The debug thread encoding is as folLows:
                                  ssraz,                 0: DMA manager thread
                                  nsns
                                                         1: DMA channel.
                                  wo
                                                         Note: When set to 1, the Channel number field
                                                         selects the DMA channel to debug.

                    <-----  ------>Register (DMAC*) DBGINST1*

Name                    DMAC_DBGINST1_REG
Relative Address        0x00000D0C
Absolute Address        dmac0_ns: 0xF8004D0C
                        dmac0_s: 0xF8003D0C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             DMA Manager Instruction Part B

        Register DMAC_DBGINST1_REG Details

      Field Name         Bits     Type     Reset Value                          Description
instruction_byte5       31:24     swo,n    0x0             instruction byte 5
                                  ssraz,
                                  nsns
                                  wo
instruction_byte4       23:16     swo,n    0x0             instruction byte 4
                                  ssraz,
                                  nsns
                                  wo
instruction_byte3       15:8      swo,n    0x0             instruction byte 3
                                  ssraz,
                                  nsns
                                  wo
instruction_byte2       7:0       swo,n    0x0             instruction byte 2
                                  ssraz,
                                  nsns
                                  wo

                    <-----  ------>Register (DMAC*) CR0*

Name                    DMAC_CR0_REG
Relative Address        0x00000E00
Absolute Address        dmac0_ns: 0xF8004E00
                        dmac0_s: 0xF8003E00
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x001E3071
Description             Config. 0: Events, Peripheral Interfaces, PC,
                        Mode

        Register DMAC_CR0_REG Details

      Field Name         Bits     Type     Reset Value                          Description
reserved                31:22     rud      0x0             read undefined
num_events              21:17     sro,ns   dmac0_ns: 0x0   The DMA Controller supports 16 events. This
                                  sraz,n   dmac0_s: 0xF    register always reads 01111 (15d).
                                  snsro
num_periph_req          16:12     sro,ns   dmac0_ns: 0x0   The DMA Controller supports four peripheral
                                  sraz,n   dmac0_s: 0x3    interfaces. This register always reads 00011 (3d).
                                  snsro
reserved                11:7      rud      0x0             read undefined

      Field Name         Bits     Type     Reset Value                        Description
num_chnls               6:4       sro,ns   dmac0_ns: 0x0   The DMA Controller supports eight channel
                                  sraz,n   dmac0_s: 0x7    threads. This register always reads 00111 (7d).
                                  snsro
reserved                3         rud      0x0             read undefined
mgr_ns_at_rst           2         sro,ns   0x0             Indicates the status of the slcr.TZ_DMA_NS bit
                                  sraz,n                   when the DMAC exits from reset:
                                  snsro                    0: TZ_DMA_NS was Low
                                                           1: TZ_DMA_NS was HIgh
boot_en                 1         sro,ns   0x0             Indicates the status of the boot_from_pc signal
                                  sraz,n                   when the DMAC exited from reset:
                                  snsro                    0 = boot_from_pc was LOW
                                                           1 = boot_from_pc was HIGH.
periph_req              0         sro,ns   dmac0_ns: 0x0   The DMAC provides the peripheral request
                                  sraz,n   dmac0_s: 0x1    interfaces.
                                  snsro

                   <-----  ------>Register (DMAC*) CR1*

Name                    DMAC_CR1_REG
Relative Address        0x00000E04
Absolute Address        dmac0_ns: 0xF8004E04
                        dmac0_s: 0xF8003E04
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00000074
Description             Config. 1: Instruction Cache

        Register DMAC_CR1_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:8      rud      0x0             read undefined
num_icache_lines        7:4       sro,ns   dmac0_ns: 0x0   The DMAC iCache has eight lines.
                                  sraz,n   dmac0_s: 0x7
                                  snsro
reserved                3         rud      0x0             read undefined
icache_len              2:0       sro,ns   dmac0_ns: 0x0   The length of an i-cache line is sixteen bytes.
                                  sraz,n   dmac0_s: 0x4
                                  snsro

                   <-----  ------>Register (DMAC*) CR2*

Name                    DMAC_CR2_REG
Relative Address        0x00000E08
Absolute Address        dmac0_ns: 0xF8004E08
                        dmac0_s: 0xF8003E08
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Config. 2: DMA Mgr Boot Addr

        Register DMAC_CR2_REG Details

      Field Name         Bits     Type     Reset Value                       Description
boot_addr               31:0      sro,ns   0x0              The boot address for the DMAC manager is
                                  sraz,n                    hardwired to 0. This is a system memory address.
                                  snsro

                   <-----  ------>Register (DMAC*) CR3*

Name                    DMAC_CR3_REG
Relative Address        0x00000E0C
Absolute Address        dmac0_ns: 0xF8004E0C
                        dmac0_s: 0xF8003E0C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Config. 3: Security state of IRQs

        Register DMAC_CR3_REG Details

      Field Name         Bits     Type     Reset Value                       Description
INS                     31:0      sro,ns   0x0              The value of the slcr.TZ_DMA_IRQ_NS bits
                                  sraz,n                    (boot_irq_ns signals) when the DMAC reset
                                  snsro                     deasserts.
                                                            Reserved

                   <-----  ------>Register (DMAC*) CR4*

Name                    DMAC_CR4_REG
Relative Address        0x00000E10

Absolute Address        dmac0_ns: 0xF8004E10
                        dmac0_s: 0xF8003E10
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Config 4, Security of Periph Interfaces

        Register DMAC_CR4_REG Details

      Field Name         Bits     Type     Reset Value                        Description
PNS                     31:0      sro,ns   0x0             Reflects the slcr.TZ_DMA_PERIPH_NS register
                                  sraz,n                   values for the four peripheral request interfaces
                                  snsro                    when the DMAC is unreset.
                                                           0: Secure state
                                                           1: Non-secure state
                                                           Reserved

<-----  ------>Register (DMAC*) CRD*    
Name                    DMAC_CRD_REG
Software Name           CRDN
Relative Address        0x00000E14
Absolute Address        dmac0_ns: 0xF8004E14
                        dmac0_s: 0xF8003E14
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x07FF7F73
Description             DMA configuration

        Register DMAC_CRD_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:30     rud      0x0             read undefined
data_buffer_dep         29:20     sro,ns   dmac0_ns: 0x0   The MFIFO dept is 128 double words (64-bit).
                                  sraz,n   dmac0_s: 0x7F
                                  snsro
rd_q_dep                19:16     sro,ns   dmac0_ns: 0x0   The depth of the Read Queue is hardwired at 16
                                  sraz,n   dmac0_s: 0xF    lines.
                                  snsro
reserved                15        rud      0x0             read undefined

      Field Name         Bits     Type     Reset Value                        Description
rd_cap                  14:12     sro,ns   dmac0_ns: 0x0   The number of possible outstanding Read
                                  sraz,n   dmac0_s: 0x7    Transactions is hardwired at 8.
                                  snsro
wr_q_dep                11:8      sro,ns   dmac0_ns: 0x0   The depth of the Write Queue is hardwired at 16
                                  sraz,n   dmac0_s: 0xF    lines.
                                  snsro
reserved                7         rud      0x0             read undefined
wr_cap                  6:4       sro,ns   dmac0_ns: 0x0   The number of outstanding Write Transactions is
                                  sraz,n   dmac0_s: 0x7    is hardwired at 8.
                                  snsro
reserved                3         rud      0x0             read undefined
data_width              2:0       sro,ns   dmac0_ns: 0x0   The data width of the AXI master interface 64 bits.
                                  sraz,n   dmac0_s: 0x3
                                  snsro

                   <-----  ------>Register (DMAC*) WD*

Name                    DMAC_WD_REG
Relative Address        0x00000E80
Absolute Address        dmac0_ns: 0xF8004E80
                        dmac0_s: 0xF8003E80
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Watchdog Timer

         Register DMAC_WD_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:1      rud      0x0             read undefined
wd_irq_only             0         sro,ns   0x0             When a lock-up is detected, the DMAC aborts the
                                  sraz,n                   DMA channel thread and asserts the Abort
                                  snsro                    interrupt.

<-----  ------>Register (DMAC*) PERIPH_ID_0*    
Name                    DMAC_PERIPH_ID_0_REG
Software Name           PERIPH_ID_0
Relative Address        0x00000FE0

Absolute Address        dmac0_ns: 0xF8004FE0
                        dmac0_s: 0xF8003FE0
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00000030
Description             Peripheral Idenfication register 0

        Register DMAC_PERIPH_ID_0_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:8      rud      0x0               read undefined
part_number_0           7:0       sro,ns   dmac0_ns: 0x0     returns 0x30
                                  sraz,n   dmac0_s: 0x30
                                  snsro

<-----  ------>Register (DMAC*) PERIPH_ID_1*    
Name                    DMAC_PERIPH_ID_1_REG
Software Name           PERIPH_ID_1
Relative Address        0x00000FE4
Absolute Address        dmac0_ns: 0xF8004FE4
                        dmac0_s: 0xF8003FE4
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00000013
Description             Peripheral Idenfication register 1

        Register DMAC_PERIPH_ID_1_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:8      rud      0x0               read undefined
designer_0              7:4       sro,ns   dmac0_ns: 0x0     returns 0x1
                                  sraz,n   dmac0_s: 0x1
                                  snsro
part_number_1           3:0       sro,ns   dmac0_ns: 0x0     returns 0x3
                                  sraz,n   dmac0_s: 0x3
                                  snsro

<-----  ------>Register (DMAC*) PERIPH_ID_2*    
Name                    DMAC_PERIPH_ID_2_REG
Software Name           PERIPH_ID_2
Relative Address        0x00000FE8
Absolute Address        dmac0_ns: 0xF8004FE8
                        dmac0_s: 0xF8003FE8
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00000024
Description             Peripheral Idenfication register 2

        Register DMAC_PERIPH_ID_2_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:8      rud      0x0               read undefined
revision                7:4       sro,ns   dmac0_ns: 0x0     DMAC IP revision is r1p1.
                                  sraz,n   dmac0_s: 0x2
                                  snsro
designer_1              3:0       sro,ns   dmac0_ns: 0x0     returns 0x4
                                  sraz,n   dmac0_s: 0x4
                                  snsro

<-----  ------>Register (DMAC*) PERIPH_ID_3*    
Name                    DMAC_PERIPH_ID_3_REG
Software Name           PERIPH_ID_3
Relative Address        0x00000FEC
Absolute Address        dmac0_ns: 0xF8004FEC
                        dmac0_s: 0xF8003FEC
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Peripheral Idenfication register 3

        Register DMAC_PERIPH_ID_3_REG Details

      Field Name         Bits     Type     Reset Value                      Description
reserved                31:1      rud      0x0             read undefined
integration_cfg         0         sro,ns   0x0             The DMAC does not contain integration test logic
                                  sraz,n
                                  snsro

<-----  ------>Register (DMAC*) PCELL_ID_0*    
Name                    DMAC_PCELL_ID_0_REG
Software Name           PCELL_ID_0
Relative Address        0x00000FF0
Absolute Address        dmac0_ns: 0xF8004FF0
                        dmac0_s: 0xF8003FF0
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x0000000D
Description             Compontent Idenfication register 0

        Register DMAC_PCELL_ID_0_REG Details

      Field Name         Bits     Type     Reset Value                      Description
reserved                31:8      rud      0x0             read undefined
pcell_id_0              7:0       sro,ns   dmac0_ns: 0x0   returnx 0x0D
                                  sraz,n   dmac0_s: 0xD
                                  snsro

<-----  ------>Register (DMAC*) PCELL_ID_1*    
Name                    DMAC_PCELL_ID_1_REG
Software Name           PCELL_ID_1
Relative Address        0x00000FF4
Absolute Address        dmac0_ns: 0xF8004FF4
                        dmac0_s: 0xF8003FF4
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x000000F0

Description             Compontent Idenfication register 1

        Register DMAC_PCELL_ID_1_REG Details

      Field Name         Bits     Type     Reset Value                      Description
reserved                31:8      rud      0x0             read undefined
pcell_id_1              7:0       sro,ns   dmac0_ns: 0x0   returns 0xF0
                                  sraz,n   dmac0_s: 0xF0
                                  snsro

<-----  ------>Register (DMAC*) PCELL_ID_2*    
Name                    DMAC_PCELL_ID_2_REG
Software Name           PCELL_ID_2
Relative Address        0x00000FF8
Absolute Address        dmac0_ns: 0xF8004FF8
                        dmac0_s: 0xF8003FF8
Width                   32 bits
Access Type             mixed
Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x00000005
Description             Compontent Idenfication register 2

        Register DMAC_PCELL_ID_2_REG Details

      Field Name         Bits     Type     Reset Value                      Description
reserved                31:8      rud      0x0             read undefined
pcell_id_2              7:0       sro,ns   dmac0_ns: 0x0   returns 0x05
                                  sraz,n   dmac0_s: 0x5
                                  snsro

<-----  ------>Register (DMAC*) PCELL_ID_3*    
Name                    DMAC_PCELL_ID_3_REG
Software Name           PCELL_ID_3
Relative Address        0x00000FFC
Absolute Address        dmac0_ns: 0xF8004FFC
                        dmac0_s: 0xF8003FFC
Width                   32 bits
Access Type             mixed

Reset Value             dmac0_ns: 0x00000000
                        dmac0_s: 0x000000B1
Description             Compontent Idenfication register 3

        Register DMAC_PCELL_ID_3_REG Details

      Field Name         Bits   Type     Reset Value                      Description
reserved                31:8    rud      0x0             read undefined
pcell_id_3              7:0     sro,ns   dmac0_ns: 0x0   returns 0xB1
                                sraz,n   dmac0_s: 0xB1
                                snsro

<---- 
<====    ====>B.18 Gigabit Ethernet Controller (GEM)
Module Name             GEM
Base Address            0xE000B000 gem0
                        0xE000C000 gem1
Suffixes                0 1
Description             Gigabit Ethernet Controller
Vendor Info

                 Register Summary

    Register Name         Address       Width    Type       Reset Value            Description
GEM_NET_CTRL_REG                0x00000000      32       mixed   0x00000000   Network Control
GEM_NET_CFG_REG                 0x00000004      32       rw      0x00080000   Network Configuration
GEM_NET_STATUS_REG              0x00000008      32       ro      x            Network Status
GEM_DMA_CFG_REG                 0x00000010      32       mixed   0x00020784   DMA Configuration
GEM_TX_STATUS_REG               0x00000014      32       mixed   0x00000000   Transmit Status
GEM_RX_QBAR_REG                 0x00000018      32       mixed   0x00000000   Receive Buffer Queue Base Address
GEM_TX_QBAR_REG                 0x0000001C      32       mixed   0x00000000   Transmit Buffer Queue Base Address
GEM_RX_STATUS_REG               0x00000020      32       mixed   0x00000000   Receive Status
GEM_INTR_STATUS_REG             0x00000024      32       mixed   0x00000000   Interrupt Status
GEM_INTR_EN_REG                 0x00000028      32       wo      x            Interrupt Enable
GEM_INTR_DIS_REG                0x0000002C      32       wo      x            Interrupt Disable
GEM_INTR_MASK_REG               0x00000030      32       mixed   x            Interrupt Mask Status
GEM_PHY_MAINT_REG               0x00000034      32       rw      0x00000000   PHY Maintenance
GEM_RX_PAUSEQ_REG               0x00000038      32       ro      0x00000000   Received Pause Quantum
GEM_TX_PAUSEQ_REG               0x0000003C      32       rw      0x0000FFFF   Transmit Pause Quantum
GEM_HASH_BOT_REG                0x00000080      32       rw      0x00000000   Hash Register Bottom [31:0]
GEM_HASH_TOP_REG                0x00000084      32       rw      0x00000000   Hash Register Top [63:32]
GEM_SPEC_ADDR1_BOT_REG          0x00000088      32       rw      0x00000000   Specific Address 1 Bottom [31:0]
GEM_SPEC_ADDR1_TOP_REG          0x0000008C      32       mixed   0x00000000   Specific Address 1 Top [47:32]
GEM_SPEC_ADDR2_BOT_REG          0x00000090      32       rw      0x00000000   Specific Address 2 Bottom [31:0]
GEM_SPEC_ADDR2_TOP_REG          0x00000094      32       mixed   0x00000000   Specific Address 2 Top [47:32]
GEM_SPEC_ADDR3_BOT_REG          0x00000098      32       rw      0x00000000   Specific Address 3 Bottom [31:0]
GEM_SPEC_ADDR3_TOP_REG          0x0000009C      32      mixed   0x00000000    Specific Address 3 Top [47:32]
GEM_SPEC_ADDR4_BOT_REG          0x000000A0      32      rw      0x00000000    Specific Address 4 Bottom [31:0]
GEM_SPEC_ADDR4_TOP_REG          0x000000A4      32      mixed   0x00000000    Specific Address 4 Top [47:32]
GEM_TYPE_ID_MATCH1_REG          0x000000A8      32      mixed   0x00000000    Type ID Match 1
GEM_TYPE_ID_MATCH2_REG          0x000000AC      32      mixed   0x00000000    Type ID Match 2
GEM_TYPE_ID_MATCH3_REG          0x000000B0      32      mixed   0x00000000    Type ID Match 3
GEM_TYPE_ID_MATCH4_REG          0x000000B4      32      mixed   0x00000000    Type ID Match 4
GEM_WAKE_ON_LAN_REG             0x000000B8      32      mixed   0x00000000    Wake on LAN Register
GEM_IPG_STRETCH_REG             0x000000BC      32      mixed   0x00000000    IPG stretch register
GEM_STACKED_VLAN_REG            0x000000C0      32      mixed   0x00000000    Stacked VLAN Register
GEM_TX_PFC_PAUSE_REG            0x000000C4      32      mixed   0x00000000    Transmit PFC Pause Register
GEM_SPEC_ADDR1_MASK_BOT_REG     0x000000C8      32      rw      0x00000000    Specific Address Mask 1 Bottom [31:0]
GEM_SPEC_ADDR1_MASK_TOP_REG     0x000000CC      32      mixed   0x00000000    Specific Address Mask 1 Top [47:32]
GEM_MODULE_ID_REG               0x000000FC      32      ro      0x00020118    Module ID
GEM_OCTETS_TX_BOT_REG           0x00000100      32      ro      0x00000000    Octets transmitted [31:0] (in frames without error)
GEM_OCTETS_TX_TOP_REG           0x00000104      32      ro      0x00000000    Octets transmitted [47:32] (in frames without error)
GEM_FRAMES_TX_REG               0x00000108      32      ro      0x00000000    Frames Transmitted
GEM_BROADCAST_FRAMES_TX_REG     0x0000010C      32      ro      0x00000000    Broadcast frames Tx
GEM_MULTI_FRAMES_TX_REG         0x00000110      32      ro      0x00000000    Multicast frames Tx
GEM_PAUSE_FRAMES_TX_REG         0x00000114      32      ro      0x00000000    Pause frames Tx
GEM_FRAMES_64B_TX_REG           0x00000118      32      ro      0x00000000    Frames Tx, 64-byte length
GEM_FRAMES_65TO127B_TX_REG      0x0000011C      32      ro      0x00000000    Frames Tx, 65 to 127-byte length
GEM_FRAMES_128TO255B_TX_REG     0x00000120      32      ro      0x00000000    Frames Tx, 128 to 255-byte length
GEM_FRAMES_256TO511B_TX_REG     0x00000124      32      ro      0x00000000    Frames Tx, 256 to 511-byte length
GEM_FRAMES_512TO1023B_TX_REG    0x00000128      32      ro      0x00000000    Frames Tx, 512 to 1023-byte length
GEM_FRAMES_1024TO1518B_TX_REG   0x0000012C      32      ro      0x00000000    Frame Tx, 1024 to 1518-byte length
GEM_TX_UNDER_RUNS_REG           0x00000134      32      ro      0x00000000    Transmit under runs
GEM_SINGLE_COLLISN_FRAMES_REG   0x00000138      32      ro      0x00000000    Single Collision Frames
GEM_MULTI_COLLISN_FRAMES_REG    0x0000013C      32      ro      0x00000000    Multiple Collision Frames
GEM_EXCESSIVE_COLLISNS_REG      0x00000140      32      ro      0x00000000    Excessive Collisions
GEM_LATE_COLLISNS_REG           0x00000144      32      ro      0x00000000    Late Collisions
GEM_DEFERRED_TX_FRAMES_REG      0x00000148      32      ro      0x00000000    Deferred Transmission Frames
GEM_CARRIER_SENSE_ERRS_REG      0x0000014C      32      ro      0x00000000    Carrier Sense Errors.
GEM_OCTETS_RX_BOT_REG           0x00000150      32      ro      0x00000000    Octets Received [31:0]
GEM_OCTETS_RX_TOP_REG           0x00000154      32      ro      0x00000000    Octets Received [47:32]
GEM_FRAMES_RX_REG               0x00000158      32      ro      0x00000000    Frames Received
GEM_BDCAST_FAMES_RX_REG         0x0000015C      32      ro      0x00000000    Broadcast Frames Rx
GEM_MULTI_FRAMES_RX_REG         0x00000160      32      ro      0x00000000    Multicast Frames Rx
GEM_PAUSE_RX_REG                0x00000164      32      ro      0x00000000    Pause Frames Rx
GEM_FRAMES_64B_RX_REG           0x00000168      32      ro      0x00000000    Frames Rx, 64-byte length
GEM_FRAMES_65TO127B_RX_REG      0x0000016C      32      ro      0x00000000    Frames Rx, 65 to 127-byte length
GEM_FRAMES_128TO255B_RX_REG     0x00000170      32      ro      0x00000000    Frames Rx, 128 to 255-byte length
GEM_FRAMES_256TO511B_RX_REG     0x00000174      32      ro      0x00000000    Frames Rx, 256 to 511-byte length
GEM_FRAMES_512TO1023B_RX_REG    0x00000178      32      ro      0x00000000    Frames Rx, 512 to 1023-byte length
GEM_FRAMES_1024TO1518B_RX_REG   0x0000017C      32      ro      0x00000000    Frames Rx, 1024 to 1518-byte length
GEM_UNDERSZ_RX_REG              0x00000184      32      ro      0x00000000    Undersize frames received
GEM_OVERSZ_RX_REG               0x00000188      32      ro      0x00000000    Oversize frames received
GEM_JAB_RX_REG                  0x0000018C      32      ro      0x00000000    Jabbers received
GEM_FCS_ERRORS_REG              0x00000190      32      ro      0x00000000    Frame check sequence errors
GEM_LENGTH_FIELD_ERRORS_REG     0x00000194      32      ro      0x00000000    Length field frame errors
GEM_RX_SYMBOL_ERRORS_REG        0x00000198      32      ro      0x00000000    Receive symbol errors
GEM_ALIGN_ERRORS_REG            0x0000019C      32      ro      0x00000000    Alignment errors
GEM_RX_RESOURCE_ERRORS_REG      0x000001A0      32      ro      0x00000000    Receive resource errors
GEM_RX_OVERRUN_ERRORS_REG       0x000001A4      32      ro      0x00000000    Receive overrun errors
GEM_IP_HDR_CSUM_ERRORS_REG      0x000001A8      32      ro      0x00000000    IP header checksum errors
GEM_TCP_CSUM_ERRORS_REG         0x000001AC      32      ro      0x00000000    TCP checksum errors
GEM_UDP_CSUM_ERRORS_REG         0x000001B0      32      ro      0x00000000    UDP checksum error
GEM_TIMER_STROBE_S_REG          0x000001C8      32      rw      0x00000000    1588 timer sync strobe seconds
GEM_TIMER_STROBE_NS_REG         0x000001CC      32      mixed   0x00000000    1588 timer sync strobe nanoseconds
GEM_TIMER_S_REG                 0x000001D0      32      rw      0x00000000    1588 timer seconds
GEM_TIMER_NS_REG                0x000001D4      32      mixed   0x00000000    1588 timer nanoseconds
GEM_TIMER_ADJUST_REG            0x000001D8      32      mixed   0x00000000    1588 timer adjust
GEM_TIMER_INCR_REG              0x000001DC      32      mixed   0x00000000    1588 timer increment
GEM_PTP_TX_S_REG                0x000001E0      32      ro      0x00000000    PTP event frame transmitted seconds
GEM_PTP_TX_NS_REG               0x000001E4      32      ro      0x00000000    PTP event frame transmitted nanoseconds
GEM_PTP_RX_S_REG                0x000001E8      32      ro      0x00000000    PTP event frame received seconds
GEM_PTP_RX_NS_REG               0x000001EC      32      ro      0x00000000    PTP event frame received nanoseconds.
GEM_PTP_PEER_TX_S_REG           0x000001F0      32      ro      0x00000000    PTP peer event frame transmitted seconds
GEM_PTP_PEER_TX_NS_REG          0x000001F4      32      ro      0x00000000    PTP peer event frame transmitted nanoseconds
GEM_PTP_PEER_RX_S_REG           0x000001F8      32      ro      0x00000000    PTP peer event frame received seconds
GEM_PTP_PEER_RX_NS_REG          0x000001FC      32      ro      0x00000000    PTP peer event frame received nanoseconds.
GEM_DESIGN_CFG2_REG             0x00000284      32      ro      x             Design Configuration 2
GEM_DESIGN_CFG3_REG             0x00000288      32      ro      0x00000000    Design Configuration 3
GEM_DESIGN_CFG4_REG             0x0000028C      32      ro      0x00000000    Design Configuration 4
GEM_DESIGN_CFG5_REG             0x00000290      32      ro      x             Design Configuration 5

<-----  ------>Register (GEM*) NET_CTRL    
Name                    GEM_NET_CTRL_REG
Software Name           XEMACPS_NWCTRL
Relative Address        0x00000000
Absolute Address        gem0: 0xE000B000
                        gem1: 0xE000C000
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Network Control

           Register GEM_NET_CTRL_REG Details
           The network control register contains general MAC control functions for both receiver and transmitter.

      Field Name            Bits    Type    Reset Value                          Description
reserved                   31:19   ro      0x0              Reserved, read as zero, ignored on write.
flush_next_rx_dpram_       18      wo      0x0              Flush the next packet from the external RX
pkt                                                         DPRAM.
                                                            Writing one to this bit will only have an effect if
                                                            the DMA is not currently writing a packet already
                                                            stored in the DPRAM to memory.
tx_pfc_pri_pri_pause_f     17      wo      0x0              Transmit PFC Priority Based Pause Frame. Takes
rame                                                        the values stored in the Transmit PFC Pause
                                                            Register
en_pfc_pri_pause_rx        16      wo      0x0              Enable PFC Priority Based Pause Reception
                                                            capabilities.
                                                            Setting this bit will enable PFC negotiation and
                                                            recognition of priority based pause frames.
str_rx_timestamp           15      rw      0x0              Store receive time stamp to memory. Setting this
                                                            bit to one will cause the CRC of every received
                                                            frame to be replaced with the value of the
                                                            nanoseconds field of the 1588 timer that was
                                                            captured as the receive frame passed the message
                                                            time stamp point. Set to zero for normal
                                                            operation.
reserved                   14      rw      0x0              Reserved. Do not modify.
reserved                   13      wo      0x0              Reserved. Do not modify.
tx_zeroq_pause_frame       12      wo      0x0              Transmit zero quantum pause frame. Writing one
(ZEROPAUSETX)                                               to this bit causes a pause frame with zero
                                                            quantum to be transmitted.
tx_pause_frame             11      wo      0x0              Transmit pause frame - writing one to this bit
(PAUSETX)                                                   causes a pause frame to be transmitted.

tx_halt                    10      wo      0x0              Transmit halt - writing one to this bit halts
(HALTTX)                                                    transmission as soon as any ongoing frame
                                                            transmission ends.
start_tx                   9       wo      0x0              Start transmission - writing one to this bit starts
(STARTTX)                                                   transmission.

back_pressure              8       rw      0x0              Back pressure - if set in 10M or 100M half duplex
                                                            mode will force collisions on all received frames.
wren_stat_regs             7       rw      0x0              Write enable for statistics registers - setting this bit
(STATWEN)                                                   to one means the statistics registers can be written
                                                            for functional test purposes.
incr_stat_regs             6       wo      0x0              Incremental statistics registers - this bit is write
(STATINC)                                                   only.
                                                            Writing a one increments all the statistics registers
                                                            by one for test purposes.

        Field Name         Bits     Type   Reset Value                       Description
clear_stat_regs           5         wo     0x0           Clear statistics registers - this bit is write only.
(STATCLR)                                                Writing a one clears the statistics registers.
mgmt_port_en              4         rw     0x0           Management port enable - set to one to enable the
(MDEN)                                                   management port. When zero forces mdio to high
                                                         impedance state and mdc low.
tx_en                     3         rw     0x0           Transmit enable - when set, it enables the GEM
(TXEN)                                                   transmitter to send data. When reset transmission
                                                         will stop immediately, the transmit pipeline and
                                                         control registers will be cleared and the transmit
                                                         queue pointer register will reset to point to the
                                                         start of the transmit descriptor list.
rx_en                     2         rw     0x0           Receive enable - when set, it enables the GEM to
(RXEN)                                                   receive data. When reset frame reception will stop
                                                         immediately and the receive pipeline will be
                                                         cleared.
                                                         The receive queue pointer register is unaffected.
loopback_local            1         rw     0x0           Loop back local - asserts the loopback_local signal
(LOOPEN)                                                 to the system clock generator. Also connects txd to
                                                         rxd, tx_en to rx_dv and forces full duplex mode.
                                                         Bit 11 of the network configuration register must
                                                         be set low to disable TBI mode when in internal
                                                         loopback. rx_clk and tx_clk may malfunction as
                                                         the GEM is switched into and out of internal loop
                                                         back. It is important that receive and transmit
                                                         circuits have already been disabled when making
                                                         the switch into and out of internal loop back.
                                                         Local loopback functionality isn't available in the
                                                         EP107 Zynq Emulation Platform, because the
                                                         clocking doesn't map well into an FPGA.
reserved                  0         rw     0x0           Reserved. Do not modify.

<-----  ------>Register (GEM*) NET_CFG    
Name                      GEM_NET_CFG_REG
Software Name             XEMACPS_NWCFG
Relative Address          0x00000004
Absolute Address          gem0: 0xE000B004
                          gem1: 0xE000C004
Width                     32 bits
Access Type               rw
Reset Value               0x00080000
Description               Network Configuration

        Register GEM_NET_CFG_REG Details
        The network configuration register contains functions for setting the mode of operation for the Gigabit
        Ethernet MAC

      Field Name         Bits    Type     Reset Value                        Description
unidir_en               31       rw      0x0             NA.
ignore_ipg_rx_er        30       rw      0x0             Ignore IPG rx_er. When set rx_er has no effect on
                                                         the GEM's operation when rx_dv is low. Set this
                                                         when using the RGMII wrapper in half-duplex
                                                         mode.
rx_bad_preamble         29       rw      0x0             Receive bad preamble. When set frames with
(BADPREAMBEN)                                            non-standard preamble are not rejected.

ipg_stretch_en          28       rw      0x0             IPG stretch enable - when set the transmit IPG can
(IPDSTRETCH)                                             be increased above 96 bit times depending on the
                                                         previous frame length using the IPG stretch
                                                         register.
sgmii_en                27       rw      0x0             SGMII mode enable - changes behavior of the
                                                         auto-negotiation advertisement and link partner
                                                         ability registers to meet the requirements of
                                                         SGMII and reduces the duration of the link timer
                                                         from 10 ms to 1.6 ms
ignore_rx_fcs           26       rw      0x0             Ignore RX FCS - when set frames with FCS/CRC
(FCSIGNORE)                                              errors will not be rejected. FCS error statistics will
                                                         still be collected for frames with bad FCS and FCS
                                                         status will be recorded in frame's DMA
                                                         descriptor.
                                                         For normal operation this bit must be set to zero.
rx_hd_while_tx          25       rw      0x0             Enable frames to be received in half-duplex mode
(HDRXEN)                                                 while transmitting.

rx_chksum_offld_en      24       rw      0x0             Receive checksum offload enable - when set, the
(RXCHKSUMEN)                                             receive checksum engine is enabled. Frames with
                                                         bad IP, TCP or UDP checksums are discarded.
dis_cp_pause_frame      23       rw      0x0             Disable copy of pause frames - set to one to
(PAUSECOPYDI)                                            prevent valid pause frames being copied to
                                                         memory. When set, pause frames are not copied to
                                                         memory regardless of the state of the copy all
                                                         frames bit; whether a hash match is found or
                                                         whether a type ID match is identified. If a
                                                         destination address match is found the pause
                                                         frame will be copied to memory.
                                                         Note that valid pause frames received will still
                                                         increment pause statistics and pause the
                                                         transmission of frames as required.

      Field Name         Bits   Type    Reset Value                      Description
dbus_width              22:21   rw     0x0            Data bus width. Only valid bus widths may be
                                                      written if the system is configured to a maximum
                                                      width less than 128-bits. Zynq defines
                                                      gem_dma_bus_width_def as 2'b00.
                                                      00: 32 bit AMBA AHB data bus width
                                                      01: 64 bit AMBA AHB data bus width
                                                      10: 128 bit AMBA AHB data bus width
                                                      11: 128 bit AMBA AHB data bus width
mdc_clk_div             20:18   rw     0x2            MDC clock division - set according to cpu_1xclk
(MDCCLKDIV)                                           speed.
                                                      These three bits determine the number cpu_1xclk
                                                      will be divided by to generate MDC. For
                                                      conformance with the 802.3 specification, MDC
                                                      must not exceed 2.5 MHz (MDC is only active
                                                      during MDIO read and write operations).
                                                      000: divide cpu_1xclk by 8 (cpu_1xclk up to 20
                                                      MHz)
                                                      001: divide cpu_1xclk by 16 (cpu_1xclk up to 40
                                                      MHz)
                                                      010: divide cpu_1xclk by 32 (cpu_1xclk up to 80
                                                      MHz)
                                                      011: divide cpu_1xclk by 48 (cpu_1xclk up to
                                                      120MHz)
                                                      100: divide cpu_1xclk by 64 (cpu_1xclk up to 160
                                                      MHz)
                                                      101: divide cpu_1xclk by 96 (cpu_1xclk up to 240
                                                      MHz)
                                                      110: divide cpu_1xclk by 128 (cpu_1xclk up to 320
                                                      MHz)
                                                      111: divide cpu_1xclk by 224 (cpu_1xclk up to 540
                                                      MHz)
fcs_remove              17      rw     0x0            FCS remove - setting this bit will cause received
(FCSREM)                                              frames to be written to memory without their
                                                      frame check sequence (last 4 bytes). The frame
                                                      length indicated will be reduced by four bytes in
                                                      this mode.
len_err_frame_disc      16      rw     0x0            Length field error frame discard - setting this bit
(LENGTHERRDSCRD)                                      causes frames with a measured length shorter
                                                      than the extracted length field (as indicated by
                                                      bytes 13 and 14 in a non-VLAN tagged frame) to
                                                      be discarded. This only applies to frames with a
                                                      length field less than 0x0600.
rx_buf_offset           15:14   rw     0x0            Receive buffer offset - indicates the number of
(RXOFFS)                                              bytes by which the received data is offset from the
                                                      start of the receive buffer.

      Field Name         Bits   Type    Reset Value                       Description
pause_en                13      rw     0x0            Pause enable - when set, transmission will pause
(PAUSEEN)                                             if a non zero 802.3 classic pause frame is received
                                                      and PFC has not been negotiated.
retry_test              12      rw     0x0            Retry test - must be set to zero for normal
(RETRYTESTEN)                                         operation.
                                                      If set to one the backoff between collisions will
                                                      always be one slot time. Setting this bit to one
                                                      helps test the too many retries condition. Also
                                                      used in the pause frame tests to reduce the pause
                                                      counter's decrement time from 512 bit times, to
                                                      every rx_clk cycle.
pcs_sel                 11      rw     0x0            NA
                                                      0: GMII/MII interface enabled, TBI disabled
                                                      1: TBI enabled, GMII/MII disabled
gige_en                 10      rw     0x0            Gigabit mode enable - setting this bit configures
(1000)                                                the GEM for 1000 Mbps operation.
                                                      0: 10/100 operation using MII or TBI interface
                                                      1: Gigabit operation using GMII or TBI interface
ext_addr_match_en       9       rw     0x0            External address match enable - when set the
(EXTADDRMATCHEN                                       external address match interface can be used to
)                                                     copy frames to memory.

rx_1536_byte_frames     8       rw     0x0            Receive 1536 byte frames - setting this bit means
(1536RXEN)                                            the GEM will accept frames up to 1536 bytes in
                                                      length. Normally the GEM would reject any
                                                      frame above 1518 bytes.
uni_hash_en             7       rw     0x0            Unicast hash enable - when set, unicast frames
(UCASTHASHEN)                                         will be accepted when the 6 bit hash function of
                                                      the destination address points to a bit that is set in
                                                      the hash register.
multi_hash_en           6       rw     0x0            Multicast hash enable - when set, multicast
(MCASTHASHEN)                                         frames will be accepted when the 6 bit hash
                                                      function of the destination address points to a bit
                                                      that is set in the hash register.
no_broadcast            5       rw     0x0            No broadcast - when set to logic one, frames
(BCASTDI)                                             addressed to the broadcast address of all ones will
                                                      not be accepted.
copy_all                4       rw     0x0            Copy all frames - when set to logic one, all valid
(COPYALLEN)                                           frames will be accepted.

reserved                3       rw     0x0            Reserved. Do not modify.
disc_non_vlan           2       rw     0x0            Discard non-VLAN frames - when set only VLAN
(NVLANDISC)                                           tagged frames will be passed to the address

        Field Name         Bits     Type   Reset Value                       Description
full_duplex               1         rw     0x0           Full duplex - if set to logic one, the transmit block
(FDEN)                                                   ignores the state of collision and carrier sense and
                                                         allows receive while transmitting. Also controls
                                                         the half-duplex pin.
speed                     0         rw     0x0           Speed - set to logic one to indicate 100Mbps
(100)                                                    operation, logic zero for 10Mbps. The value of this
                                                         pin is reflected on the speed_mode[0] output pin.

<-----  ------>Register (GEM*) NET_STATUS    
Name                      GEM_NET_STATUS_REG
Software Name             XEMACPS_NWSR
Relative Address          0x00000008
Absolute Address          gem0: 0xE000B008
                          gem1: 0xE000C008
Width                     32 bits
Access Type               ro
Reset Value               x
Description               Network Status

         Register GEM_NET_STATUS_REG Details
         The network status register returns status information with respect to the PHY management interface.

        Field Name         Bits     Type   Reset Value                       Description
reserved                  31:7      ro     0x0           Reserved, read as zero, ignored on write.
pfc_pri_pause_neg         6         ro     0x0           Set when PFC Priority Based Pause has been
                                                         negotiated.
pcs_autoneg_pause_tx      5         ro     0x0           NA
_res
pcs_autoneg_pause_rx      4         ro     0x0           NA
_res
pcs_autoneg_dup_res       3         ro     0x0           NA
phy_mgmt_idle             2         ro     0x1           The PHY management logic is idle (i.e. has
                                                         completed).
mdio_in_pin_status        1         ro     x             Returns status of the mdio_in pin
(MDIO)
pcs_link_state            0         ro     0x0           NA

<-----  ------>Register (GEM*) DMA_CFG    
Name                    GEM_DMA_CFG_REG
Software Name           XEMACPS_DMACR
Relative Address        0x00000010
Absolute Address        gem0: 0xE000B010
                        gem1: 0xE000C010
Width                   32 bits
Access Type             mixed
Reset Value             0x00020784
Description             DMA Configuration

        Register GEM_DMA_CFG_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:25     ro     0x0           Reserved, read as zero, ignored on write.
disc_when_no_ahb        24        rw     0x0           When set, the GEM DMA will automatically
                                                       discard receive packets from the receiver packet
                                                       buffer memory when no AHB resource is
                                                       available.
                                                       When low, then received packets will remain to be
                                                       stored in the SRAM based packet buffer until
                                                       AHB buffer resource next becomes available.
ahb_mem_rx_buf_size     23:16     rw     0x2           DMA receive buffer size in AHB system memory.
(RXBUF)                                                The value defined by these bits determines the
                                                       size of buffer to use in main AHB system memory
                                                       when writing received data.
                                                       The value is defined in multiples of 64 bytes such
                                                       that a value of 0x01 corresponds to buffers of 64
                                                       bytes, 0x02 corresponds to 128 bytes etc.
                                                       For example:
                                                       0x02: 128 byte
                                                       0x18: 1536 byte (1*max length frame/buffer)
                                                       0xA0: 10240 byte (1*10k jumbo frame/buffer)
                                                       Note that this value should never be written as
                                                       zero.
reserved                15:12     ro     0x0           Reserved, read as zero, ignored on write.

      Field Name         Bits   Type    Reset Value                      Description
csum_gen_offload_en     11      rw     0x0            Transmitter IP, TCP and UDP checksum
(TCPCKSUM)                                            generation offload enable. When set, the
                                                      transmitter checksum generation engine is
                                                      enabled, to calculate and substitute checksums for
                                                      transmit frames. When clear, frame data is
                                                      unaffected.
                                                      If the GEM is not configured to use the DMA
                                                      packet buffer, this bit is not implemented and will
                                                      be treated as reserved, read as zero, ignored on
                                                      write.
                                                      Zynq uses packet buffer.
tx_pktbuf_memsz_sel     10      rw     0x1            Transmitter packet buffer memory size select -
(TXSIZE)                                              Having this bit at zero halves the amount of
                                                      memory used for the transmit packet buffer. This
                                                      reduces the amount of memory used by the GEM.
                                                      It is important to set this bit to one if the full
                                                      configured physical memory is available. The
                                                      value in brackets below represents the size that
                                                      would result for the default maximum configured
                                                      memory size of 4 kB.
                                                      1: Use full configured addressable space (4 kB)
                                                      0: Do not use top address bit (2 kB)
                                                      If the GEM is not configured to use the DMA
                                                      packet buffer, this bit is not implemented and will
                                                      be treated as reserved, read as zero, ignored on
                                                      write. Zynq uses packet buffer.
rx_pktbuf_memsz_sel     9:8     rw     0x3            Receiver packet buffer memory size select -
(RXSIZE)                                              Having these bits at less than 11 reduces the
                                                      amount of memory used for the receive packet
                                                      buffer. This reduces the amount of memory used
                                                      by the GEM. It is important to set these bits both
                                                      to one if the full configured physical memory is
                                                      available. The value in brackets below represents
                                                      the size that would result for the default
                                                      maximum configured memory size of 8 kBs.
                                                      00: Do not use top three address bits (1 kB)
                                                      01: Do not use top two address bits (2 kB)
                                                      10: Do not use top address bit (4 kB)
                                                      11: Use full configured addressable space (8 kB)
                                                      If the controller is not configured to use the DMA
                                                      packet buffer, these bits are not implemented and
                                                      will be treated as reserved, read as zero, ignored
                                                      on write. Zynq uses packet buffer.
ahb_endian_swp_pkt_     7       rw     0x1            AHB endian swap mode enable for packet data
en                                                    accesses - When set, selects swapped endianism
(ENDIAN)                                              for AHB transfers. When clear, selects little endian
                                                      mode.

      Field Name          Bits       Type   Reset Value                      Description
ahb_endian_swp_mgm       6         rw       0x0           AHB endian swap mode enable for management
t_en                                                      descriptor accesses - When set, selects swapped
                                                          endianism for AHB transfers. When clear, selects
                                                          little endian mode.
reserved                 5         rw       0x0           Reserved, read as zero, ignored on write
ahb_fixed_burst_len      4:0       rw       0x4           AHB fixed burst length for DMA data operations
(BLENGTH)                                                 - Selects the burst length to attempt to use on the
                                                          AHB when transferring frame data. Not used for
                                                          DMA management operations and only used
                                                          where space and data size allow. Otherwise
                                                          SINGLE type AHB transfers are used.
                                                          Upper bits become non-writeable if the
                                                          configured DMA TX and RX FIFO sizes are
                                                          smaller than required to support the selected
                                                          burst size.
                                                          One-hot priority encoding enforced automatically
                                                          on register writes as follows, where 'x' represents
                                                          don't care:
                                                          00001: Always use SINGLE AHB bursts
                                                          0001x: Always use SINGLE AHB bursts
                                                          001xx: Attempt to use INCR4 AHB bursts
                                                          (default)
                                                          01xxx: Attempt to use INCR8 AHB bursts
                                                          1xxxx: Attempt to use INCR16 AHB bursts
                                                          others: reserved

<-----  ------>Register (GEM*) TX_STATUS    
Name                     GEM_TX_STATUS_REG
Software Name            XEMACPS_TXSR
Relative Address         0x00000014
Absolute Address         gem0: 0xE000B014
                         gem1: 0xE000C014
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Transmit Status

        Register GEM_TX_STATUS_REG Details
        This register, when read, provides details of the status of a transmit. Once read, individual bits may be
        cleared by writing 1 to them. It is not possible to set a bit to 1 by writing to the register.

        Field Name       Bits   Type    Reset Value                       Description
reserved                31:9    ro     0x0            Reserved, read as zero, ignored on write.
tx_hresp_not_ok          8       wtc    0x0            Hresp not OK - set when the DMA block sees
(HRESPNOK)                                            hresp not OK. Cleared by writing a one to this bit.

late_collision          7       wtc    0x0            Late collision occurred - only set if the condition
                                                      occurs in gigabit mode, as retry is not attempted.
                                                      Cleared by writing a one to this bit.
tx_under_run            6       wtc    0x0            Transmit under run - this bit is set if the
(URUN)                                                transmitter was forced to terminate a frame that it
                                                      had already began transmitting due to further
                                                      data being unavailable.
                                                      This bit is set if a transmitter status write back has
                                                      not completed when another status write back is
                                                      attempted.
                                                      When using the DMA interface configured for
                                                      internal FIFO mode, this bit is also set when the
                                                      transmit DMA has written the SOP data into the
                                                      FIFO and either the AHB bus was not granted in
                                                      time for further data, or because an AHB not OK
                                                      response was returned, or because a used bit was
                                                      read.
                                                      When using the DMA interface configured for
                                                      packet buffer mode, this bit will never be set.
                                                      When using the external FIFO interface, this bit is
                                                      also set when the tx_r_underflow input is
                                                      asserted during a frame transfer. Cleared by
                                                      writing a 1.
tx_complete             5       wtc    0x0            Transmit complete - set when a frame has been
(TXCOMPL)                                             transmitted. Cleared by writing a one to this bit.

tx_corr_ahb_err         4       wtc    0x0            Transmit frame corruption due to AHB error - set
(BUFEXH)                                              if an error occurs whilst midway through reading
                                                      transmit frame from the AHB, including HRESP
                                                      errors and buffers exhausted mid frame (if the
                                                      buffers run out during transmission of a frame
                                                      then transmission stops, FCS shall be bad and
                                                      tx_er asserted).
                                                      Also set in DMA packet buffer mode if single
                                                      frame is too large for configured packet buffer
                                                      memory size.
                                                      Cleared by writing a one to this bit.
tx_go                   3       ro     0x0            Transmit go - if high transmit is active.
(TXGO)                                                When using the exposed FIFO interface, this bit
                                                      represents bit 3 of the network control register.
                                                      When using the DMA interface this bit represents
                                                      the tx_go variable as specified in the transmit
                                                      buffer description.

      Field Name           Bits    Type     Reset Value                        Description
retry_limit_exceeded     2         wtc     0x0              Retry limit exceeded - cleared by writing a one to
(RXOVR)                                                     this bit.

collision                1         wtc     0x0              Collision occurred - set by the assertion of
(FRAMERX)                                                   collision.
                                                            Cleared by writing a one to this bit. When
                                                            operating in 10/100 mode, this status indicates
                                                            either a collision or a late collision. In gigabit
                                                            mode, this status is not set for a late collision.
used_bit_read            0         wtc     0x0              Used bit read - set when a transmit buffer
(USEDREAD)                                                  descriptor is read with its used bit set. Cleared by
                                                            writing a one to this bit.

<-----  ------>Register (GEM*) RX_QBAR    
Name                     GEM_RX_QBAR_REG
Software Name            XEMACPS_RXQBASE
Relative Address         0x00000018
Absolute Address         gem0: 0xE000B018
                         gem1: 0xE000C018
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Receive Buffer Queue Base Address

        Register GEM_RX_QBAR_REG Details
        This register holds the start address of the receive buffer queue (receive buffers descriptor list). The receive
        buffer queue base address must be initialized before receive is enabled through bit 2 of the network control
        register. Once reception is enabled, any write to the receive buffer queue base address register is ignored.
        Reading this register returns the location of the descriptor currently being accessed. This value increments
        as buffers are used. Software should not use this register for determining where to remove received frames
        from the queue as it constantly changes as new frames are received. Software should instead work its way
        through the buffer descriptor queue checking the 'used' bits.
        The descriptors should be aligned at 32-bit boundaries and the descriptors are written to using two
        individual non sequential accesses.

      Field Name           Bits    Type     Reset Value                        Description
rx_q_baseaddr            31:2      rw      0x0              Receive buffer queue base address - written with
                                                            the
                                                            address of the start of the receive queue.
reserved                 1:0       ro      0x0              Reserved, read as 0, ignored on write.

<-----  ------>Register (GEM*) TX_QBAR    
Name                     GEM_TX_QBAR_REG
Software Name            XEMACPS_TXQBASE
Relative Address         0x0000001C
Absolute Address         gem0: 0xE000B01C
                         gem1: 0xE000C01C
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Transmit Buffer Queue Base Address

        Register GEM_TX_QBAR_REG Details
        This register holds the start address of the transmit buffer queue (transmit buffers descriptor list). The
        transmit buffer queue base address register must be initialized before transmit is started through bit 9 of
        the network control register. Once transmission has started, any write to the transmit buffer queue base
        address register is illegal and therefore ignored.
        Note that due to clock boundary synchronization, it takes a maximum of four pclk cycles from the writing
        of the transmit start bit before the transmitter is active. Writing to the transmit buffer queue base address
        register during this time may produce unpredictable results.
        Reading this register returns the location of the descriptor currently being accessed. Since the DMA
        handles two frames at once, this may not necessarily be pointing to the current frame being transmitted.
        The descriptors should be aligned at 32-bit boundaries and the descriptors are read from memory using
        two individual non sequential accesses.

      Field Name          Bits       Type   Reset Value                      Description
tx_q_base_addr           31:2      rw       0x0            Transmit buffer queue base address - written with
                                                           the address of the start of the transmit queue.
reserved                 1:0       ro       0x0            Reserved, read as 0, ignored on write.

<-----  ------>Register (GEM) RX_STATUS*
Name                     GEM_RX_STATUS_REG
Software Name            XEMACPS_RXSR
Relative Address         0x00000020
Absolute Address         gem0: 0xE000B020
                         gem1: 0xE000C020
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Receive Status

        Register GEM_RX_STATUS_REG Details
        When read provides details of the status of a receive. Once read, individual bits may be cleared by writing
        1 to them. It is not possible to set a bit to 1 by writing to the register.

      Field Name          Bits     Type     Reset Value                      Description
reserved                 31:4      ro       0x0           Reserved, read as 0, ignored on write.
rx_hresp_not_ok          3         wtc      0x0           Hresp not OK - set when the DMA block sees
(HRESPNOK)                                                hresp not OK. Cleared by writing a one to this bit.

rx_overrun               2         wtc      0x0           Receive overrun - this bit is set if either the
(RXOVR)                                                   dma RX FIFO or external RX FIFO were
                                                          unable to store the receive frame due to a FIFO
                                                          overflow, or if the receive status, reported by the
                                                          gem_rx module to the gem_dma was not taken at
                                                          end of frame. This bit is also set in DMA packet
                                                          buffer mode if the packet buffer overflows. For
                                                          DMA operation the buffer will be recovered if an
                                                          overrun occurs. This bit is cleared by writing a
                                                          one to it.
frame_recd               1         wtc      0x0           Frame received - one or more frames have been
(FRAMERX)                                                 received and placed in memory. Cleared by
                                                          writing a one to this bit.
buffer_not_avail         0         wtc      0x0           Buffer not available - an attempt was made to get
(BUFFNA)                                                  a new buffer and the pointer indicated that it was
                                                          owned by the processor. The DMA will reread the
                                                          pointer each time an end of frame is received until
                                                          a valid pointer is found. This bit is set following
                                                          each descriptor read attempt that fails, even if
                                                          consecutive pointers are unsuccessful and
                                                          software has in the mean time cleared the status
                                                          flag. Cleared by writing a one to this bit.

<-----  ------>Register (GEM) INTR_STATUS*
Name                     GEM_INTR_STATUS_REG
Software Name            XEMACPS_ISR
Relative Address         0x00000024
Absolute Address         gem0: 0xE000B024
                         gem1: 0xE000C024
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Interrupt Status

           Register GEM_INTR_STATUS_REG Details
           Indicates an interrupt is asserted by the controller and is enabled (unmasked).
           0: not asserted
           1: asserted (if any bit reads as a 1, then the ethernet_int signal will be asserted to the interrupt controller)

      Field Name              Bits    Type     Reset Value                         Description
reserved                     31:27   ro       0x0               Reserved, read as 0, ignored on write.
tsu_sec_incr            26      wtc      0x0               TSU seconds register increment - indicates the
                                                                register has incremented.
pdelay_resp_tx               25      wtc      0x0               PTP pdelay_resp frame transmitted - indicates a
(XEMACPS_IXR_PTPP                                               PTP pdelay_resp frame has been transmitted.
STX)
pdelay_req_tx                24      wtc      0x0               PTP pdelay_req frame transmitted - indicates a
(XEMACPS_IXR_PTPP                                               PTP pdelay_req frame has been transmitted.
DRTX)
pdelay_resp_rx               23      wtc      0x0               PTP pdelay_resp frame received - indicates a PTP
(XEMACPS_IXR_PTPS                                               pdelay_resp frame has been received.
TX)
pdelay_req_rx                22      wtc      0x0               PTP pdelay_req frame received - indicates a PTP
(XEMACPS_IXR_PTP                                                pdelay_req frame has been received.
DRTX)
sync_tx                      21      wtc      0x0               PTP sync frame transmitted - indicates a PTP sync
(XEMACPS_IXR_PTPP                                               frame has been transmitted.
SRX)
delay_req_tx                 20      wtc      0x0               PTP delay_req frame transmitted - indicates a
(XEMACPS_IXR_PTPP                                               PTP delay_req frame has been transmitted.
DRRX)
sync_rx                      19      wtc      0x0               PTP sync frame received - indicates a PTP sync
(XEMACPS_IXR_PTPS                                               frame has been received.
RX)
delay_req_rx                 18      wtc      0x0               PTP delay_req frame received - indicates a PTP
(XEMACPS_IXR_PTP                                                delay_req frame has been received.
DRRX)
partner_pg_rx                17      wtc      0x0               NA
autoneg_complete             16      wtc      0x0               NA
ext_intr                     15      wtc      0x0               External interrupt - set when a rising edge has
                                                                been detected on the ext_interrupt_in input pin.
pause_tx                     14      wtc      0x0               Pause frame transmitted - indicates a pause frame
(XEMACPS_IXR_PAU                                                has been successfully transmitted after being
SETX)                                                           initiated from the network control register or from
                                                                the tx_pause control pin.

      Field Name         Bits   Type     Reset Value                        Description
pause_zero              13      wtc      0x0           Pause time zero - set when either the pause time
(XEMACPS_IXR_PAU                                       register at address 0x38 decrements to zero, or
SEZERO)                                                when a valid pause frame is received with a zero
                                                       pause quantum field.
pause_nonzeroq_rx       12      wtc      0x0           Pause frame with non-zero pause quantum
(XEMACPS_IXR_PAU                                       received - indicates a valid pause has been
SENZERO)                                               received that has a non-zero pause quantum field.

hresp_not_ok            11      wtc      0x0           Hresp not OK - set when the DMA block sees
(XEMACPS_IXR_HRE                                       hresp not OK.
SPNOK)
rx_overrun              10      wtc      0x0           Receive overrun - set when the receive overrun
(XEMACPS_IXR_RXO                                       status bit gets set.
VR)
link_chng               9       wtc      0x0           NA
reserved                8       ro       0x0           Reserved
tx_complete             7       wtc      0x0           Transmit complete - set when a frame has been
(XEMACPS_IXR_TXC                                       transmitted.
OMPL)
tx_corrupt_ahb_err      6       clronr   0x0           Transmit frame corruption due to AHB error - set
(XEMACPS_IXR_TXEX               d                      if an error occurs while midway through reading
H)                                                     transmit frame from the AHB, including HRESP
                                                       errors and buffers exhausted mid frame (if the
                                                       buffers run out during transmission of a frame
                                                       then transmission stops, FCS shall be bad and
                                                       tx_er asserted).
                                                       Also set in DMA packet buffer mode if single
                                                       frame is too large for configured packet buffer
                                                       memory size.
                                                       Cleared on a read.
retry_ex_late_collisn   5       wtc      0x0           Retry limit exceeded or late collision - transmit
(XEMACPS_IXR_RETR                                      error.
Y)                                                     Late collision will only cause this status bit to be
                                                       set in gigabit mode (as a retry is not attempted).
reserved                4       wtc      0x0           Reserved. Do not modify.
tx_used_read            3       wtc      0x0           TX used bit read - set when a transmit buffer
(XEMACPS_IXR_TXUS                                      descriptor is read with its used bit set.
ED)
rx_used_read            2       wtc      0x0           RX used bit read - set when a receive buffer
(XEMACPS_IXR_RXU                                       descriptor is read with its used bit set.
SED)

      Field Name          Bits     Type     Reset Value                     Description
rx_complete              1         wtc      0x0           Receive complete - a frame has been stored in
(XEMACPS_IXR_FRA                                          memory.
MERX)
mgmt_sent                0         wtc      0x0           Management frame sent - the PHY maintenance
(XEMACPS_IXR_MG                                           register has completed its operation.
MNT)

<-----  ------>Register (GEM) INTR_EN*
Name                     GEM_INTR_EN_REG
Software Name            XEMACPS_IER
Relative Address         0x00000028
Absolute Address         gem0: 0xE000B028
                         gem1: 0xE000C028
Width                    32 bits
Access Type              wo
Reset Value              x
Description              Interrupt Enable

        Register GEM_INTR_EN_REG Details
        Enable interrupts by writing a 1 to one or more bits.
        Write a 1 to enable (unmask) the interrupt.
        Writing 0 has no affect on the mask bit.
        When read, this register returns zero. To control interrupt masks and read status, use the interrupt status,
        enable, disable and mask registers together. At reset, all interrupts are disabled (masked).

      Field Name          Bits     Type     Reset Value                     Description
reserved                 31:27     wo       x             Reserved
tsu_sec_incr             26        wo       x              Enable TSU seconds register increment interrupt
pdelay_resp_tx           25        wo       x             Enable PTP pdelay_resp frame transmitted
(XEMACPS_IXR_PTPP                                         interrupt
STX)
pdelay_req_tx            24        wo       x             Enable PTP pdelay_req frame transmitted
(XEMACPS_IXR_PTPP                                         interrupt
DRTX)
pdelay_resp_rx           23        wo       x             Enable PTP pdelay_resp frame received interrupt
(XEMACPS_IXR_PTPS
TX)

      Field Name         Bits   Type    Reset Value                     Description
pdelay_req_rx           22      wo     x              Enable PTP pdelay_req frame received interrupt
(XEMACPS_IXR_PTP
DRTX)
sync_tx                 21      wo     x              Enable PTP sync frame transmitted interrupt
(XEMACPS_IXR_PTPP
SRX)
delay_req_tx            20      wo     x              Enable PTP delay_req frame transmitted
(XEMACPS_IXR_PTPP                                     interrupt
DRRX)
sync_rx                 19      wo     x              Enable PTP sync frame received interrupt
(XEMACPS_IXR_PTPS
RX)
delay_req_rx            18      wo     x              Enable PTP delay_req frame received interrupt
(XEMACPS_IXR_PTP
DRRX)
partner_pg_rx           17      wo     x              NA
autoneg_complete        16      wo     x              NA
ext_intr                15      wo     x              Enable external interrupt
pause_tx                14      wo     x              Enable pause frame transmitted interrupt
(XEMACPS_IXR_PAU
SETX)
pause_zero              13      wo     x              Enable pause time zero interrupt
(XEMACPS_IXR_PAU
SEZERO)
pause_nonzeroq          12      wo     x              Enable pause frame with non-zero pause
(XEMACPS_IXR_PAU                                      quantum interrupt
SENZERO)
hresp_not_ok            11      wo     x              Enable hresp not OK interrupt
(XEMACPS_IXR_HRE
SPNOK)
rx_overrun              10      wo     x              Enable receive overrun interrupt
(XEMACPS_IXR_RXO
VR)
link_chng               9       wo     x              Enable link change interrupt
reserved                8       wo     x              Not used
tx_complete             7       wo     x              Enable transmit complete interrupt
(XEMACPS_IXR_TXC
OMPL)
tx_corrupt_ahb_err      6       wo     x              Enable transmit frame corruption due to AHB
(XEMACPS_IXR_TXEX                                     error interrupt
H)

      Field Name          Bits      Type     Reset Value                      Description
retry_ex_late_collisn    5          wo     x               Enable retry limit exceeded or late collision
(XEMACPS_IXR_RETR                                          interrupt
Y)
tx_underrun              4          wo     x               Enable transmit buffer under run interrupt
(XEMACPS_IXR_URU
N)
tx_used_read             3          wo     x               Enable transmit used bit read interrupt
(XEMACPS_IXR_TXUS
ED)
rx_used_read             2          wo     x               Enable receive used bit read interrupt
(XEMACPS_IXR_RXU
SED)
rx_complete              1          wo     x               Enable receive complete interrupt
(XEMACPS_IXR_FRA
MERX)
mgmt_done                0          wo     x               Enable management done interrupt
(XEMACPS_IXR_MG
MNT)

<-----  ------>Register (GEM) INTR_DIS*
Name                     GEM_INTR_DIS_REG
Software Name            XEMACPS_IDR
Relative Address         0x0000002C
Absolute Address         gem0: 0xE000B02C
                         gem1: 0xE000C02C
Width                    32 bits
Access Type              wo
Reset Value              x
Description              Interrupt Disable

        Register GEM_INTR_DIS_REG Details
        Disable interrupts by applying a mask to one or more bits.
        Write 1 to disable (mask) the interrupt.
        Writing 0 has no affect on the mask bit.
        When read, this register returns zero.

      Field Name         Bits   Type    Reset Value                     Description
reserved                31:27   wo     x              Reserved
tsu_sec_incr            26      wo     x              Disable TSU seconds register increment interrupt
pdelay_resp_tx          25      wo     x              Disable PTP pdelay_resp frame transmitted
(XEMACPS_IXR_PTPP                                     interrupt
STX)
pdelay_req_tx           24      wo     x              Disable PTP pdelay_req frame transmitted
(XEMACPS_IXR_PTPP                                     interrupt
DRTX)
pdelay_resp_rx          23      wo     x              Disable PTP pdelay_resp frame received interrupt
(XEMACPS_IXR_PTPS
TX)
pdelay_req_rx           22      wo     x              Disable PTP pdelay_req frame received interrupt
(XEMACPS_IXR_PTP
DRTX)
sync_tx                 21      wo     x              Disable PTP sync frame transmitted interrupt
(XEMACPS_IXR_PTPP
SRX)
delay_req_tx            20      wo     x              Disable PTP delay_req frame transmitted
(XEMACPS_IXR_PTPP                                     interrupt
DRRX)
sync_rx                 19      wo     x              Disable PTP sync frame received interrupt
(XEMACPS_IXR_PTPS
RX)
delay_req_rx            18      wo     x              Disable PTP delay_req frame received interrupt
(XEMACPS_IXR_PTP
DRRX)
partner_pg_rx           17      wo     x              NA
autoneg_complete        16      wo     x              NA
ext_intr                15      wo     x              Disable external interrupt
pause_tx                14      wo     x              Disable pause frame transmitted interrupt
(XEMACPS_IXR_PAU
SETX)
pause_zero              13      wo     x              Disable pause time zero interrupt
(XEMACPS_IXR_PAU
SEZERO)
pause_nonzeroq          12      wo     x              Disable pause frame with non-zero pause
(XEMACPS_IXR_PAU                                      quantum interrupt
SENZERO)
hresp_not_ok            11      wo     x              Disable hresp not OK interrupt
(XEMACPS_IXR_HRE
SPNOK)

      Field Name         Bits     Type   Reset Value                      Description
rx_overrun              10        wo     x             Disable receive overrun interrupt
(XEMACPS_IXR_RXO
VR)
link_chng               9         wo     x             Disable link change interrupt
reserved                8         wo     x             Not used
tx_complete             7         wo     x             Disable transmit complete interrupt
(XEMACPS_IXR_TXC
OMPL)
tx_corrupt_ahb_err      6         wo     x             Disable transmit frame corruption due to AHB
(XEMACPS_IXR_TXEX                                      error interrupt
H)
retry_ex_late_collisn   5         wo     x             Disable retry limit exceeded or late collision
(XEMACPS_IXR_RETR                                      interrupt
Y)
tx_underrun             4         wo     x             Disable transmit buffer under run interrupt
(XEMACPS_IXR_URU
N)
tx_used_read            3         wo     x             Disable transmit used bit read interrupt
(XEMACPS_IXR_TXUS
ED)
rx_used_read            2         wo     x             Disable receive used bit read interrupt
(XEMACPS_IXR_RXU
SED)
rx_complete             1         wo     x             Disable receive complete interrupt
(XEMACPS_IXR_FRA
MERX)
mgmt_done               0         wo     x             Disable management done interrupt
(XEMACPS_IXR_MG
MNT)

<-----  ------>Register (GEM) INTR_MASK*
Name                    GEM_INTR_MASK_REG
Software Name           XEMACPS_IMR
Relative Address        0x00000030
Absolute Address        gem0: 0xE000B030
                        gem1: 0xE000C030
Width                   32 bits
Access Type             mixed
Reset Value             x

Description                 Interrupt Mask Status

           Register GEM_INTR_MASK_REG Details
           Indicates the mask state of each interrupt.
           0: interrupt non masked (enabled)
           1: interrupt masked (disabled), reset default
           All interrupts are disabled after a module reset. The interrupt masks are individually controlled using the
           write-only interrupt enable and disable registers.
           For test purposes there is a write-only function to the interrupt mask register that allows the bits in the
           interrupt status register to be set or cleared, regardless of the state of the mask register.

      Field Name             Bits    Type      Reset Value                      Description
reserved                    31:26    ro      0x0              Reserved
pdelay_resp_tx              25       ro,wo   x                PTP pdelay_resp frame transmitted mask.
(XEMACPS_IXR_PTPP
STX)
pdelay_req_tx               24       ro,wo   x                PTP pdelay_req frame transmitted mask.
(XEMACPS_IXR_PTPP
DRTX)
pdelay_resp_rx              23       ro,wo   x                PTP pdelay_resp frame received mask.
(XEMACPS_IXR_PTPS
TX)
pdelay_req_rx               22       ro,wo   x                PTP pdelay_req frame received mask.
(XEMACPS_IXR_PTP
DRTX)
sync_tx                     21       ro,wo   x                PTP sync frame transmitted mask.
(XEMACPS_IXR_PTPP
SRX)
delay_req_tx                20       ro,wo   x                PTP delay_req frame transmitted mask.
(XEMACPS_IXR_PTPP
DRRX)
sync_rx                     19       ro,wo   x                PTP sync frame received mask.
(XEMACPS_IXR_PTPS
RX)
delay_req_rx                18       ro,wo   x                PTP delay_req frame received mask.
(XEMACPS_IXR_PTP
DRRX)
partner_pg_rx               17       ro,wo   x                NA
autoneg_complete            16       ro,wo   0x1              NA
ext_intr                    15       ro,wo   0x1              External interrupt mask.

      Field Name         Bits   Type    Reset Value                      Description
pause_tx                14      ro,wo   0x1           Pause frame transmitted interrupt mask.
(XEMACPS_IXR_PAU
SETX)
pause_zero              13      ro,wo   0x1           Pause time zero interrupt mask.
(XEMACPS_IXR_PAU
SEZERO)
pause_nonzeroq          12      ro,wo   0x1           Pause frame with non-zero pause quantum
(XEMACPS_IXR_PAU                                      interrupt mask.
SENZERO)
hresp_not_ok            11      ro,wo   0x1           Hresp not OK interrupt mask.
(XEMACPS_IXR_HRE
SPNOK)
rx_overrun              10      ro,wo   0x1           Receive overrun interrupt mask.
(XEMACPS_IXR_RXO
VR)
link_chng               9       ro,wo   0x1           Link change interrupt mask.
reserved                8       ro,wo   0x1           Not used
tx_complete             7       ro,wo   0x1           Transmit complete interrupt mask.
(XEMACPS_IXR_TXC
OMPL)
tx_corrupt_ahb_err      6       ro,wo   0x1           Transmit frame corruption due to AHB error
(XEMACPS_IXR_TXEX                                     interrupt
H)
retry_ex_late_collisn   5       ro,wo   0x1           Retry limit exceeded or late collision (gigabit
(XEMACPS_IXR_RETR                                     mode only)
Y)
tx_underrun             4       ro,wo   0x1           Transmit buffer under run interrupt mask.
(XEMACPS_IXR_URU
N)
tx_used_read            3       ro,wo   0x1           Transmit used bit read interrupt mask.
(XEMACPS_IXR_TXUS
ED)
rx_used_read            2       ro,wo   0x1           Receive used bit read interrupt mask.
(XEMACPS_IXR_RXU
SED)
rx_complete             1       ro,wo   0x1           Receive complete interrupt mask.
(XEMACPS_IXR_FRA
MERX)
mgmt_done               0       ro,wo   0x1           Management done interrupt mask.
(XEMACPS_IXR_MG
MNT)

<-----  ------>Register (GEM*) PHY_MAINT    
Name                     GEM_PHY_MAINT_REG
Software Name            XEMACPS_PHYMNTNC
Relative Address         0x00000034
Absolute Address         gem0: 0xE000B034
                         gem1: 0xE000C034
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              PHY Maintenance

        Register GEM_PHY_MAINT_REG Details
        The PHY maintenance register is implemented as a shift register. Writing to the register starts a shift
        operation, which is signaled as complete when bit-2 is set in the network status register. It takes about 2000
        pclk cycles to complete, when MDC is set for pclk divide by 32 in the network configuration register. An
        interrupt is generated upon completion. During this time, the MSB of the register is output on the MDIO
        pin and the LSB updated from the MDIO pin with each MDC cycle. This causes transmission of a PHY
        management frame on MDIO. See Section 22.2.4.5 of the IEEE 802.3 standard. Reading during the shift
        operation will return the current contents of the shift register. At the end of management operation, the bits
        will have shifted back to their original locations. For a read operation, the data bits will be updated with
        data read from the PHY. It is important to write the correct values to the register to ensure a valid PHY
        management frame is produced.

       Field Name         Bits     Type    Reset Value                        Description
reserved                 31        rw     0x0              Must be written with 0.
clause_22                30        rw     0x0              Must be written to 1 for Clause 22 operation.
                                                           Check your PHY's spec to see if it is clause 22 or
                                                           clause 45 compliant.
operation                29:28     rw     0x0              Operation. 10 is read. 01 is write.
(OP)
phy_addr                 27:23     rw     0x0              PHY address.
(ADDR)
reg_addr                 22:18     rw     0x0              Register address - specifies the register in the PHY
(REG)                                                      to access.

must_10                  17:16     rw     0x0              Must be written to 10.
data                     15:0      rw     0x0              For a write operation this is written with the data
(DATA)                                                     to be written to the PHY. After a read operation
                                                           this contains the data read from the PHY.

<-----  ------>Register (GEM*) RX_PAUSEQ    
Name                    GEM_RX_PAUSEQ_REG
Software Name           XEMACPS_RXPAUSE
Relative Address        0x00000038
Absolute Address        gem0: 0xE000B038
                        gem1: 0xE000C038
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Received Pause Quantum

        Register GEM_RX_PAUSEQ_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:16     ro     0x0             Reserved, read as 0, ignored on write.
rx_pauseq               15:0      ro     0x0             Received pause quantum - stores the current
                                                         value of the received pause quantum register
                                                         which is decremented every 512 bit times.

<-----  ------>Register (GEM*) TX_PAUSEQ    
Name                    GEM_TX_PAUSEQ_REG
Software Name           XEMACPS_TXPAUSE
Relative Address        0x0000003C
Absolute Address        gem0: 0xE000B03C
                        gem1: 0xE000C03C
Width                   32 bits
Access Type             rw
Reset Value             0x0000FFFF
Description             Transmit Pause Quantum

        Register GEM_TX_PAUSEQ_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:16     rw     0x0             Reserved, read as 0, ignored on write.
tx_pauseq               15:0      rw     0xFFFF          Transmit pause quantum - written with the pause
                                                         quantum value for pause frame transmission.

<-----  ------>Register (GEM*) HASH_BOT*    
Name                     GEM_HASH_BOT_REG
Software Name            XEMACPS_HASHL
Relative Address         0x00000080
Absolute Address         gem0: 0xE000B080
                         gem1: 0xE000C080
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Hash Register Bottom [31:0]

        Register GEM_HASH_BOT_REG Details
        The unicast hash enable and the multicast hash enable bits in the network configuration register enable the
        reception of hash matched frames.

      Field Name          Bits      Type   Reset Value                       Description
VAL                         31:0      rw      0x0            The first 32 bits of the hash address register.

<-----  ------>Register (GEM*) HASH_TOP*
Name                     GEM_HASH_TOP_REG
Software Name            XEMACPS_HASHH
Relative Address         0x00000084
Absolute Address         gem0: 0xE000B084
                         gem1: 0xE000C084
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Hash Register Top [63:32]

        Register GEM_HASH_TOP_REG Details
        The unicast hash enable and the multicast hash enable bits in the network configuration register enable the
        reception of hash matched frames.

      Field Name          Bits      Type   Reset Value                       Description
VAL                         31:0      rw      0x0            The remaining 32 bits of the hash address register.

<-----  ------>Register (GEM*) SPEC_ADDR1_BOT*    
Name                    GEM_SPEC_ADDR1_BOT_REG
Software Name           XEMACPS_LADDR1L
Relative Address        0x00000088
Absolute Address        gem0: 0xE000B088
                        gem1: 0xE000C088
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Specific Address 1 Bottom [31:0]

        Register GEM_SPEC_ADDR1_BOT_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0               Least significant 32 bits of the destination address,
                                                           that is bits 31:0. Bit zero indicates whether the
                                                           address is multicast or unicast and corresponds to
                                                           the least significant bit of the first byte received.

<-----  ------>Register (GEM*) SPEC_ADDR1_TOP*
Name                    GEM_SPEC_ADDR1_TOP_REG
Software Name           XEMACPS_LADDR1H
Relative Address        0x0000008C
Absolute Address        gem0: 0xE000B08C
                        gem1: 0xE000C08C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Specific Address 1 Top [47:32]

        Register GEM_SPEC_ADDR1_TOP_REG Details

      Field Name         Bits     Type    Reset Value                         Description
reserved                31:16     ro     0x0               Reserved, read as 0, ignored on write
VAL                     15:0      rw     0x0               Specific address 1. The most significant bits of the
                                                           destination address, that is bits 47:32.

<-----  ------>Register (GEM*) SPEC_ADDR2_BOT*
Name                    GEM_SPEC_ADDR2_BOT_REG
Software Name           XEMACPS_LADDR2L
Relative Address        0x00000090
Absolute Address        gem0: 0xE000B090
                        gem1: 0xE000C090
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Specific Address 2 Bottom [31:0]

        Register GEM_SPEC_ADDR2_BOT_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0               Least significant 32 bits of the destination address,
                                                           that is bits 31:0. Bit zero indicates whether the
                                                           address is multicast or unicast and corresponds to
                                                           the least significant bit of the first byte received.

<-----  ------>Register (GEM*) SPEC_ADDR2_TOP*
Name                    GEM_SPEC_ADDR2_TOP_REG
Software Name           XEMACPS_LADDR2H
Relative Address        0x00000094
Absolute Address        gem0: 0xE000B094
                        gem1: 0xE000C094
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Specific Address 2 Top [47:32]

        Register GEM_SPEC_ADDR2_TOP_REG Details

      Field Name         Bits     Type    Reset Value                         Description
reserved                31:16     ro     0x0               Reserved, read as 0, ignored on write
VAL                     15:0      rw     0x0               Specific address 2. The most significant bits of the
                                                           destination address, that is bits 47:32.

<-----  ------>Register (GEM*) SPEC_ADDR3_BOT*
Name                    GEM_SPEC_ADDR3_BOT_REG
Software Name           XEMACPS_LADDR3L
Relative Address        0x00000098
Absolute Address        gem0: 0xE000B098
                        gem1: 0xE000C098
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Specific Address 3 Bottom [31:0]

        Register GEM_SPEC_ADDR3_BOT_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0               Least significant 32 bits of the destination address,
                                                           that is bits 31:0. Bit zero indicates whether the
                                                           address is multicast or unicast and corresponds to
                                                           the least significant bit of the first byte received.

<-----  ------>Register (GEM*) SPEC_ADDR3_TOP*
Name                    GEM_SPEC_ADDR3_TOP_REG
Software Name           XEMACPS_LADDR3H
Relative Address        0x0000009C
Absolute Address        gem0: 0xE000B09C
                        gem1: 0xE000C09C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Specific Address 3 Top [47:32]

        Register GEM_SPEC_ADDR3_TOP_REG Details

      Field Name         Bits     Type    Reset Value                         Description
reserved                31:16     ro     0x0               Reserved, read as 0, ignored on write
VAL                     15:0      rw     0x0               Specific address 3. The most significant bits of the
                                                           destination address, that is bits 47:32.

<-----  ------>Register (GEM*) SPEC_ADDR4_BOT*
Name                    GEM_SPEC_ADDR4_BOT_REG
Software Name           XEMACPS_LADDR4L
Relative Address        0x000000A0
Absolute Address        gem0: 0xE000B0A0
                        gem1: 0xE000C0A0
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Specific Address 4 Bottom [31:0]

        Register GEM_SPEC_ADDR4_BOT_REG Details

      Field Name         Bits     Type    Reset Value                         Description
VAL                     31:0      rw     0x0               Least significant 32 bits of the destination address,
                                                           that is bits 31:0. Bit zero indicates whether the
                                                           address is multicast or unicast and corresponds to
                                                           the least significant bit of the first byte received.

<-----  ------>Register (GEM*) SPEC_ADDR4_TOP*
Name                    GEM_SPEC_ADDR4_TOP_REG
Software Name           XEMACPS_LADDR4H
Relative Address        0x000000A4
Absolute Address        gem0: 0xE000B0A4
                        gem1: 0xE000C0A4
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Specific Address 4 Top [47:32]

        Register GEM_SPEC_ADDR4_TOP_REG Details

      Field Name         Bits     Type    Reset Value                         Description
reserved                31:16     ro     0x0               Reserved, read as 0, ignored on write
VAL                     15:0      rw     0x0               Specific address 4. The most significant bits of the
                                                           destination address, that is bits 47:32.

<-----  ------>Register (GEM*) TYPE_ID_MATCH1*
Name                    GEM_TYPE_ID_MATCH1_REG
Software Name           XEMACPS_MATCH1
Relative Address        0x000000A8
Absolute Address        gem0: 0xE000B0A8
                        gem1: 0xE000C0A8
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Type ID Match 1

        Register GEM_TYPE_ID_MATCH1_REG Details

      Field Name         Bits     Type    Reset Value                     Description
copy_en                 31        rw      0x0           Enable copying of type ID match 1 matched
                                                        frames
reserved                30:16     ro      0x0           Reserved, read as 0, ignored on write
type_id_match1          15:0      rw      0x0           Type ID match 1. For use in comparisons with
                                                        received frames type ID/length field.

<-----  ------>Register (GEM*) TYPE_ID_MATCH2*    
Name                    GEM_TYPE_ID_MATCH2_REG
Software Name           XEMACPS_MATCH2
Relative Address        0x000000AC
Absolute Address        gem0: 0xE000B0AC
                        gem1: 0xE000C0AC
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Type ID Match 2

        Register GEM_TYPE_ID_MATCH2_REG Details

      Field Name         Bits     Type    Reset Value                     Description
copy_en                 31        rw      0x0           Enable copying of type ID match 2 matched
                                                        frames
      Field Name         Bits     Type    Reset Value                     Description
reserved                30:16     ro      0x0           Reserved, read as 0, ignored on write
type_id_match2          15:0      rw      0x0           Type ID match 2. For use in comparisons with
                                                        received frames type ID/length field.

<-----  ------>Register (GEM) TYPE_ID_MATCH3*    
Name                    GEM_TYPE_ID_MATCH3_REG
Software Name           XEMACPS_MATCH3
Relative Address        0x000000B0
Absolute Address        gem0: 0xE000B0B0
                        gem1: 0xE000C0B0
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Type ID Match 3

        Register GEM_TYPE_ID_MATCH3_REG Details

      Field Name         Bits     Type    Reset Value                     Description
copy_en                 31        rw      0x0           Enable copying of type ID match 3 matched
                                                        frames
reserved                30:16     ro      0x0           Reserved, read as 0, ignored on write
type_id_match3          15:0      rw      0x0           Type ID match 3. For use in comparisons with
                                                        received frames type ID/length field.

<-----  ------>Register (GEM) TYPE_ID_MATCH4*    
Name                    GEM_TYPE_ID_MATCH4_REG
Software Name           XEMACPS_MATCH4
Relative Address        0x000000B4
Absolute Address        gem0: 0xE000B0B4
                        gem1: 0xE000C0B4
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Type ID Match 4

        Register GEM_TYPE_ID_MATCH4_REG Details

      Field Name         Bits     Type   Reset Value                      Description
copy_en                 31        rw     0x0           Enable copying of type ID match 4 matched
                                                       frames
reserved                30:16     ro     0x0           Reserved, read as 0, ignored on write
type_id_match4          15:0      rw     0x0           Type ID match 4. For use in comparisons with
                                                       received frames type ID/length field.

                   <-----  ------>Register (GEM) WAKE_ON_LAN*

Name                    GEM_WAKE_ON_LAN_REG
Relative Address        0x000000B8
Absolute Address        gem0: 0xE000B0B8
                        gem1: 0xE000C0B8
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Wake on LAN Register

        Register GEM_WAKE_ON_LAN_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:20     ro     0x0           Reserved - read 0, ignored when written
multi_hash_en           19        rw     0x0           Wake on LAN multicast hash event enable. When
                                                       set multicast hash events will cause the wol
                                                       output to be asserted.
spec_addr_reg1_en       18        rw     0x0           Wake on LAN specific address register 1 event
                                                       enable. When set specific address 1 events will
                                                       cause the wol output to be asserted.
arp_req_en              17        rw     0x0           Wake on LAN ARP request event enable. When
                                                       set ARP request events will cause the wol output
                                                       to be asserted.
magic_pkt_en            16        rw     0x0           Wake on LAN magic packet event enable. When
                                                       set magic packet events will cause the wol output
                                                       to be asserted.
arp_req_ip_addr         15:0      rw     0x0           Wake on LAN ARP request IP address. Written to
                                                       define the least significant 16 bits of the target IP
                                                       address that is matched to generate a Wake on
                                                       LAN event. A value of zero will not generate an
                                                       event, even if this is matched by the received
                                                       frame.

<-----  ------>Register (GEM*) IPG_STRETCH    
Name                    GEM_IPG_STRETCH_REG
Software Name           XEMACPS_STRETCH
Relative Address        0x000000BC
Absolute Address        gem0: 0xE000B0BC
                        gem1: 0xE000C0BC
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             IPG stretch register

        Register GEM_IPG_STRETCH_REG Details

      Field Name         Bits     Type    Reset Value                      Description
reserved                31:16     ro     0x0            Reserved, read as 0, ignored on write.
ipg_stretch             15:0      rw     0x0            Bits 7:0 are multiplied with the previously
                                                        transmitted frame length (including preamble)
                                                        bits 15:8 +1 divide the frame length. If the
                                                        resulting number is greater than 96 and bit 28 is
                                                        set in the network configuration register then the
                                                        resulting number is used for the transmit
                                                        inter-packet-gap. 1 is added to bits 15:8 to prevent
                                                        a divide by zero.

                   <-----  ------>Register (GEM*) STACKED_VLAN

Name                    GEM_STACKED_VLAN_REG
Relative Address        0x000000C0
Absolute Address        gem0: 0xE000B0C0
                        gem1: 0xE000C0C0
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Stacked VLAN Register

        Register GEM_STACKED_VLAN_REG Details

      Field Name         Bits     Type    Reset Value                      Description
stacked_vlan_en         31        rw     0x0            Enable Stacked VLAN processing mode

      Field Name         Bits     Type   Reset Value                      Description
reserved                30:16     ro     0x0           Reserved, read as 0, ignored on write.
user_def_vlan_type      15:0      rw     0x0           User defined VLAN_TYPE field. When Stacked
                                                       VLAN is enabled, the first VLAN tag in a received
                                                       frame will only be accepted if the VLAN type field
                                                       is equal to this user defined VLAN_TYPE OR
                                                       equal to the standard VLAN type (0x8100). Note
                                                       that the second VLAN tag of a Stacked VLAN
                                                       packet will only be matched correctly if its
                                                       VLAN_TYPE field equals 0x8100.

                   <-----  ------>Register (GEM*) TX_PFC_PAUSE

Name                    GEM_TX_PFC_PAUSE_REG
Relative Address        0x000000C4
Absolute Address        gem0: 0xE000B0C4
                        gem1: 0xE000C0C4
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Transmit PFC Pause Register

        Register GEM_TX_PFC_PAUSE_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:16     ro     0x0           Reserved, read as 0, ignored on write.
pauseq_sel              15:8      rw     0x0           If bit 17 of the network control register is written
                                                       with a one then for each entry equal to zero in the
                                                       Transmit PFC Pause Register[15:8], the PFC pause
                                                       frame's pause quantum field associated with that
                                                       entry will be taken from the transmit pause
                                                       quantum register. For each entry equal to one in
                                                       the Transmit PFC Pause Register [15:8], the pause
                                                       quantum associated with that entry will be zero.
pri_en_vec_val          7:0       rw     0x0           If bit 17 of the network control register is written
                                                       with a one then the priority enable vector of the
                                                       PFC priority based pause frame will be set equal
                                                       to the value stored in this register [7:0].

                   <-----  ------>Register (GEM*) SPEC_ADDR1_MASK_BOT

Name                    GEM_SPEC_ADDR1_MASK_BOT_REG
Relative Address        0x000000C8

Absolute Address        gem0: 0xE000B0C8
                        gem1: 0xE000C0C8
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Specific Address Mask 1 Bottom [31:0]

        Register GEM_SPEC_ADDR1_MASK_BOT_REG Details

      Field Name         Bits     Type   Reset Value                        Description
mask_bits_bot           31:0      rw     0x0             Setting a bit to one masks the corresponding bit in
                                                         the specific address 1 register

                   <-----  ------>Register (GEM*) SPEC_ADDR1_MASK_TOP

Name                    GEM_SPEC_ADDR1_MASK_TOP_REG
Relative Address        0x000000CC
Absolute Address        gem0: 0xE000B0CC
                        gem1: 0xE000C0CC
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Specific Address Mask 1 Top [47:32]

        Register GEM_SPEC_ADDR1_MASK_TOP_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:16     ro     0x0             Reserved, read as 0, ignored on write.
mask_bits_top           15:0      rw     0x0             Setting a bit to one masks the corresponding bit in
                                                         the specific address 1 register

                   <-----  ------>Register (GEM*) MODULE_ID

Name                    GEM_MODULE_ID_REG
Relative Address        0x000000FC
Absolute Address        gem0: 0xE000B0FC
                        gem1: 0xE000C0FC
Width                   32 bits
Access Type             ro

Reset Value               0x00020118
Description               Module ID

        Register GEM_MODULE_ID_REG Details
        This register indicates a Cadence module identification number and module revision. The value of this
        register is read only as defined by `gem_revision_reg_value. With GEM p23, it is 0x00020118.

      Field Name           Bits     Type     Reset Value                         Description
module_id                 31:16     ro      0x2               Module identification number - for the GEM, this
                                                              value is fixed at 0x0002.
module_rev                15:0      ro      0x118             Module revision - fixed byte value specific to the
                                                              revision of the design which is incremented after
                                                              each release of the IP. Corresponds to Zynq
                                                              having GEM p23.

<-----  ------>Register (GEM*) OCTETS_TX_BOT    
Name                      GEM_OCTETS_TX_BOT_REG
Software Name             XEMACPS_OCTTXL
Relative Address          0x00000100
Absolute Address          gem0: 0xE000B100
                          gem1: 0xE000C100
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Octets transmitted [31:0] (in frames without error)

        Register GEM_OCTETS_TX_BOT_REG Details
        Bits 31:0 should be read prior to bits 47:32 to ensure reliable operation. In statistics register block. Is reset to
        zero on a read and stick at all ones when it counts to its maximum value. It should be read frequently
        enough to prevent loss of data.
        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.
        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type     Reset Value                         Description
octets_tx_bot             31:0      ro      0x0               Transmitted octets in frame without errors [31:0].
                                                              The number of octets transmitted in valid frames
                                                              of any type. This counter is 48-bits, and is read
                                                              through two registers. This count does not
                                                              include octets from automatically generated
                                                              pause frames.

<-----  ------>Register (GEM*) OCTETS_TX_TOP    
Name                      GEM_OCTETS_TX_TOP_REG
Software Name             XEMACPS_OCTTXH
Relative Address          0x00000104
Absolute Address          gem0: 0xE000B104
                          gem1: 0xE000C104
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Octets transmitted [47:32] (in frames without error)

        Register GEM_OCTETS_TX_TOP_REG Details
        Bits 31:0 should be read prior to bits 47:32 to ensure reliable operation. In statistics register block. Is reset to
        zero on a read and stick at all ones when it counts to its maximum value. It should be read frequently
        enough to prevent loss of data.
        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.
        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type     Reset Value                         Description
reserved                  31:16     ro      0x0               Reserved, read as 0, ignored on write.
octets_tx_top             15:0      ro      0x0               Transmitted octets in frame without errors [47:32].
                                                              The number of octets transmitted in valid frames
                                                              of any type. This counter is 48-bits, and is read
                                                              through two registers. This count does not
                                                              include octets from automatically generated
                                                              pause frames.

<-----  ------>Register (GEM*) FRAMES_TX*
Name                      GEM_FRAMES_TX_REG
Software Name             XEMACPS_TXCNT
Relative Address          0x00000108
Absolute Address          gem0: 0xE000B108
                          gem1: 0xE000C108
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Frames Transmitted

        Register GEM_FRAMES_TX_REG Details
        Statistical counter for Frames transmitted without an error and exclude pause frames.
        NOTES for ALL Statistical registers for Frames Transferred:
        The a statistical counter is read by software, it is cleared to zero by the hardware. When a counter reaches
        its maximum value, it stops counting and is read with all 1s. The statistical counters must be read
        frequently enough if data loss is to be prevented.
        For test purposes, all of the statistical counters may be written to (not just read) by setting bit 7
        (wren_stat_regs) in the network control register. Also for test purposes, all of the statistical counters can be
        incremented (by one) by writing a 1 to bit 6 (incr_stat_regs) of the network control register.

      Field Name           Bits    Type     Reset Value                        Description
VAL                      31:0      ro      0x0              Frames transmitted without error. A 32 bit
                                                            register counting the number of frames
                                                            successfully transmitted, i.e., no under run and
                                                            not too many retries. Excludes pause frames.

<-----  ------>Register (GEM*) BROADCAST_FRAMES_TX*    
Name                     GEM_BROADCAST_FRAMES_TX_REG
Software Name            XEMACPS_TXBCCNT
Relative Address         0x0000010C
Absolute Address         gem0: 0xE000B10C
                         gem1: 0xE000C10C
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Broadcast frames Tx

        Register GEM_BROADCAST_FRAMES_TX_REG Details
        Statistical counter for Broadcast Frames transmitted without an error and exclude pause frames. Refer to
        the FRAMES_TX register for additional information.

      Field Name           Bits    Type     Reset Value                        Description
VAL                      31:0      ro      0x0              Broadcast frames transmitted without error. A 32
                                                            bit register counting the number of broadcast
                                                            frames successfully transmitted without error, i.e.,
                                                            no under run and not too many retries. Excludes
                                                            pause frames.

<-----  ------>Register (GEM*) MULTI_FRAMES_TX*
Name                     GEM_MULTI_FRAMES_TX_REG
Software Name            XEMACPS_TXMCCNT
Relative Address         0x00000110
Absolute Address         gem0: 0xE000B110
                         gem1: 0xE000C110
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Multicast frames Tx

        Register GEM_MULTI_FRAMES_TX_REG Details
        Statistical counter for Multicast Frames transmitted without an error and exclude pause frames. Refer to
        the FRAMES_TX register for additional information.

      Field Name          Bits     Type    Reset Value                      Description
VAL                      31:0      ro      0x0           Multicast frames transmitted without error. A 32
                                                         bit register counting the number of multicast
                                                         frames successfully transmitted without error, i.e.,
                                                         no under run and not too many retries. Excludes
                                                         pause frames.

<-----  ------>Register (GEM*) PAUSE_FRAMES_TX    
Name                     GEM_PAUSE_FRAMES_TX_REG
Software Name            XEMACPS_TXPAUSECNT
Relative Address         0x00000114
Absolute Address         gem0: 0xE000B114
                         gem1: 0xE000C114
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Pause frames Tx

        Register GEM_PAUSE_FRAMES_TX_REG Details
        Statistical counter for Pause Frames transmitted without an error and not sent through the FIFO interface.
        Refer to the FRAMES_TX register for additional information.

      Field Name          Bits     Type    Reset Value                      Description
reserved                 31:16     ro     0x0             Reserved, read as 0, ignored on write.
pause_frames_tx          15:0      ro     0x0             Transmitted pause frames - a 16 bit register
                                                          counting the number of pause frames
                                                          transmitted. Only pause frames triggered by the
                                                          register interface or through the external pause
                                                          pins are counted as pause frames. Pause frames
                                                          received through the external FIFO interface are
                                                          counted in the frames transmitted counter.

<-----  ------>Register (GEM*) FRAMES_64B_TX*
Name                     GEM_FRAMES_64B_TX_REG
Software Name            XEMACPS_TX64CNT
Relative Address         0x00000118
Absolute Address         gem0: 0xE000B118
                         gem1: 0xE000C118
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Tx, 64-byte length

        Register GEM_FRAMES_64B_TX_REG Details
        Statistical counter of frames of 64 bytes that are transmitted without error. Does not include pause frames.
        Refer to the FRAMES_TX register for additional information.

      Field Name          Bits     Type    Reset Value                      Description
VAL                      31:0      ro     0x0             64 byte frames transmitted without error. A 32 bit
                                                          register counting the number of 64 byte frames
                                                          successfully transmitted without error, i.e., no
                                                          under run and not too many retries. Excludes
                                                          pause frames.

<-----  ------>Register (GEM*) FRAMES_65TO127B_TX*    
Name                     GEM_FRAMES_65TO127B_TX_REG
Software Name            XEMACPS_TX65CNT
Relative Address         0x0000011C
Absolute Address         gem0: 0xE000B11C
                         gem1: 0xE000C11C
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Tx, 65 to 127-byte length

        Register GEM_FRAMES_65TO127B_TX_REG Details
        Statistical counter of frames of 65 to 127 bytes that are transmitted without error. Does not include pause
        frames. Refer to the FRAMES_TX register for additional information.

      Field Name          Bits     Type    Reset Value                          Description
VAL                      31:0      ro     0x0                65 to127 byte frames transmitted without error. A
                                                             32 bit register counting the number of 65 to127
                                                             byte frames successfully transmitted without
                                                             error, i.e., no under run and not too many retries.

<-----  ------>Register (GEM*) FRAMES_128TO255B_TX*
Name                     GEM_FRAMES_128TO255B_TX_REG
Software Name            XEMACPS_TX128CNT
Relative Address         0x00000120
Absolute Address         gem0: 0xE000B120
                         gem1: 0xE000C120
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Tx, 128 to 255-byte length

        Register GEM_FRAMES_128TO255B_TX_REG Details
        Statistical counter of frames of 128 to 255 bytes that are transmitted without error. Does not include pause
        frames. Refer to the FRAMES_TX register for additional information.

      Field Name          Bits     Type    Reset Value                          Description
VAL                      31:0      ro     0x0                128 to 255 byte frames transmitted without error.
                                                             A 32 bit register counting the number of 128 to 255
                                                             byte frames successfully transmitted without
                                                             error, i.e., no under run and not too many retries.

<-----  ------>Register (GEM*) FRAMES_256TO511B_TX*    
Name                     GEM_FRAMES_256TO511B_TX_REG
Software Name            XEMACPS_TX256CNT
Relative Address         0x00000124
Absolute Address         gem0: 0xE000B124
                         gem1: 0xE000C124
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Tx, 256 to 511-byte length

        Register GEM_FRAMES_256TO511B_TX_REG Details
        Statistical counter of frames of 256 to 511 bytes that are transmitted without error. Does not include pause
        frames. Refer to the FRAMES_TX register for additional information.

      Field Name          Bits     Type    Reset Value                          Description
VAL                      31:0      ro     0x0                256 to 511 byte frames transmitted without error.
                                                             A 32 bit register counting the number of 256 to 511
                                                             byte frames successfully transmitted without
                                                             error, i.e., no under run and not too many retries.

<-----  ------>Register (GEM*) FRAMES_512TO1023B_TX*    
Name                     GEM_FRAMES_512TO1023B_TX_REG
Software Name            XEMACPS_TX512CNT
Relative Address         0x00000128
Absolute Address         gem0: 0xE000B128
                         gem1: 0xE000C128
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Tx, 512 to 1023-byte length

        Register GEM_FRAMES_512TO1023B_TX_REG Details
        Statistical counter of frames of 512 to 1023 bytes that are transmitted without error. Does not include pause
        frames. Refer to the FRAMES_TX register for additional information.

      Field Name          Bits     Type    Reset Value                          Description
VAL                      31:0      ro     0x0                512 to 1023 byte frames transmitted without error.
                                                             A 32 bit register counting the number of 512 to
                                                             1023 byte frames successfully transmitted
                                                             without error, i.e., no under run and not too many
                                                             retries.

<-----  ------>Register (GEM*) FRAMES_1024TO1518B_TX*    
Name                      GEM_FRAMES_1024TO1518B_TX_REG
Software Name            XEMACPS_TX1024CNT
Relative Address          0x0000012C
Absolute Address         gem0: 0xE000B12C
                          gem1: 0xE000C12C
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Frame Tx, 1024 to 1518-byte length

        Register GEM_FRAMES_1024TO1518B_TX_REG Details
        Statistical counter of frames of1024 to 1518 bytes that are transmitted without error. Does not include pause
        frames. Refer to the FRAMES_TX register for additional information.

      Field Name           Bits     Type    Reset Value                        Description
VAL                       31:0      ro     0x0              1024 to 1518 byte frames transmitted without
                                                            error. A 32 bit register counting the number of
                                                            1024 to 1518 byte frames successfully transmitted
                                                            without error, i.e., no under run and not too many
                                                            retries.

<-----  ------>Register (GEM*) TX_UNDER_RUNS    
Name                      GEM_TX_UNDER_RUNS_REG
Software Name            XEMACPS_TXURUNCNT
Relative Address          0x00000134
Absolute Address         gem0: 0xE000B134
                          gem1: 0xE000C134
Width                     32 bits
Access Type              ro
Reset Value               0x00000000
Description               Transmit under runs

        Register GEM_TX_UNDER_RUNS_REG Details
        In statistics register block. Is reset to zero on a read and stick at all ones when it counts to its maximum
        value. It should be read frequently enough to prevent loss of data.
        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.

        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type    Reset Value                          Description
reserved                 31:10      ro     0x0              Reserved, read as 0, ignored on write.
tx_under_runs             9:0       ro     0x0              Transmit under runs - a 10 bit register counting
                                                            the number of frames not transmitted due to a
                                                            transmit under run. If this register is incremented
                                                            then no other statistics register is incremented.

<-----  ------>Register (GEM*) SINGLE_COLLISN_FRAMES    
Name                      GEM_SINGLE_COLLISN_FRAMES_REG
Software Name             XEMACPS_SNGLCOLLCNT
Relative Address          0x00000138
Absolute Address         gem0: 0xE000B138
                          gem1: 0xE000C138
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Single Collision Frames

        Register GEM_SINGLE_COLLISN_FRAMES_REG Details
        In statistics register block. Is reset to zero on a read and sticks at all ones when it counts to its maximum
        value. It should be read frequently enough to prevent loss of data.
        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.
        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type    Reset Value                          Description
reserved                 31:18      ro     0x0              Reserved, read as 0, ignored on write.
single_collisn            17:0      ro     0x0              Single collision frames - an 18 bit register counting
                                                            the number of frames experiencing a single
                                                            collision before being successfully transmitted,
                                                            i.e. no under run.

<-----  ------>Register (GEM*) MULTI_COLLISN_FRAMES    
Name                      GEM_MULTI_COLLISN_FRAMES_REG
Software Name            XEMACPS_MULTICOLLCNT
Relative Address          0x0000013C

Absolute Address         gem0: 0xE000B13C
                          gem1: 0xE000C13C
Width                     32 bits
Access Type              ro
Reset Value               0x00000000
Description               Multiple Collision Frames

        Register GEM_MULTI_COLLISN_FRAMES_REG Details
        In statistics register block. Is reset to zero on a read and sticks at all ones when it counts to its maximum
        value. It should be read frequently enough to prevent loss of data.
        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.
        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type       Reset Value                       Description
reserved                 31:18      ro     0x0               Reserved, read as 0, ignored on write.
multi_collisn             17:0      ro     0x0               Multiple collision frames - an 18 bit register
                                                             counting the number of frames experiencing
                                                             between two and fifteen collisions prior to being
                                                             successfully transmitted, i.e., no under run and
                                                             not too many retries.

<-----  ------>Register (GEM*) EXCESSIVE_COLLISNS    
Name                      GEM_EXCESSIVE_COLLISNS_REG
Software Name            XEMACPS_EXCESSCOLLCNT
Relative Address          0x00000140
Absolute Address         gem0: 0xE000B140
                          gem1: 0xE000C140
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Excessive Collisions

        Register GEM_EXCESSIVE_COLLISNS_REG Details
        In statistics register block. Is reset to zero on a read and sticks at all ones when it counts to its maximum
        value. It should be read frequently enough to prevent loss of data.
        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.

        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type    Reset Value                          Description
reserved                  31:10     ro      0x0             Reserved, read as 0, ignored on write.
excessive_collisns        9:0       ro      0x0             Excessive collisions - a 10 bit register counting the
                                                            number of frames that failed to be transmitted
                                                            because they experienced 16 collisions.

<-----  ------>Register (GEM*) LATE_COLLISNS    
Name                      GEM_LATE_COLLISNS_REG
Software Name             XEMACPS_LATECOLLCNT
Relative Address          0x00000144
Absolute Address          gem0: 0xE000B144
                          gem1: 0xE000C144
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Late Collisions

        Register GEM_LATE_COLLISNS_REG Details
        In statistics register block. Is reset to zero on a read and sticks at all ones when it counts to its maximum
        value. It should be read frequently enough to prevent loss of data.
        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.
        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type    Reset Value                          Description
reserved                  31:10     ro      0x0             Reserved, read as 0, ignored on write.
late_collisns             9:0       ro      0x0             Late collisions - a 10 bit register counting the
                                                            number of late collision occurring after the slot
                                                            time (512 bits) has expired. In 10/100 mode, late
                                                            collisions are counted twice i.e., both as a collision
                                                            and a late collision. In gigabit mode, a late
                                                            collision causes the transmission to be aborted,
                                                            thus the single and multi collision registers are not
                                                            updated.

<-----  ------>Register (GEM*) DEFERRED_TX_FRAMES    
Name                      GEM_DEFERRED_TX_FRAMES_REG
Software Name             XEMACPS_TXDEFERCNT

Relative Address          0x00000148
Absolute Address         gem0: 0xE000B148
                          gem1: 0xE000C148
Width                     32 bits
Access Type              ro
Reset Value               0x00000000
Description               Deferred Transmission Frames

        Register GEM_DEFERRED_TX_FRAMES_REG Details
        In statistics register block. Is reset to zero on a read and stick at all ones when it counts to its maximum
        value. It should be read frequently enough to prevent loss of data.
        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.
        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type       Reset Value                       Description
reserved                 31:18      ro     0x0               Reserved, read as 0, ignored on write.
deferred_tx               17:0      ro     0x0               Deferred transmission frames - an 18 bit register
                                                             counting the number of frames experiencing
                                                             deferral due to carrier sense being active on their
                                                             first attempt at transmission. Frames involved in
                                                             any collision are not counted nor are frames that
                                                             experienced a transmit under run.

<-----  ------>Register (GEM*) CARRIER_SENSE_ERRS    
Name                      GEM_CARRIER_SENSE_ERRS_REG
Software Name            XEMACPS_TXCSENSECNT
Relative Address          0x0000014C
Absolute Address         gem0: 0xE000B14C
                          gem1: 0xE000C14C
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Carrier Sense Errors.

        Register GEM_CARRIER_SENSE_ERRS_REG Details
        In statistics register block. Is reset to zero on a read and sticks at all ones when it counts to its maximum
        value. It should be read frequently enough to prevent loss of data.

        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.
        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type     Reset Value                         Description
reserved                  31:10     ro      0x0               Reserved, read as 0, ignored on write.
carrier_sense_errs        9:0       ro      0x0               Carrier sense errors - a 10 bit register counting the
                                                              number of frames transmitted where carrier sense
                                                              was not seen during transmission or where carrier
                                                              sense was deasserted after being asserted in a
                                                              transmit frame without collision (no under run).
                                                              Only incremented in half duplex mode. The only
                                                              effect of a carrier sense error is to increment this
                                                              register. The behavior of the other statistics
                                                              registers is unaffected by the detection of a carrier
                                                              sense error.

<-----  ------>Register (GEM*) OCTETS_RX_BOT    
Name                      GEM_OCTETS_RX_BOT_REG
Software Name             XEMACPS_OCTRXL
Relative Address          0x00000150
Absolute Address          gem0: 0xE000B150
                          gem1: 0xE000C150
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Octets Received [31:0]

        Register GEM_OCTETS_RX_BOT_REG Details
        Bits 31:0 should be read prior to bits 47:32 to ensure reliable operation. In statistics register block. Is reset to
        zero on a read and sticks at all ones when it counts to its maximum value. It should be read frequently
        enough to prevent loss of data.
        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.
        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type     Reset Value                         Description
octets_rx_bot             31:0      ro      0x0               Received octets in frame without errors [31:0]. The
                                                              number of octets received in valid frames of any
                                                              type. This counter is 48-bits and is read through
                                                              two registers. This count does not include octets
                                                              from pause frames, and is only incremented if the
                                                              frame is successfully filtered and copied to
                                                              memory.

<-----  ------>Register (GEM*) OCTETS_RX_TOP    
Name                      GEM_OCTETS_RX_TOP_REG
Software Name             XEMACPS_OCTRXH
Relative Address          0x00000154
Absolute Address          gem0: 0xE000B154
                          gem1: 0xE000C154
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Octets Received [47:32]

        Register GEM_OCTETS_RX_TOP_REG Details
        Bits 31:0 should be read prior to bits 47:32 to ensure reliable operation. In statistics register block. Is reset to
        zero on a read and sticks at all ones when it counts to its maximum value. It should be read frequently
        enough to prevent loss of data.
        For test purposes, it may be written by setting bit 7 (Write Enable) in the network control register. Setting
        bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by
        one, again for test purposes.
        Once a statistics register has been read, it is automatically cleared.

      Field Name           Bits     Type     Reset Value                         Description
reserved                  31:16     ro      0x0               Reserved, read as 0, ignored on write.
octets_rx_top             15:0      ro      0x0               Received octets in frame without errors [47:32].
                                                              The number of octets received in valid frames of
                                                              any type. This counter is 48-bits and is read
                                                              through two registers. This count does not
                                                              include octets from pause frames, and is only
                                                              incremented if the frame is successfully filtered
                                                              and copied to memory.

<-----  ------>Register (GEM*) FRAMES_RX*
Name                      GEM_FRAMES_RX_REG
Software Name            XEMACPS_RXCNT
Relative Address         0x00000158
Absolute Address         gem0: 0xE000B158
                         gem1: 0xE000C158
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Received

        Register GEM_FRAMES_RX_REG Details
        Statistical counter for Frames received without an error and exclude pause frames.
        NOTES for ALL Statistical registers for Frames Transferred:
        The a statistical counter is read by software, it is cleared to zero by the hardware. When a counter reaches
        its maximum value, it stops counting and is read with all 1s. The statistical counters must be read
        frequently enough if data loss is to be prevented.
        For test purposes, all of the statistical counters may be written to (not just read) by setting bit 7
        (wren_stat_regs) in the network control register. Also for test purposes, all of the statistical counters can be
        incremented (by one) by writing a 1 to bit 6 (incr_stat_regs) of the network control register.

      Field Name           Bits    Type     Reset Value                        Description
VAL                      31:0      ro      0x0              Frames received without error. A 32 bit register
                                                            counting the number of frames successfully
                                                            received. Excludes pause frames, and is only
                                                            incremented if the frame is successfully filtered
                                                            and copied to memory.

<-----  ------>Register (GEM*) BDCAST_FAMES_RX*    
Name                     GEM_BDCAST_FAMES_RX_REG
Software Name            XEMACPS_RXBROADCNT
Relative Address         0x0000015C
Absolute Address         gem0: 0xE000B15C
                         gem1: 0xE000C15C
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Broadcast Frames Rx

        Register GEM_BDCAST_FAMES_RX_REG Details
        Statistical counter for Broadcast Frames received without an error and exclude pause frames. Refer to the
        FRAMES_RX register for additional information.

      Field Name         Bits      Type   Reset Value                      Description
VAL                     31:0      ro      0x0            Broadcast frames received without error. A 32 bit
                                                         register counting the number of broadcast frames
                                                         successfully received without error. Excludes
                                                         pause frames, and is only incremented if the
                                                         frame is successfully filtered and copied to
                                                         memory.

<-----  ------>Register (GEM*) MULTI_FRAMES_RX*    
Name                    GEM_MULTI_FRAMES_RX_REG
Software Name           XEMACPS_RXMULTICNT
Relative Address        0x00000160
Absolute Address        gem0: 0xE000B160
                        gem1: 0xE000C160
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Multicast Frames Rx

        Register GEM_MULTI_FRAMES_RX_REG Details
        Statistical counter for Multicast Frames received without an error and exclude pause frames. Refer to the
        FRAMES_RX register for additional information.

      Field Name         Bits      Type   Reset Value                      Description
VAL                     31:0      ro      0x0            Multicast frames received without error. A 32 bit
                                                         register counting the number of multicast frames
                                                         successfully received without error. Excludes
                                                         pause frames, and is only incremented if the
                                                         frame is successfully filtered and copied to
                                                         memory.

<-----  ------>Register (GEM*) PAUSE_RX    
Name                    GEM_PAUSE_RX_REG
Software Name           XEMACPS_RXPAUSECNT
Relative Address        0x00000164
Absolute Address        gem0: 0xE000B164
                        gem1: 0xE000C164
Width                   32 bits
Access Type             ro

Reset Value              0x00000000
Description              Pause Frames Rx

        Register GEM_PAUSE_RX_REG Details
        Statistical counter for Pause Frames received without an error. Refer to the FRAMES_RX register for
        additional information.

      Field Name          Bits     Type    Reset Value                      Description
reserved                 31:16     ro      0x0            Reserved, read as 0, ignored on write.
pause_rx                 15:0      ro      0x0            Received pause frames - a 16 bit register counting
                                                          the number of pause frames received without
                                                          error.

<-----  ------>Register (GEM*) FRAMES_64B_RX*    
Name                     GEM_FRAMES_64B_RX_REG
Software Name            XEMACPS_RX64CNT
Relative Address         0x00000168
Absolute Address         gem0: 0xE000B168
                         gem1: 0xE000C168
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Rx, 64-byte length

        Register GEM_FRAMES_64B_RX_REG Details
        Statistical counter for frames of 64 bytes in length that are received without an error and exclude pause
        frames. Refer to the FRAMES_RX register for additional information.

      Field Name          Bits     Type    Reset Value                      Description
VAL                      31:0      ro      0x0            64 byte frames received without error. A 32 bit
                                                          register counting the number of 64 byte frames
                                                          successfully received without error. Excludes
                                                          pause frames, and is only incremented if the
                                                          frame is successfully filtered and copied to
                                                          memory.

<-----  ------>Register (GEM*) FRAMES_65TO127B_RX*    
Name                     GEM_FRAMES_65TO127B_RX_REG
Software Name            XEMACPS_RX65CNT
Relative Address         0x0000016C
Absolute Address         gem0: 0xE000B16C
                         gem1: 0xE000C16C
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Rx, 65 to 127-byte length

        Register GEM_FRAMES_65TO127B_RX_REG Details
        Statistical counter for frames of 65 to 127 bytes in length that are received without an error and exclude
        pause frames. Refer to the FRAMES_RX register for additional information.

      Field Name          Bits     Type    Reset Value                         Description
VAL                      31:0      ro     0x0                65 to 127 byte frames received without error. A 32
                                                             bit register counting the number of 65 to 127 byte
                                                             frames successfully received without error.
                                                             Excludes pause frames, and is only incremented if
                                                             the frame is successfully filtered and copied to
                                                             memory.

<-----  ------>Register (GEM*) FRAMES_128TO255B_RX*    
Name                     GEM_FRAMES_128TO255B_RX_REG
Software Name            XEMACPS_RX128CNT
Relative Address         0x00000170
Absolute Address         gem0: 0xE000B170
                         gem1: 0xE000C170
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Rx, 128 to 255-byte length

        Register GEM_FRAMES_128TO255B_RX_REG Details
        Statistical counter for frames of 128 to 255 bytes in length that are received without an error and exclude
        pause frames. Refer to the FRAMES_RX register for additional information.

      Field Name          Bits     Type    Reset Value                         Description
VAL                      31:0      ro     0x0                128 to 255 byte frames received without error. A
                                                             32 bit register counting the number of 128 to 255
                                                             byte frames successfully received without error.
                                                             Excludes pause frames, and is only incremented if
                                                             the frame is successfully filtered and copied to
                                                             memory.

<-----  ------>Register (GEM*) FRAMES_256TO511B_RX    
Name                     GEM_FRAMES_256TO511B_RX_REG
Software Name            XEMACPS_RX256CNT
Relative Address         0x00000174
Absolute Address         gem0: 0xE000B174
                         gem1: 0xE000C174
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Rx, 256 to 511-byte length

        Register GEM_FRAMES_256TO511B_RX_REG Details
        Statistical counter for frames of 256 to 511 bytes in length that are received without an error and exclude
        pause frames. Refer to the FRAMES_RX register for additional information.

      Field Name          Bits     Type    Reset Value                         Description
                         31:0      ro     0x0                256 to 511 byte frames received without error. A
                                                             32 bit register counting the number of 256 to 511
                                                             byte frames successfully transmitted without
                                                             error. Excludes pause frames, and is only
                                                             incremented if the frame is successfully filtered
                                                             and copied to memory.

<-----  ------>Register (GEM*) FRAMES_512TO1023B_RX*
Name                     GEM_FRAMES_512TO1023B_RX_REG
Software Name            XEMACPS_RX512CNT
Relative Address         0x00000178
Absolute Address         gem0: 0xE000B178
                         gem1: 0xE000C178
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Rx, 512 to 1023-byte length

        Register GEM_FRAMES_512TO1023B_RX_REG Details
        Statistical counter for frames of 512 to 1023 bytes in length that are received without an error and exclude
        pause frames. Refer to the FRAMES_RX register for additional information.

      Field Name          Bits     Type    Reset Value                        Description
VAL                      31:0      ro     0x0              512 to 1023 byte frames received without error. A
                                                           32 bit register counting the number of 512 to 1023
                                                           byte frames successfully received without error.
                                                           Excludes pause frames, and is only incremented if
                                                           the frame is successfully filtered and copied to
                                                           memory.

<-----  ------>Register (GEM*) FRAMES_1024TO1518B_RX*    
Name                     GEM_FRAMES_1024TO1518B_RX_REG
Software Name            XEMACPS_RX1024CNT
Relative Address         0x0000017C
Absolute Address         gem0: 0xE000B17C
                         gem1: 0xE000C17C
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Frames Rx, 1024 to 1518-byte length

        Register GEM_FRAMES_1024TO1518B_RX_REG Details
        Statistical counter for frames of 1024 to 1518 bytes in length that are received without an error and exclude
        pause frames. Refer to the FRAMES_RX register for additional information.

      Field Name          Bits     Type    Reset Value                        Description
VAL                      31:0      ro     0x0              1024 to 1518 byte frames received without error. A
                                                           32 bit register counting the number of 1024 to 1518
                                                           byte frames successfully received without error.
                                                           Excludes pause frames, and is only incremented if
                                                           the frame is successfully filtered and copied to
                                                           memory.

<-----  ------>Register (GEM*) UNDERSZ_RX    
Name                     GEM_UNDERSZ_RX_REG
Software Name            XEMACPS_RXUNDRCNT
Relative Address         0x00000184
Absolute Address         gem0: 0xE000B184
                         gem1: 0xE000C184
Width                    32 bits
Access Type              ro
Reset Value             0x00000000
Description             Undersize frames received

        Register GEM_UNDERSZ_RX_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:10     ro     0x0           Reserved, read as 0, ignored on write.
undersz_rx              9:0       ro     0x0           Undersize frames received - a 10 bit register
                                                       counting the number of frames received less than
                                                       64 bytes in length (10/100 mode or gigabit mode,
                                                       full duplex) that do not have either a CRC error or
                                                       an alignment error.

<-----  ------>Register (GEM*) OVERSZ_RX    
Name                    GEM_OVERSZ_RX_REG
Software Name           XEMACPS_RXOVRCNT
Relative Address        0x00000188
Absolute Address        gem0: 0xE000B188
                        gem1: 0xE000C188
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Oversize frames received

        Register GEM_OVERSZ_RX_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:10     ro     0x0           Reserved, read as 0, ignored on write.
oversz_rx               9:0       ro     0x0           Oversize frames received - a 10 bit register
                                                       counting the number of frames received
                                                       exceeding 1518 bytes (1536 bytes if bit 8 is set in
                                                       network configuration register) in length but do
                                                       not have either a CRC error, an alignment error
                                                       nor a receive symbol error.

<-----  ------>Register (GEM*) JAB_RX    
Name                    GEM_JAB_RX_REG
Software Name           XEMACPS_RXJABCNT
Relative Address        0x0000018C

Absolute Address        gem0: 0xE000B18C
                        gem1: 0xE000C18C
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Jabbers received

         Register GEM_JAB_RX_REG Details

      Field Name         Bits      Type    Reset Value                      Description
reserved                31:10     ro       0x0           Reserved, read as 0, ignored on write.
jab_rx                  9:0        ro      0x0           Jabbers received - a 10 bit register counting the
                                                         number of frames received exceeding 1518 bytes
                                                         (1536 if bit 8 set in network configuration register)
                                                         in length and have either a CRC error, an
                                                         alignment error or a receive symbol error.

<-----  ------>Register (GEM*) FCS_ERRORS    
Name                    GEM_FCS_ERRORS_REG
Software Name           XEMACPS_RXFCSCNT
Relative Address        0x00000190
Absolute Address        gem0: 0xE000B190
                        gem1: 0xE000C190
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Frame check sequence errors

         Register GEM_FCS_ERRORS_REG Details

      Field Name         Bits      Type    Reset Value                      Description
reserved                31:10     ro       0x0           Reserved, read as 0, ignored on write.
fcs_errors              9:0        ro      0x0           Frame check sequence errors - a 10 bit register
                                                         counting frames that are an integral number of
                                                         bytes, have bad CRC and are between 64 and 1518
                                                         bytes in length. This register is also incremented if
                                                         a symbol error is detected and the frame is of
                                                         valid length and has an integral number of bytes.
                                                         This register is incremented for a frame with bad
                                                         FCS, regardless of whether it is copied to memory
                                                         due to ignore FCS mode being enabled in bit 26 of
                                                         the network configuration register.H524

<-----  ------>Register (GEM*) LENGTH_FIELD_ERRORS    
Name                    GEM_LENGTH_FIELD_ERRORS_REG
Software Name           XEMACPS_RXLENGTHCNT
Relative Address        0x00000194
Absolute Address        gem0: 0xE000B194
                        gem1: 0xE000C194
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Length field frame errors

        Register GEM_LENGTH_FIELD_ERRORS_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:10     ro     0x0               Reserved, read as 0, ignored on write.
length_field_errors     9:0       ro     0x0               Length field frame errors - this 10-bit register
                                                           counts the number of frames received that have a
                                                           measured length shorter than that extracted from
                                                           the length field (bytes 13 and 14). This condition is
                                                           only counted if the value of the length field is less
                                                           than 0x0600, the frame is not of excessive length
                                                           and checking is enabled through bit 16 of the
                                                           network configuration register.

<-----  ------>Register (GEM*) RX_SYMBOL_ERRORS    
Name                    GEM_RX_SYMBOL_ERRORS_REG
Software Name           XEMACPS_RXSYMBCNT
Relative Address        0x00000198
Absolute Address        gem0: 0xE000B198
                        gem1: 0xE000C198
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Receive symbol errors

        Register GEM_RX_SYMBOL_ERRORS_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31:10     ro     0x0             Reserved, read as 0, ignored on write.
rx_symbol_errors        9:0       ro     0x0             Receive symbol errors - a 10-bit register counting
                                                         the number of frames that had rx_er asserted
                                                         during reception. For 10/100 mode symbol errors
                                                         are counted regardless of frame length checks. For
                                                         gigabit mode the frame must satisfy slot time
                                                         requirements in order to count a symbol error.

<-----  ------>Register (GEM*) ALIGN_ERRORS    
Name                    GEM_ALIGN_ERRORS_REG
Software Name           XEMACPS_RXALIGNCNT
Relative Address        0x0000019C
Absolute Address        gem0: 0xE000B19C
                        gem1: 0xE000C19C
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Alignment errors

        Register GEM_ALIGN_ERRORS_REG Details

      Field Name         Bits     Type     Reset Value                     Description
reserved                31:10     ro     0x0             Reserved, read as 0, ignored on write.
align_errors            9:0       ro     0x0             Alignment errors - a 10 bit register counting
                                                         frames that are not an integral number of bytes
                                                         long and have bad CRC when their length is
                                                         truncated to an integral number of bytes and are
                                                         between 64 and 1518 bytes in length. This register
                                                         is also incremented if a symbol error is detected
                                                         and the frame is of valid length and does not have
                                                         an integral number of bytes.

<-----  ------>Register (GEM*) RX_RESOURCE_ERRORS    
Name                    GEM_RX_RESOURCE_ERRORS_REG
Software Name           XEMACPS_RXRESERRCNT
Relative Address        0x000001A0
Absolute Address        gem0: 0xE000B1A0
                        gem1: 0xE000C1A0

Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Receive resource errors

        Register GEM_RX_RESOURCE_ERRORS_REG Details

      Field Name          Bits     Type   Reset Value                       Description
reserved                 31:18     ro     0x0             Reserved, read as 0, ignored on write.
rx_resource_errors       17:0      ro     0x0             Receive resource errors - an 18 bit register
                                                          counting the number of frames that were
                                                          successfully received by the MAC (correct
                                                          address matched frame and adequate slot time)
                                                          but could not be copied to memory because no
                                                          receive buffer was available. This will be either
                                                          because the AHB bus was not granted in time or
                                                          because a hresp not OK was returned.

<-----  ------>Register (GEM*) RX_OVERRUN_ERRORS    
Name                     GEM_RX_OVERRUN_ERRORS_REG
Software Name            XEMACPS_RXORCNT
Relative Address         0x000001A4
Absolute Address         gem0: 0xE000B1A4
                         gem1: 0xE000C1A4
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Receive overrun errors

        Register GEM_RX_OVERRUN_ERRORS_REG Details

      Field Name          Bits     Type    Reset Value                      Description
reserved                 31:10     ro     0x0             Reserved, read as 0, ignored on write.
rx_overrun_errors        9:0       ro     0x0             Receive overruns - a 10 bit register counting the
                                                          number of frames that are address recognized but
                                                          were not copied to memory due to a receive
                                                          overrun.

<-----  ------>Register (GEM*) IP_HDR_CSUM_ERRORS    
Name                     GEM_IP_HDR_CSUM_ERRORS_REG

Software Name           XEMACPS_RXIPCCNT
Relative Address        0x000001A8
Absolute Address        gem0: 0xE000B1A8
                        gem1: 0xE000C1A8
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             IP header checksum errors

        Register GEM_IP_HDR_CSUM_ERRORS_REG Details

      Field Name         Bits     Type    Reset Value                     Description
reserved                31:8      ro      0x0           Reserved, read as 0, ignored on write.
ip_hdr_csum_errors      7:0       ro      0x0           0 IP header checksum errors - an 8-bit register
                                                        counting the number of frames discarded due to
                                                        an incorrect IP header checksum, but are between
                                                        64 and 1518 bytes and do not have a CRC error, an
                                                        alignment error, nor a symbol error.

<-----  ------>Register (GEM*) TCP_CSUM_ERRORS    
Name                    GEM_TCP_CSUM_ERRORS_REG
Software Name           XEMACPS_RXTCPCCNT
Relative Address        0x000001AC
Absolute Address        gem0: 0xE000B1AC
                        gem1: 0xE000C1AC
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             TCP checksum errors

        Register GEM_TCP_CSUM_ERRORS_REG Details

      Field Name         Bits     Type    Reset Value                     Description
reserved                31:8      ro      0x0           Reserved, read as 0, ignored on write.
tcp_csum_errors         7:0       ro      0x0           TCP checksum errors - an 8-bit register counting
                                                        the number of frames discarded due to an
                                                        incorrect TCP checksum, but are between 64 and
                                                        1518 bytes and do not have a CRC error, an
                                                        alignment error, nor a symbol error.

<-----  ------>Register (GEM*) UDP_CSUM_ERRORS    
Name                    GEM_UDP_CSUM_ERRORS_REG
Software Name           XEMACPS_RXUDPCCNT
Relative Address        0x000001B0
Absolute Address        gem0: 0xE000B1B0
                        gem1: 0xE000C1B0
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             UDP checksum error

        Register GEM_UDP_CSUM_ERRORS_REG Details

      Field Name         Bits     Type    Reset Value                      Description
reserved                31:8      ro      0x0            Reserved, read as 0, ignored on write.
udp_csum_errors         7:0       ro      0x0            UDP checksum errors - an 8-bit register counting
                                                         the number of frames discarded due to an
                                                         incorrect UDP checksum, but are between 64 and
                                                         1518 bytes and do not have a CRC error, an
                                                         alignment error, nor a symbol error.

                   <-----  ------>Register (GEM*) TIMER_STROBE_S*

Name                    GEM_TIMER_STROBE_S_REG
Relative Address        0x000001C8
Absolute Address        gem0: 0xE000B1C8
                        gem1: 0xE000C1C8
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             1588 timer sync strobe seconds

        Register GEM_TIMER_STROBE_S_REG Details

      Field Name         Bits     Type    Reset Value                      Description
VAL                        31:0      rw      0x0            The value of the Timer Seconds register

<-----  ------>Register (GEM) TIMER_STROBE_NS*
Name                    GEM_TIMER_STROBE_NS_REG
Relative Address        0x000001CC
Absolute Address        gem0: 0xE000B1CC
                        gem1: 0xE000C1CC
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             1588 timer sync strobe nanoseconds

        Register GEM_TIMER_STROBE_NS_REG Details

      Field Name         Bits      Type   Reset Value                      Description
reserved                31:30     ro      0x0           Reserved, read as 0, ignored on write
val                     29:0      rw      0x0           The value of the Timer Nanoseconds register

<-----  ------>Register (GEM*) TIMER_S*
Name                    GEM_TIMER_S_REG
Software Name           XEMACPS_1588_SEC
Relative Address        0x000001D0
Absolute Address        gem0: 0xE000B1D0
                        gem1: 0xE000C1D0
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             1588 timer seconds

        Register GEM_TIMER_S_REG Details

      Field Name         Bits      Type   Reset Value                      Description
VAL                     31:0      rw      0x0           Timer count in seconds. This register is writeable.
                                                        It increments by one when the 1588 nanoseconds
                                                        counter counts to one second. It may also be
                                                        incremented when the timer adjust register is
                                                        written.

<-----  ------>Register (GEM*) TIMER_NS    
Name                    GEM_TIMER_NS_REG
Software Name           XEMACPS_1588_NANOSEC
Relative Address        0x000001D4
Absolute Address        gem0: 0xE000B1D4
                        gem1: 0xE000C1D4
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             1588 timer nanoseconds

        Register GEM_TIMER_NS_REG Details

      Field Name         Bits     Type      Reset Value                      Description
reserved                31:30     ro        0x0           Reserved, read as 0, ignored on write.
timer_ct_ns             29:0      rw        0x0           Timer count in nanoseconds. This register is
                                                          writeable. It can also be adjusted by writes to the
                                                          1588 timer adjust register. It increments by the
                                                          value of the 1588 timer increment register each
                                                          clock cycle.

<-----  ------>Register (GEM) TIMER_ADJUST*
Name                    GEM_TIMER_ADJUST_REG
Software Name           XEMACPS_1588_ADJ
Relative Address        0x000001D8
Absolute Address        gem0: 0xE000B1D8
                        gem1: 0xE000C1D8
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             1588 timer adjust

        Register GEM_TIMER_ADJUST_REG Details

      Field Name         Bits     Type      Reset Value                      Description
add_subn                31        wo        0x0           Write as one to subtract from the 1588 timer. Write
                                                          as zero to add to it.
reserved                30        ro        0x0           Reserved, read as 0, ignored on write.
ns_delta                29:0      wo        0x0           The number of nanoseconds to increment or
                                                          decrement the 1588 timer nanoseconds register. If
                                                          necessary, the 1588 seconds register will be
                                                          incremented or decremented.

<-----  ------>Register (GEM) TIMER_INCR*
Name                    GEM_TIMER_INCR_REG
Software Name           XEMACPS_1588_INC
Relative Address        0x000001DC
Absolute Address        gem0: 0xE000B1DC
                        gem1: 0xE000C1DC
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             1588 timer increment

        Register GEM_TIMER_INCR_REG Details

      Field Name         Bits      Type   Reset Value                     Description
reserved                31:24     ro      0x0           Reserved, read as 0, ignored on write.
incr_b4_alt             23:16     rw      0x0           The number of increments after which the
                                                        alternative increment is used.
alt_ct_ns_delta         15:8       rw     0x0           Alternative count of nanoseconds by which the
                                                        1588 timer nanoseconds register will be
                                                        incremented each clock cycle.
ns_delta                7:0       rw      0x0           A count of nanoseconds by which the 1588 timer
                                                        nanoseconds register will be incremented each
                                                        clock cycle.

<-----  ------>Register (GEM*) PTP_TX_S*
Name                    GEM_PTP_TX_S_REG
Software Name           XEMACPS_PTP_TXSEC
Relative Address        0x000001E0
Absolute Address        gem0: 0xE000B1E0
                        gem1: 0xE000C1E0
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             PTP event frame transmitted seconds

        Register GEM_PTP_TX_S_REG Details

      Field Name         Bits      Type   Reset Value                     Description
VAL                     31:0      ro      0x0           The register is updated with the value that the
                                                        1588 timer seconds register held when the SFD of
                                                        a PTP transmit primary event crosses the MII
                                                        interface. The actual update occurs when the
                                                        GEM recognizes the frame as a PTP sync or
                                                        delay_req frame. An interrupt is issued when the
                                                        register is updated.

<-----  ------>Register (GEM) PTP_TX_NS*    
Name                    GEM_PTP_TX_NS_REG
Software Name           XEMACPS_PTP_TXNANOSEC
Relative Address        0x000001E4
Absolute Address        gem0: 0xE000B1E4
                        gem1: 0xE000C1E4
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             PTP event frame transmitted nanoseconds

        Register GEM_PTP_TX_NS_REG Details

      Field Name         Bits      Type   Reset Value                     Description
reserved                31:30     ro      0x0           Reserved, read as 0, ignored on write.
ns_reg_val              29:0      ro      0x0           The register is updated with the value that the
                                                        1588 timer nanoseconds register held when the
                                                        SFD of a PTP transmit primary event crosses the
                                                        MII interface. The actual update occurs when the
                                                        GEM recognizes the frame as a PTP sync or
                                                        delay_req frame. An interrupt is issued when the
                                                        register is updated.

<-----  ------>Register (GEM*) PTP_RX_S*
Name                    GEM_PTP_RX_S_REG
Software Name           XEMACPS_PTP_RXSEC
Relative Address        0x000001E8
Absolute Address        gem0: 0xE000B1E8
                        gem1: 0xE000C1E8
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             PTP event frame received seconds

        Register GEM_PTP_RX_S_REG Details

      Field Name         Bits     Type   Reset Value                         Description
VAL                     31:0      ro     0x0               The register is updated with the value that the
                                                           1588 timer seconds register held when the SFD of
                                                           a PTP receive primary event crosses the MII
                                                           interface. The actual update occurs when the
                                                           GEM recognizes the frame as a PTP sync or
                                                           delay_req frame. An interrupt is issued when the
                                                           register is updated.

<-----  ------>Register (GEM) PTP_RX_NS*
Name                    GEM_PTP_RX_NS_REG
Software Name           XEMACPS_PTP_RXNANOSEC
Relative Address        0x000001EC
Absolute Address        gem0: 0xE000B1EC
                        gem1: 0xE000C1EC
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             PTP event frame received nanoseconds.

        Register GEM_PTP_RX_NS_REG Details

      Field Name         Bits     Type   Reset Value                         Description
reserved                31:30     ro     0x0               Reserved, read as 0, ignored on write.
val                     29:0      ro     0x0               The register is updated with the value that the
                                                           1588 timer nanoseconds register held when the
                                                           SFD of a PTP receive primary event crosses the
                                                           MII interface. The actual update occurs when the
                                                           GEM recognizes the frame as a PTP sync or
                                                           delay_req frame. An interrupt is issued when the
                                                           register is updated.

<-----  ------>Register (GEM*) PTP_PEER_TX_S*
Name                    GEM_PTP_PEER_TX_S_REG
Software Name           XEMACPS_PTPP_TXSEC
Relative Address        0x000001F0
Absolute Address        gem0: 0xE000B1F0
                        gem1: 0xE000C1F0
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             PTP peer event frame transmitted seconds

        Register GEM_PTP_PEER_TX_S_REG Details

      Field Name         Bits     Type   Reset Value                      Description
VAL                     31:0      ro     0x0            The register is updated with the value that the
                                                        1588 timer seconds register held when the SFD of
                                                        a PTP transmit peer event crosses the MII
                                                        interface. The actual update occurs when the
                                                        GEM recognizes the frame as a PTP pdealy_req or
                                                        pdelay_resp frame. An interrupt is issued when
                                                        the register is updated.

<-----  ------>Register (GEM) PTP_PEER_TX_NS*    
Name                    GEM_PTP_PEER_TX_NS_REG
Software Name           XEMACPS_PTPP_TXNANOSEC
Relative Address        0x000001F4
Absolute Address        gem0: 0xE000B1F4
                        gem1: 0xE000C1F4
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             PTP peer event frame transmitted nanoseconds

        Register GEM_PTP_PEER_TX_NS_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:30     ro     0x0            Reserved, read as 0, ignored on write.
val                     29:0      ro     0x0            The register is updated with the value that the
                                                        1588 timer nanoseconds register held when the
                                                        SFD of a PTP transmit peer event crosses the MII
                                                        interface. The actual update occurs when the
                                                        GEM recognizes the frame as a PTP pdelay_req or
                                                        pdelay_resp frame. An interrupt is issued when
                                                        the register is updated.

<-----  ------>Register (GEM*) PTP_PEER_RX_S*
Name                    GEM_PTP_PEER_RX_S_REG
Software Name           XEMACPS_PTPP_RXSEC
Relative Address        0x000001F8
Absolute Address        gem0: 0xE000B1F8
                        gem1: 0xE000C1F8
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             PTP peer event frame received seconds

        Register GEM_PTP_PEER_RX_S_REG Details

      Field Name         Bits     Type   Reset Value                       Description
VAL                     31:0      ro     0x0            The register is updated with the value that the
                                                        1588 timer seconds register held when the SFD of
                                                        a PTP receive peer event crosses the MII interface.
                                                        The actual update occurs when the GEM
                                                        recognizes the frame as a PTP pdelay_req or
                                                        pdelay_resp frame. An interrupt is issued when
                                                        the register is updated.

<-----  ------>Register (GEM) PTP_PEER_RX_NS*    
Name                    GEM_PTP_PEER_RX_NS_REG
Software Name           XEMACPS_PTPP_RXNANOSEC
Relative Address        0x000001FC
Absolute Address        gem0: 0xE000B1FC
                        gem1: 0xE000C1FC
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             PTP peer event frame received nanoseconds.
        Register GEM_PTP_PEER_RX_NS_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:30     ro     0x0            Reserved, read as 0, ignored on write.
val                     29:0      ro     0x0            The register is updated with the value that the
                                                        1588 timer nanoseconds register held when the
                                                        SFD of a PTP receive peer event crosses the MII
                                                        interface. The actual update occurs when the
                                                        GEM recognizes the frame as a PTP pdelay_req or
                                                        pdelay_resp frame. An interrupt is issued when
                                                        the register is updated.

                   <-----  ------>Register (GEM) DESIGN_CFG2

Name                    GEM_DESIGN_CFG2_REG
Relative Address        0x00000284
Absolute Address        gem0: 0xE000B284
                        gem1: 0xE000C284
Width                   32 bits
Access Type             ro
Reset Value             x
Description             Design Configuration 2

        Register GEM_DESIGN_CFG2_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:30     ro     x              Reserved. Set to zero.
gem_tx_pbuf_addr        29:26     ro     0xA            Takes the value of the `gem_tx_pbuf_addr
                                                        DEFINE. Max address bits for Tx packet buffer
                                                        (10-bits for maximum 4 kB buffer). Buffer size for
                                                        Tx packet buffer mode will be 4kB.
                                                        This will allow one standard packet to be received
                                                        while another is transferred to system memory by
                                                        the DMA interface.
gem_rx_pbuf_addr        25:22     ro     0xA            Takes the value of the `gem_rx_pbuf_addr
                                                        DEFINE. Max address bits for Rx packet buffer
                                                        (10-bits for maximum 4 kB buffer). Buffer size for
                                                        Rx packet buffer mode will be 4kB.
                                                        This will allow one standard packet to be received
                                                        while another is transferred to system memory by
                                                        the DMA interface.
gem_tx_pkt_buffer       21        ro     x              Takes the value of the `gem_tx_pkt_buffer
                                                        DEFINE. Defined for Zynq. Includes the
                                                        transmitter packet buffer

      Field Name         Bits     Type   Reset Value                        Description
gem_rx_pkt_buffer       20        ro     x               Takes the value of the `gem_rx_pkt_buffer
                                                         DEFINE. Defined for Zynq. Includes the receiver
                                                         packet buffer.
gem_hprot_value         19:16     ro     0x1              Takes the value of the `gem_hprot_value DEFINE.
                                                          For Zynq, set the fixed AHB HPROT value used
                                                          during transfers.
gem_jumbo_max_lengt     15:0      ro     0x3FFF          Takes the value of the `gem_jumbo_max_length
h                                                        DEFINE. Maximum length of jumbo frames
                                                         accepted by receiver.
                                                          This is set to the size of the smallest of the two
                                                          packet buffer, minus a margin for packet headers.
                                                          However, Zynq will not support jumbo frames.

                   <-----  ------>Register (GEM) DESIGN_CFG3

Name                    GEM_DESIGN_CFG3_REG
Relative Address        0x00000288
Absolute Address        gem0: 0xE000B288
                        gem1: 0xE000C288
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Design Configuration 3

        Register GEM_DESIGN_CFG3_REG Details

      Field Name         Bits     Type   Reset Value                        Description
gem_rx_base2_fifo_siz   31:16     ro     0x0             Takes the value of the `gem_rx_base2_fifo_size
e                                                        DEFINE. Base-2 equivalent of `gem_rx_fifo_size
gem_rx_fifo_size        15:0      ro     0x0             Takes the value of the `gem_rx_fifo_size DEFINE.
                                                         Set the size of the small Rx FIFO for grant latency.
                                                         Extended to 16 deep to allow buffering of 64 byte
                                                         maximum AHB burst size in Zynq.

                   <-----  ------>Register (GEM) DESIGN_CFG4

Name                    GEM_DESIGN_CFG4_REG
Relative Address        0x0000028C
Absolute Address        gem0: 0xE000B28C
                        gem1: 0xE000C28C
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Design Configuration 4

        Register GEM_DESIGN_CFG4_REG Details

      Field Name         Bits     Type   Reset Value                        Description
gem_tx_base2_fifo_size 31:16      ro     0x0             Takes the value of the `gem_tx_base2_fifo_size
                                                         DEFINE. Base-2 equivalent of `gem_tx_fifo_size.
gem_tx_fifo_size        15:0      ro     0x0             Takes the value of the `gem_tx_fifo_size DEFINE.
                                                         Set the size of the small TX FIFO for grant latency

                   <-----  ------>Register (GEM) DESIGN_CFG5

Name                    GEM_DESIGN_CFG5_REG
Relative Address        0x00000290
Absolute Address        gem0: 0xE000B290
                        gem1: 0xE000C290
Width                   32 bits
Access Type             ro
Reset Value             x
Description             Design Configuration 5

        Register GEM_DESIGN_CFG5_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:29     ro     x              Reserved. Set to zero.
gem_tsu_clk             28        ro     x              Takes the value of the `gem_tsu_clk DEFINE.
                                                        Undefined in Zynq. 1588 Time Stamp Unit clock
                                                        sourced from pclk rather than independent
                                                        tsu_clk.
gem_rx_buffer_length_   27:20     ro     0x2            Takes the value of the `gem_rx_buffer_length_def
def                                                     DEFINE. Set the default buffer length used by Rx
                                                        DMA to 128 bytes.
gem_tx_pbuf_size_def    19        ro     0x1            Takes the value of the `gem_tx_pbuf_size_def
                                                        DEFINE. Full 4 kB Tx packet buffer size -
                                                        dedicated memory resource in Zynq.
gem_rx_pbuf_size_def    18:17     ro     0x3            Takes the value of the `gem_rx_pbuf_size_def
                                                        DEFINE. Full
                                                        4 kB Rx packet buffer size - dedicated memory
                                                        resource in Zynq.

      Field Name         Bits   Type    Reset Value                     Description
gem_endian_swap_def     16:15   ro     0x2            Takes the value of the `gem_endian_swap_def
                                                      DEFINE. Set to big endian data, little endian
                                                      management descriptors in Zynq.
gem_mdc_clock_div       14:12   ro     0x2            Takes the value of the `gem_mdc_clock_div
                                                      DEFINE. Set default MDC clock divisor (can still
                                                      be programmed) in Zynq.
gem_dma_bus_width       11:10   ro     0x0            Takes the value of the `gem_dma_bus_width_def
                                                      DEFINE. Limit to 32-bit AHB bus in Zynq.
gem_phy_ident           9       ro     x              Takes the value of the `gem_phy_ident DEFINE.
                                                      Undefined in Zynq. Only used in PCS.
gem_tsu                 8       ro     x              Takes the value of the `gem_tsu DEFINE. Defined
                                                      in Zynq. Include support for 1588 Time Stamp
                                                      Unit.
gem_tx_fifo_cnt_width   7:4     ro     0x4            Takes the value of the `gem_tx_fifo_cnt_width
                                                      DEFINE. Width for `gem_tx_fifo_size
gem_rx_fifo_cnt_width   3:0     ro     0x5            Takes the value of the `gem_rx_fifo_cnt_width
                                                      DEFINE. Width for `gem_rx_fifo_size.
<---- 
<====    ====>B.19 General Purpose I/O (GPIO)
Module Name             GPIO
Software Name           XGPIOPS
Base Address            0xE000A000 gpio
Description             General Purpose Input / Output
Vendor Info

                 Register Summary

    Register Name                 Address       Width   Type     Reset Value           Description
GPIO_MASK_DATA_0_LSW_REG         0x00000000      32     mixed     x             Maskable Output Data (GPIO Bank0, MIO, Lower 16bits)
GPIO_MASK_DATA_0_MSW_REG         0x00000004      32     mixed     x             Maskable Output Data (GPIO Bank0, MIO, Upper 16bits)
GPIO_MASK_DATA_1_LSW_REG         0x00000008      32     mixed     x             Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)
GPIO_MASK_DATA_1_MSW_REG         0x0000000C      22     mixed     x             Maskable Output Data (GPIO Bank1, MIO, Upper 6bits)
GPIO_MASK_DATA_2_LSW_REG         0x00000010      32     mixed     0x00000000    Maskable Output Data (GPIO Bank2, EMIO, Lower 16bits)
GPIO_MASK_DATA_2_MSW_REG         0x00000014      32     mixed     0x00000000    Maskable Output Data (GPIO Bank2, EMIO, Upper 16bits)
GPIO_MASK_DATA_3_LSW_REG         0x00000018      32     mixed     0x00000000    Maskable Output Data (GPIO Bank3, EMIO, Lower 16bits)
GPIO_MASK_DATA_3_MSW_REG         0x0000001C      32     mixed     0x00000000    Maskable Output Data (GPIO Bank3, EMIO, Upper 16bits)
GPIO_DATA_0_REG                  0x00000040      32     rw        x             Output Data (GPIO Bank0, MIO)
GPIO_DATA_1_REG                  0x00000044      22     rw        x             Output Data (GPIO Bank1, MIO)
GPIO_DATA_2_REG                  0x00000048      32     rw        0x00000000    Output Data (GPIO Bank2, EMIO)
GPIO_DATA_3_REG                  0x0000004C      32     rw        0x00000000    Output Data (GPIO Bank3, EMIO)
GPIO_DATA_0_RO_REG               0x00000060      32     ro        x             Input Data (GPIO Bank0, MIO)
GPIO_DATA_1_RO_REG               0x00000064      22     ro        x             Input Data (GPIO Bank1, MIO)
GPIO_DATA_2_RO_REG               0x00000068      32     ro        0x00000000    Input Data (GPIO Bank2, EMIO)
GPIO_DATA_3_RO_REG               0x0000006C      32     ro        0x00000000    Input Data (GPIO Bank3, EMIO)
GPIO_DIRM_0_REG                  0x00000204      32     rw        0x00000000    Direction mode (GPIO Bank0, MIO)
GPIO_OEN_0_REG                   0x00000208      32     rw        0x00000000    Output enable (GPIO Bank0, MIO)
GPIO_INT_MASK_0_REG              0x0000020C      32     ro        0x00000000    Interrupt Mask Status (GPIO Bank0, MIO)
GPIO_INT_EN_0_REG                0x00000210      32     wo        0x00000000    Interrupt Enable/Unmask (GPIO Bank0, MIO)
GPIO_INT_DIS_0_REG               0x00000214      32     wo        0x00000000    Interrupt Disable/Mask (GPIO Bank0, MIO)
GPIO_INT_STAT_0_REG              0x00000218      32     wtc       0x00000000    Interrupt Status (GPIO Bank0, MIO)
GPIO_INT_TYPE_0_REG              0x0000021C      32     rw        0xFFFFFFFF    Interrupt Type (GPIO Bank0, MIO)
GPIO_INT_POLARITY_0_REG          0x00000220      32     rw        0x00000000    Interrupt Polarity (GPIO Bank0, MIO)
GPIO_INT_ANY_0_REG               0x00000224      32     rw        0x00000000    Interrupt Any Edge Sensitive (GPIO Bank0, MIO)
GPIO_DIRM_1_REG                  0x00000244      22     rw        0x00000000    Direction mode (GPIO Bank1, MIO)
GPIO_OEN_1_REG                   0x00000248      22     rw        0x00000000    Output enable (GPIO Bank1, MIO)
GPIO_INT_MASK_1_REG              0x0000024C      22     ro        0x00000000    Interrupt Mask Status (GPIO Bank1, MIO)
GPIO_INT_EN_1_REG                0x00000250      22     wo        0x00000000    Interrupt Enable/Unmask (GPIO Bank1, MIO)
GPIO_INT_DIS_1_REG               0x00000254      22     wo        0x00000000    Interrupt Disable/Mask (GPIO Bank1, MIO)
GPIO_INT_STAT_1_REG              0x00000258      22     wtc       0x00000000    Interrupt Status (GPIO Bank1, MIO)
GPIO_INT_TYPE_1_REG              0x0000025C      22     rw        0x003FFFFF    Interrupt Type (GPIO Bank1, MIO)
GPIO_INT_POLARITY_1_REG          0x00000260      22     rw        0x00000000    Interrupt Polarity (GPIO Bank1, MIO)
GPIO_INT_ANY_1_REG               0x00000264      22     rw        0x00000000    Interrupt Any Edge Sensitive (GPIO Bank1, MIO)
GPIO_DIRM_2_REG                  0x00000284      32     rw        0x00000000    Direction mode (GPIO Bank2, EMIO)
GPIO_OEN_2_REG                   0x00000288      32     rw        0x00000000    Output enable (GPIO Bank2,EMIO)
GPIO_INT_MASK_2_REG              0x0000028C      32     ro        0x00000000    Interrupt Mask Status (GPIO Bank2, EMIO)
GPIO_INT_EN_2_REG                0x00000290      32     wo        0x00000000    Interrupt Enable/Unmask (GPIO Bank2, EMIO)
GPIO_INT_DIS_2_REG               0x00000294      32     wo        0x00000000    Interrupt Disable/Mask (GPIO Bank2, EMIO)
GPIO_INT_STAT_2_REG              0x00000298      32     wtc       0x00000000    Interrupt Status (GPIO Bank2, EMIO)
GPIO_INT_TYPE_2_REG              0x0000029C      32     rw        0xFFFFFFFF    Interrupt Type (GPIO Bank2, EMIO)
GPIO_INT_POLARITY_2_REG          0x000002A0      32     rw        0x00000000    Interrupt Polarity (GPIO Bank2, EMIO)
GPIO_INT_ANY_2_REG               0x000002A4      32     rw        0x00000000    Interrupt Any Edge Sensitive (GPIO Bank2, EMIO)
GPIO_DIRM_3_REG                  0x000002C4      32     rw        0x00000000    Direction mode (GPIO Bank3, EMIO)
GPIO_OEN_3_REG                   0x000002C8      32     rw        0x00000000    Output enable (GPIO Bank3, EMIO)
GPIO_INT_MASK_3_REG              0x000002CC      32     ro        0x00000000    Interrupt Mask Status (GPIO Bank3, EMIO)
GPIO_INT_EN_3_REG                0x000002D0      32     wo        0x00000000    Interrupt Enable/Unmask (GPIO Bank3, EMIO)
GPIO_INT_DIS_3_REG               0x000002D4      32     wo        0x00000000    Interrupt Disable/Mask (GPIO Bank3, EMIO)
GPIO_INT_STAT_3_REG              0x000002D8      32     wtc       0x00000000    Interrupt Status (GPIO Bank3, EMIO)
GPIO_INT_TYPE_3_REG              0x000002DC      32     rw        0xFFFFFFFF    Interrupt Type (GPIO Bank3, EMIO)
GPIO_INT_POLARITY_3_REG          0x000002E0      32     rw        0x00000000    Interrupt Polarity (GPIO Bank3, EMIO)
GPIO_INT_ANY_3_REG               0x000002E4      32     rw        0x00000000    Interrupt Any Edge Sensitive (GPIO Bank3, EMIO)

<-----  ------>Register (GPIO*) MASK_DATA_0_LSW    
Name                    GPIO_MASK_DATA_0_LSW_REG
Software Name           DATA_LSW
Relative Address        0x00000000
Absolute Address        0xE000A000
Width                   32 bits

Access Type              mixed
Reset Value              x
Description              Maskable Output Data (GPIO Bank0, MIO, Lower 16bits)

        Register GPIO_MASK_DATA_0_LSW_REG Details
        This register enables software to change the value being output on up to 16bits at one time selectively. Only
        data values with a corresponding deasserted mask bit will be changed. Output data values are unchanged
        and hold their previous value for bits which are masked. This register avoids the need for a
        read-modify-write sequence for unchanged bits.
        NOTE: This register does not affect the enabling of the output driver. See the DIRM_0 and OEN_0 registers.
        This register controls the output values for the lower 16bits of bank0, which corresponds to MIO[15:0].

      Field Name          Bits     Type    Reset Value                         Description
MASK_0_LSW               31:16     wo     0x0              On a write, only bits with a corresponding
                                                           deasserted mask will change the output value.
                                                           0: pin value is updated
                                                           1: pin is masked
                                                           Each bit controls the corresponding pin within the
                                                           16-bit half-bank.
                                                           Reads return 0's.
DATA_0_LSW               15:0      rw     x                On a write, these are the data values for the
                                                           corresponding GPIO output bits. Each bit controls
                                                           the corresponding pin within the 16-bit half-bank.
                                                           Reads return the previous value written to this
                                                           register or DATA_0[15:0]. Reads do not return the
                                                           value on the GPIO pin.

<-----  ------>Register (GPIO*) MASK_DATA_0_MSW    
Name                     GPIO_MASK_DATA_0_MSW_REG
Software Name            DATA_MSW
Relative Address         0x00000004
Absolute Address         0xE000A004
Width                    32 bits
Access Type              mixed
Reset Value              x
Description              Maskable Output Data (GPIO Bank0, MIO, Upper 16bits)

        Register GPIO_MASK_DATA_0_MSW_REG Details
        This register operates in exactly the same manner as MASK_DATA_0_LSW, except that it controls the
        upper 16bits of bank0, which corresponds to MIO[31:16].

      Field Name          Bits     Type    Reset Value                       Description
MASK_0_MSW               31:16     wo     0x0              Operation is the same as
                                                           MASK_DATA_0_LSW[MASK_0_LSW]
DATA_0_MSW               15:0      rw     x                Operation is the same as
                                                           MASK_DATA_0_LSW[DATA_0_LSW]

                   <-----  ------>Register (GPIO*) MASK_DATA_1_LSW

Name                     GPIO_MASK_DATA_1_LSW_REG
Relative Address         0x00000008
Absolute Address         0xE000A008
Width                    32 bits
Access Type              mixed
Reset Value              x
Description              Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)

        Register GPIO_MASK_DATA_1_LSW_REG Details
        This register operates in exactly the same manner as MASK_DATA_0_LSW, except that it controls the
        lower 16bits of bank1, which corresponds to MIO[47:32].

      Field Name          Bits     Type    Reset Value                       Description
MASK_1_LSW               31:16     wo     0x0              Operation is the same as
                                                           MASK_DATA_0_LSW[MASK_0_LSW]
DATA_1_LSW               15:0      rw     x                Operation is the same as
                                                           MASK_DATA_0_LSW[DATA_0_LSW]

                   <-----  ------>Register (GPIO*) MASK_DATA_1_MSW

Name                     GPIO_MASK_DATA_1_MSW_REG
Relative Address         0x0000000C
Absolute Address         0xE000A00C
Width                    22 bits
Access Type              mixed
Reset Value              x
Description              Maskable Output Data (GPIO Bank1, MIO, Upper 6bits)

        Register GPIO_MASK_DATA_1_MSW_REG Details
        This register operates in exactly the same manner as MASK_DATA_0_LSW, except that it controls the
        upper 6bits of bank1, which corresponds to MIO[53:48].
        NOTE: This register does not control a full 16bits because the MIO unit itself is limited to 54 pins.

      Field Name         Bits     Type   Reset Value                     Description
MASK_1_MSW              21:16     wo     0x0           Operation is the same as
                                                       MASK_DATA_0_LSW[MASK_0_LSW]
reserved                15:6      rw     0x0           Not used, read back as zero
DATA_1_MSW              5:0       rw     x             Operation is the same as
                                                       MASK_DATA_0_LSW[DATA_0_LSW]

                   <-----  ------>Register (GPIO*) MASK_DATA_2_LSW

Name                    GPIO_MASK_DATA_2_LSW_REG
Relative Address        0x00000010
Absolute Address        0xE000A010
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Maskable Output Data (GPIO Bank2, EMIO, Lower 16bits)

        Register GPIO_MASK_DATA_2_LSW_REG Details
        This register operates in exactly the same manner as MASK_DATA_0_LSW, except that it controls the
        lower 16bits of bank2, which corresponds to EMIO[15:0].

      Field Name         Bits     Type   Reset Value                     Description
MASK_2_LSW              31:16     wo     0x0           Operation is the same as
                                                       MASK_DATA_0_LSW[MASK_0_LSW]
DATA_2_LSW              15:0      rw     0x0           Operation is the same as
                                                       MASK_DATA_0_LSW[DATA_0_LSW]

                   <-----  ------>Register (GPIO*) MASK_DATA_2_MSW

Name                    GPIO_MASK_DATA_2_MSW_REG
Relative Address        0x00000014
Absolute Address        0xE000A014
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Maskable Output Data (GPIO Bank2, EMIO, Upper 16bits)

        Register GPIO_MASK_DATA_2_MSW_REG Details
        This register operates in exactly the same manner as MASK_DATA_0_LSW, except that it controls the
        upper 16bits of bank2, which corresponds to EMIO[31:16].

      Field Name         Bits     Type   Reset Value                   Description
MASK_2_MSW              31:16     wo     0x0           Operation is the same as
                                                       MASK_DATA_0_LSW[MASK_0_LSW]
DATA_2_MSW              15:0      rw     0x0           Operation is the same as
                                                       MASK_DATA_0_LSW[DATA_0_LSW]

                   <-----  ------>Register (GPIO*) MASK_DATA_3_LSW

Name                    GPIO_MASK_DATA_3_LSW_REG
Relative Address        0x00000018
Absolute Address        0xE000A018
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Maskable Output Data (GPIO Bank3, EMIO, Lower 16bits)

        Register GPIO_MASK_DATA_3_LSW_REG Details
        This register operates in exactly the same manner as MASK_DATA_0_LSW, except that it controls the
        lower 16bits of bank3, which corresponds to EMIO[47:32].

      Field Name         Bits     Type   Reset Value                   Description
MASK_3_LSW              31:16     wo     0x0           Operation is the same as
                                                       MASK_DATA_0_LSW[MASK_0_LSW]
DATA_3_LSW              15:0      rw     0x0           Operation is the same as
                                                       MASK_DATA_0_LSW[DATA_0_LSW]

                   <-----  ------>Register (GPIO*) MASK_DATA_3_MSW

Name                    GPIO_MASK_DATA_3_MSW_REG
Relative Address        0x0000001C
Absolute Address        0xE000A01C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Maskable Output Data (GPIO Bank3, EMIO, Upper 16bits)

        Register GPIO_MASK_DATA_3_MSW_REG Details
        This register operates in exactly the same manner as MASK_DATA_0_LSW, except that it controls the
        upper 16bits of bank3, which corresponds to EMIO[63:48].

      Field Name          Bits     Type    Reset Value                        Description
MASK_3_MSW               31:16     wo     0x0              Operation is the same as
                                                           MASK_DATA_0_LSW[MASK_0_LSW]
DATA_3_MSW               15:0      rw     0x0              Operation is the same as
                                                           MASK_DATA_0_LSW[DATA_0_LSW]

<-----  ------>Register (GPIO*) DATA_0    
Name                     GPIO_DATA_0_REG
Software Name            DATA
Relative Address         0x00000040
Absolute Address         0xE000A040
Width                    32 bits
Access Type              rw
Reset Value              x
Description              Output Data (GPIO Bank0, MIO)

        Register GPIO_DATA_0_REG Details
        This register controls the value being output when the GPIO signal is configured as an output. All 32bits of
        this register are written at one time. Reading from this register returns the previous value written to either
        DATA or MASK_DATA_{LSW,MSW}; it does not return the value on the device pin.
        NOTE: This register does not affect the enabling of the output driver. See the DIRM_0 and OEN_0 registers.
        This register controls the output values for bank0, which corresponds to MIO[31:0].

      Field Name          Bits     Type    Reset Value                        Description
DATA_0                   31:0      rw     x                Output Data

                   <-----  ------>Register (GPIO*) DATA_1

Name                     GPIO_DATA_1_REG
Relative Address         0x00000044
Absolute Address         0xE000A044
Width                    22 bits
Access Type              rw
Reset Value              x
Description              Output Data (GPIO Bank1, MIO)

        Register GPIO_DATA_1_REG Details
        This register operates in exactly the same manner as DATA_0, except that it controls bank1, which
        corresponds to MIO[53:32].

      Field Name         Bits     Type   Reset Value                      Description
DATA_1                  21:0      rw     x               Output Data

                   <-----  ------>Register (GPIO*) DATA_2

Name                    GPIO_DATA_2_REG
Relative Address        0x00000048
Absolute Address        0xE000A048
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Output Data (GPIO Bank2, EMIO)

        Register GPIO_DATA_2_REG Details
        This register operates in exactly the same manner as DATA_0, except that it controls bank2, which
        corresponds to EMIO[31:0].

      Field Name         Bits     Type   Reset Value                      Description
DATA_2                  31:0      rw     0x0             Output Data

                   <-----  ------>Register (GPIO*) DATA_3

Name                    GPIO_DATA_3_REG
Relative Address        0x0000004C
Absolute Address        0xE000A04C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Output Data (GPIO Bank3, EMIO)

        Register GPIO_DATA_3_REG Details
        This register operates in exactly the same manner as DATA_0, except that it controls bank3, which
        corresponds to EMIO[63:32].

      Field Name         Bits     Type   Reset Value                      Description
DATA_3                  31:0      rw     0x0             Output Data

                   <-----  ------>Register (GPIO*) DATA_0_RO

Name                     GPIO_DATA_0_RO_REG
Relative Address         0x00000060
Absolute Address         0xE000A060
Width                    32 bits
Access Type              ro
Reset Value              x
Description              Input Data (GPIO Bank0, MIO)

        Register GPIO_DATA_0_RO_REG Details
        This register enables software to observe the value on the device pin. If the GPIO signal is configured as an
        output, then this would normally reflect the value being driven on the output. Writes to this register are
        ignored.
        This register reflects the input values for bank0, which corresponds to MIO[31:0].
        NOTE: If the MIO is not configured to enable this pin as a GPIO pin, then DATA_RO is unpredictable. In
        other words, software cannot observe values on non-GPIO pins through the GPIO registers.

      Field Name          Bits     Type    Reset Value                       Description
DATA_0_RO                31:0      ro     x                Input Data
                                                           NOTE: bits[8:7] of bank0 cannot be used as inputs
                                                           and will always return 0 when read. See the GPIO
                                                           chapter for more information.

                   <-----  ------>Register (GPIO*) DATA_1_RO

Name                     GPIO_DATA_1_RO_REG
Relative Address         0x00000064
Absolute Address         0xE000A064
Width                    22 bits
Access Type              ro
Reset Value              x
Description              Input Data (GPIO Bank1, MIO)

        Register GPIO_DATA_1_RO_REG Details
        This register operates in exactly the same manner as DATA_0_RO, except that it reflects bank1, which
        corresponds to MIO[53:32].

      Field Name          Bits     Type    Reset Value                       Description
DATA_1_RO                21:0      ro     x                Input Data

                   <-----  ------>Register (GPIO*) DATA_2_RO

Name                    GPIO_DATA_2_RO_REG
Relative Address        0x00000068
Absolute Address        0xE000A068
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Input Data (GPIO Bank2, EMIO)

        Register GPIO_DATA_2_RO_REG Details
        This register operates in exactly the same manner as DATA_0_RO, except that it reflects bank2, which
        corresponds to EMIO[31:0].

      Field Name         Bits     Type   Reset Value                     Description
DATA_2_RO               31:0      ro     0x0            Input Data

                   <-----  ------>Register (GPIO*) DATA_3_RO

Name                    GPIO_DATA_3_RO_REG
Relative Address        0x0000006C
Absolute Address        0xE000A06C
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Input Data (GPIO Bank3, EMIO)

        Register GPIO_DATA_3_RO_REG Details
        This register operates in exactly the same manner as DATA_0_RO, except that it reflects bank3, which
        corresponds to EMIO[63:32].

      Field Name         Bits     Type   Reset Value                     Description
DATA_3_RO               31:0      ro     0x0            Input Data

<-----  ------>Register (GPIO*) DIRM_0    
Name                    GPIO_DIRM_0_REG
Software Name           DIRM
Relative Address        0x00000204
Absolute Address        0xE000A204

Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Direction mode (GPIO Bank0, MIO)

        Register GPIO_DIRM_0_REG Details
        This register controls whether the IO pin is acting as an input or an output. Since the input logic is always
        enabled, this effectively enables/disables the output driver.
        Each bit of the bank is independently controlled.
        This register controls bank0, which corresponds to MIO[31:0].

      Field Name          Bits     Type     Reset Value                       Description
DIRECTION_0              31:0      rw      0x0              Direction mode
                                                            0: input
                                                            1: output
                                                            Each bit configures the corresponding pin within
                                                            the 32-bit bank
                                                            NOTE: bits[8:7] of bank0 cannot be used as inputs.
                                                            The DIRM bits can be set to 0, but reading
                                                            DATA_RO does not reflect the input value. See
                                                            the GPIO chapter for more information.

<-----  ------>Register (GPIO*) OEN_0    
Name                     GPIO_OEN_0_REG
Software Name            OUTEN
Relative Address         0x00000208
Absolute Address         0xE000A208
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Output enable (GPIO Bank0, MIO)

        Register GPIO_OEN_0_REG Details
        When the IO is configured as an output, this controls whether the output is enabled or not. When the
        output is disabled, the pin is tri-stated.
        NOTE: The MIO driver setting (slcr.MIO_PIN_xx.TRI_ENABLE field) must be disabled (i.e. set to 0) for
        this field to be operational. When the MIO tri-state is enabled, the driver is disabled regardless of this GPIO
        setting.
        This register controls bank0, which corresponds to MIO[31:0].

      Field Name         Bits     Type   Reset Value                      Description
OP_ENABLE_0             31:0      rw     0x0            Output enables
                                                        0: disabled
                                                        1: enabled
                                                        Each bit configures the corresponding pin within
                                                        the 32-bit bank

<-----  ------>Register (GPIO*) INT_MASK_0    
Name                    GPIO_INT_MASK_0_REG
Software Name           INTMASK
Relative Address        0x0000020C
Absolute Address        0xE000A20C
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Interrupt Mask Status (GPIO Bank0, MIO)

        Register GPIO_INT_MASK_0_REG Details
        This register shows which bits are currently masked and which are un-masked/enabled. This register is
        read only, so masks cannot be changed here. Use INT_EN and INT_DIS to change the mask value.
        This register controls bank0, which corresponds to MIO[31:0].

      Field Name         Bits     Type   Reset Value                      Description
INT_MASK_0              31:0      ro     0x0            Interrupt mask
                                                        0: interrupt source enabled
                                                        1: interrupt source masked
                                                        Each bit reports the status for the corresponding
                                                        pin within the 32-bit bank

<-----  ------>Register (GPIO*) INT_EN_0    
Name                    GPIO_INT_EN_0_REG
Software Name           INTEN
Relative Address        0x00000210
Absolute Address        0xE000A210
Width                   32 bits
Access Type             wo
Reset Value             0x00000000

Description              Interrupt Enable/Unmask (GPIO Bank0, MIO)

        Register GPIO_INT_EN_0_REG Details
        This register is used to enable or unmask a GPIO input for use as an interrupt source. Writing a 1 to any bit
        of this register enables/unmasks that signal for interrupts. Reading from this register returns an
        unpredictable value.
        This register controls bank0, which corresponds to MIO[31:0].

      Field Name          Bits     Type    Reset Value                         Description
INT_ENABLE_0             31:0      wo     0x0              Interrupt enable
                                                           0: no change
                                                           1: clear interrupt mask
                                                           Each bit configures the corresponding pin within
                                                           the 32-bit bank

<-----  ------>Register (GPIO*) INT_DIS_0    
Name                     GPIO_INT_DIS_0_REG
Software Name            INTDIS
Relative Address         0x00000214
Absolute Address         0xE000A214
Width                    32 bits
Access Type              wo
Reset Value              0x00000000
Description              Interrupt Disable/Mask (GPIO Bank0, MIO)

        Register GPIO_INT_DIS_0_REG Details
        This register is used to disable or mask a GPIO input for use as an interrupt source. Writing a 1 to any bit
        of this register disables/masks that signal for interrupts. Reading from this register returns an
        unpredictable value.
        This register controls bank0, which corresponds to MIO[31:0].

      Field Name          Bits     Type    Reset Value                         Description
INT_DISABLE_0            31:0      wo     0x0              Interrupt disable
                                                           0: no change
                                                           1: set interrupt mask
                                                           Each bit configures the corresponding pin within
                                                           the 32-bit bank

<-----  ------>Register (GPIO*) INT_STAT_0    
Name                     GPIO_INT_STAT_0_REG

Software Name            INTSTS
Relative Address          0x00000218
Absolute Address         0xE000A218
Width                     32 bits
Access Type               wtc
Reset Value               0x00000000
Description               Interrupt Status (GPIO Bank0, MIO)

        Register GPIO_INT_STAT_0_REG Details
        This registers shows if an interrupt event has occurred or not. Writing a 1 to a bit in this register clears the
        interrupt status for that bit. Writing a 0 to a bit in this register is ignored.
        This register controls bank0, which corresponds to MIO[31:0].

      Field Name           Bits     Type    Reset Value                         Description
INT_STATUS_0             31:0       wtc    0x0              Interrupt status
                                                            Upon read:
                                                            0: no interrupt
                                                            1: interrupt event has occurred
                                                            Upon write:
                                                            0: no action
                                                            1: clear interrupt status bit
                                                            Each bit configures the corresponding pin within
                                                            the 32-bit bank

<-----  ------>Register (GPIO*) INT_TYPE_0    
Name                      GPIO_INT_TYPE_0_REG
Software Name             INTTYPE
Relative Address          0x0000021C
Absolute Address         0xE000A21C
Width                     32 bits
Access Type              rw
Reset Value               0xFFFFFFFF
Description               Interrupt Type (GPIO Bank0, MIO)

        Register GPIO_INT_TYPE_0_REG Details
        This register controls whether the interrupt is edge sensitive or level sensitive.
        This register controls bank0, which corresponds to MIO[31:0].

      Field Name          Bits     Type    Reset Value                          Description
INT_TYPE_0               31:0      rw     0xFFFFFFFF       Interrupt type
                                                           0: level-sensitive
                                                           1: edge-sensitive
                                                           Each bit configures the corresponding pin within
                                                           the 32-bit bank

<-----  ------>Register (GPIO*) INT_POLARITY_0    
Name                     GPIO_INT_POLARITY_0_REG
Software Name            INTPOL
Relative Address         0x00000220
Absolute Address         0xE000A220
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Interrupt Polarity (GPIO Bank0, MIO)

        Register GPIO_INT_POLARITY_0_REG Details
        This register controls whether the interrupt is active-low or active high (or falling-edge sensitive or
        rising-edge sensitive).
        This register controls bank0, which corresponds to MIO[31:0].

      Field Name          Bits     Type    Reset Value                          Description
INT_POL_0                31:0      rw     0x0              Interrupt polarity
                                                           0: active low or falling edge
                                                           1: active high or rising edge
                                                           Each bit configures the corresponding pin within
                                                           the 32-bit bank

<-----  ------>Register (GPIO*) INT_ANY_0    
Name                     GPIO_INT_ANY_0_REG
Software Name            INTANY
Relative Address         0x00000224
Absolute Address         0xE000A224
Width                    32 bits
Access Type              rw
Reset Value              0x00000000

Description              Interrupt Any Edge Sensitive (GPIO Bank0, MIO)

        Register GPIO_INT_ANY_0_REG Details
        If INT_TYPE is set to edge sensitive, then this register enables an interrupt event on both rising and falling
        edges. This register is ignored if INT_TYPE is set to level sensitive.
        This register controls bank0, which corresponds to MIO[31:0].

      Field Name          Bits     Type    Reset Value                        Description
INT_ON_ANY_0             31:0      rw     0x0              Interrupt edge triggering mode
                                                           0: trigger on single edge, using configured
                                                           interrupt polarity
                                                           1: trigger on both edges
                                                           Each bit configures the corresponding pin within
                                                           the 32-bit bank

                   <-----  ------>Register (GPIO*) DIRM_1

Name                     GPIO_DIRM_1_REG
Relative Address         0x00000244
Absolute Address         0xE000A244
Width                    22 bits
Access Type              rw
Reset Value              0x00000000
Description              Direction mode (GPIO Bank1, MIO)

        Register GPIO_DIRM_1_REG Details
        This register operates in exactly the same manner as DIRM_0, except that it reflects bank1, which
        corresponds to MIO[53:32].

      Field Name          Bits     Type    Reset Value                        Description
DIRECTION_1              21:0      rw     0x0              Operation is the same as
                                                           DIRM_0[DIRECTION_0]

                   <-----  ------>Register (GPIO*) OEN_1

Name                     GPIO_OEN_1_REG
Relative Address         0x00000248
Absolute Address         0xE000A248
Width                    22 bits
Access Type              rw
Reset Value              0x00000000

Description             Output enable (GPIO Bank1, MIO)

        Register GPIO_OEN_1_REG Details
        This register operates in exactly the same manner as OEN_0, except that it reflects bank1, which
        corresponds to MIO[53:32].

      Field Name         Bits     Type    Reset Value                      Description
OP_ENABLE_1             21:0      rw     0x0             Operation is the same as OEN_0[OP_ENABLE_0]

                   <-----  ------>Register (GPIO*) INT_MASK_1

Name                    GPIO_INT_MASK_1_REG
Relative Address        0x0000024C
Absolute Address        0xE000A24C
Width                   22 bits
Access Type             ro
Reset Value             0x00000000
Description             Interrupt Mask Status (GPIO Bank1, MIO)

        Register GPIO_INT_MASK_1_REG Details
        This register operates in exactly the same manner as INT_MASK_0, except that it reflects bank1, which
        corresponds to MIO[53:32].

      Field Name         Bits     Type    Reset Value                      Description
INT_MASK_1              21:0      ro     0x0             Operation is the same as
                                                         INT_MASK_0[INT_MASK_0]

                   <-----  ------>Register (GPIO*) INT_EN_1

Name                    GPIO_INT_EN_1_REG
Relative Address        0x00000250
Absolute Address        0xE000A250
Width                   22 bits
Access Type             wo
Reset Value             0x00000000
Description             Interrupt Enable/Unmask (GPIO Bank1, MIO)

        Register GPIO_INT_EN_1_REG Details
        This register operates in exactly the same manner as INT_EN_0, except that it reflects bank1, which
        corresponds to MIO[53:32].

      Field Name          Bits    Type    Reset Value                      Description
INT_ENABLE_1            21:0      wo     0x0             Operation is the same as
                                                         INT_EN_0[INT_ENABLE_0]

                   <-----  ------>Register (GPIO*) INT_DIS_1

Name                    GPIO_INT_DIS_1_REG
Relative Address        0x00000254
Absolute Address        0xE000A254
Width                   22 bits
Access Type             wo
Reset Value             0x00000000
Description             Interrupt Disable/Mask (GPIO Bank1, MIO)

        Register GPIO_INT_DIS_1_REG Details
        This register operates in exactly the same manner as INT_DIS_0, except that it reflects bank1, which
        corresponds to MIO[53:32].

      Field Name          Bits    Type    Reset Value                      Description
INT_DISABLE_1           21:0      wo     0x0             Operation is the same as
                                                         INT_DIS_0[INT_DISABLE_0]

                   <-----  ------>Register (GPIO*) INT_STAT_1

Name                    GPIO_INT_STAT_1_REG
Relative Address        0x00000258
Absolute Address        0xE000A258
Width                   22 bits
Access Type             wtc
Reset Value             0x00000000
Description             Interrupt Status (GPIO Bank1, MIO)

        Register GPIO_INT_STAT_1_REG Details
        This register operates in exactly the same manner as INT_STAT_0, except that it reflects bank1, which
        corresponds to MIO[53:32].

      Field Name          Bits    Type    Reset Value                      Description
INT_STATUS_1            21:0      wtc    0x0             Operation is the same as
                                                         INT_STAT_0[INT_STATUS_0]

                   <-----  ------>Register (GPIO*) INT_TYPE_1

Name                    GPIO_INT_TYPE_1_REG
Relative Address        0x0000025C
Absolute Address        0xE000A25C
Width                   22 bits
Access Type             rw
Reset Value             0x003FFFFF
Description             Interrupt Type (GPIO Bank1, MIO)

        Register GPIO_INT_TYPE_1_REG Details
        This register operates in exactly the same manner as INT_TYPE_0, except that it reflects bank1, which
        corresponds to MIO[53:32].

      Field Name         Bits     Type    Reset Value                     Description
INT_TYPE_1              21:0      rw     0x3FFFFF        Operation is the same as
                                                         INT_TYPE_0[INT_TYPE_0]

                   <-----  ------>Register (GPIO*) INT_POLARITY_1

Name                    GPIO_INT_POLARITY_1_REG
Relative Address        0x00000260
Absolute Address        0xE000A260
Width                   22 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Polarity (GPIO Bank1, MIO)

        Register GPIO_INT_POLARITY_1_REG Details
        This register operates in exactly the same manner as INT_POLARITY_0, except that it reflects bank1, which
        corresponds to MIO[53:32].

      Field Name         Bits     Type    Reset Value                     Description
INT_POL_1               21:0      rw     0x0             Operation is the same as
                                                         INT_POLARITY_0[INT_POL_0]

                   <-----  ------>Register (GPIO*) INT_ANY_1

Name                    GPIO_INT_ANY_1_REG
Relative Address        0x00000264

Absolute Address        0xE000A264
Width                   22 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Any Edge Sensitive (GPIO Bank1, MIO)

        Register GPIO_INT_ANY_1_REG Details
        This register operates in exactly the same manner as INT_ANY_0, except that it reflects bank1, which
        corresponds to MIO[53:32].

      Field Name         Bits     Type    Reset Value                      Description
INT_ON_ANY_1            21:0      rw     0x0             Operation is the same as
                                                         INT_ANY_0[INT_ON_ANY_0]

                   <-----  ------>Register (GPIO*) DIRM_2

Name                    GPIO_DIRM_2_REG
Relative Address        0x00000284
Absolute Address        0xE000A284
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Direction mode (GPIO Bank2, EMIO)

        Register GPIO_DIRM_2_REG Details
        This register operates in exactly the same manner as DIRM_0, except that it reflects bank2, which
        corresponds to EMIO[31:0].

      Field Name         Bits     Type    Reset Value                      Description
DIRECTION_2             31:0      rw     0x0             Operation is the same as
                                                         DIRM_0[DIRECTION_0]

                   <-----  ------>Register (GPIO*) OEN_2

Name                    GPIO_OEN_2_REG
Relative Address        0x00000288
Absolute Address        0xE000A288
Width                   32 bits
Access Type             rw
Reset Value             0x00000000

Description             Output enable (GPIO Bank2, EMIO)

        Register GPIO_OEN_2_REG Details
        This register operates in exactly the same manner as OEN_0, except that it reflects bank2, which
        corresponds to EMIO[31:0].

      Field Name         Bits     Type    Reset Value                      Description
OP_ENABLE_2             31:0      rw     0x0             Operation is the same as OEN_0[OP_ENABLE_0]

                   <-----  ------>Register (GPIO*) INT_MASK_2

Name                    GPIO_INT_MASK_2_REG
Relative Address        0x0000028C
Absolute Address        0xE000A28C
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Interrupt Mask Status (GPIO Bank2, EMIO)

        Register GPIO_INT_MASK_2_REG Details
        This register operates in exactly the same manner as INT_MASK_0, except that it reflects bank2, which
        corresponds to EMIO[31:0].

      Field Name         Bits     Type    Reset Value                      Description
INT_MASK_2              31:0      ro     0x0             Operation is the same as
                                                         INT_MASK_0[INT_MASK_0]

                   <-----  ------>Register (GPIO*) INT_EN_2

Name                    GPIO_INT_EN_2_REG
Relative Address        0x00000290
Absolute Address        0xE000A290
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Interrupt Enable/Unmask (GPIO Bank2, EMIO)

        Register GPIO_INT_EN_2_REG Details
        This register operates in exactly the same manner as INT_EN_0, except that it reflects bank2, which
        corresponds to EMIO[31:0].

      Field Name          Bits    Type    Reset Value                      Description
INT_ENABLE_2            31:0      wo     0x0             Operation is the same as
                                                         INT_EN_0[INT_ENABLE_0]

                   <-----  ------>Register (GPIO*) INT_DIS_2

Name                    GPIO_INT_DIS_2_REG
Relative Address        0x00000294
Absolute Address        0xE000A294
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Interrupt Disable/Mask (GPIO Bank2, EMIO)

        Register GPIO_INT_DIS_2_REG Details
        This register operates in exactly the same manner as INT_DIS_0, except that it reflects bank2, which
        corresponds to EMIO[31:0].

      Field Name          Bits    Type    Reset Value                      Description
INT_DISABLE_2           31:0      wo     0x0             Operation is the same as
                                                         INT_DIS_0[INT_DISABLE_0]

                   <-----  ------>Register (GPIO*) INT_STAT_2

Name                    GPIO_INT_STAT_2_REG
Relative Address        0x00000298
Absolute Address        0xE000A298
Width                   32 bits
Access Type             wtc
Reset Value             0x00000000
Description             Interrupt Status (GPIO Bank2, EMIO)

        Register GPIO_INT_STAT_2_REG Details
        This register operates in exactly the same manner as INT_STAT_0, except that it reflects bank2, which
        corresponds to EMIO[31:0].

      Field Name          Bits    Type    Reset Value                      Description
INT_STATUS_2            31:0      wtc    0x0             Operation is the same as
                                                         INT_STAT_0[INT_STATUS_0]

                   <-----  ------>Register (GPIO*) INT_TYPE_2

Name                    GPIO_INT_TYPE_2_REG
Relative Address        0x0000029C
Absolute Address        0xE000A29C
Width                   32 bits
Access Type             rw
Reset Value             0xFFFFFFFF
Description             Interrupt Type (GPIO Bank2, EMIO)

        Register GPIO_INT_TYPE_2_REG Details
        This register operates in exactly the same manner as INT_TYPE_0, except that it reflects bank2, which
        corresponds to EMIO[31:0].

      Field Name         Bits     Type    Reset Value                     Description
INT_TYPE_2              31:0      rw     0xFFFFFFFF      Operation is the same as
                                                         INT_TYPE_0[INT_TYPE_0]

                   <-----  ------>Register (GPIO*) INT_POLARITY_2

Name                    GPIO_INT_POLARITY_2_REG
Relative Address        0x000002A0
Absolute Address        0xE000A2A0
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Polarity (GPIO Bank2, EMIO)

        Register GPIO_INT_POLARITY_2_REG Details
        This register operates in exactly the same manner as INT_POLARITY_0, except that it reflects bank2, which
        corresponds to EMIO[31:0].

      Field Name         Bits     Type    Reset Value                     Description
INT_POL_2               31:0      rw     0x0             Operation is the same as
                                                         INT_POLARITY_0[INT_POL_0]

                   <-----  ------>Register (GPIO*) INT_ANY_2

Name                    GPIO_INT_ANY_2_REG
Relative Address        0x000002A4

Absolute Address        0xE000A2A4
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Any Edge Sensitive (GPIO Bank2, EMIO)

        Register GPIO_INT_ANY_2_REG Details
        This register operates in exactly the same manner as INT_ANY_0, except that it reflects bank2, which
        corresponds to EMIO[31:0].

      Field Name         Bits     Type    Reset Value                      Description
INT_ON_ANY_2            31:0      rw     0x0             Operation is the same as
                                                         INT_ANY_0[INT_ON_ANY_0]

                   <-----  ------>Register (GPIO*) DIRM_3

Name                    GPIO_DIRM_3_REG
Relative Address        0x000002C4
Absolute Address        0xE000A2C4
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Direction mode (GPIO Bank3, EMIO)

        Register GPIO_DIRM_3_REG Details
        This register operates in exactly the same manner as DIRM_0, except that it reflects bank3, which
        corresponds to EMIO[63:32].

      Field Name         Bits     Type    Reset Value                      Description
DIRECTION_3             31:0      rw     0x0             Operation is the same as
                                                         DIRM_0[DIRECTION_0]

                   <-----  ------>Register (GPIO*) OEN_3

Name                    GPIO_OEN_3_REG
Relative Address        0x000002C8
Absolute Address        0xE000A2C8
Width                   32 bits
Access Type             rw
Reset Value             0x00000000

Description             Output enable (GPIO Bank3, EMIO)

        Register GPIO_OEN_3_REG Details
        This register operates in exactly the same manner as OEN_0, except that it reflects bank3, which
        corresponds to EMIO[63:32].

      Field Name         Bits     Type    Reset Value                      Description
OP_ENABLE_3             31:0      rw     0x0             Operation is the same as OEN_0[OP_ENABLE_0]

                   <-----  ------>Register (GPIO*) INT_MASK_3

Name                    GPIO_INT_MASK_3_REG
Relative Address        0x000002CC
Absolute Address        0xE000A2CC
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Interrupt Mask Status (GPIO Bank3, EMIO)

        Register GPIO_INT_MASK_3_REG Details
        This register operates in exactly the same manner as INT_MASK_0, except that it reflects bank3, which
        corresponds to EMIO[63:32].

      Field Name         Bits     Type    Reset Value                      Description
INT_MASK_3              31:0      ro     0x0             Operation is the same as
                                                         INT_MASK_0[INT_MASK_0]

                   <-----  ------>Register (GPIO*) INT_EN_3

Name                    GPIO_INT_EN_3_REG
Relative Address        0x000002D0
Absolute Address        0xE000A2D0
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Interrupt Enable/Unmask (GPIO Bank3, EMIO)

        Register GPIO_INT_EN_3_REG Details
        This register operates in exactly the same manner as INT_EN_0, except that it reflects bank3, which
        corresponds to EMIO[63:32].

      Field Name          Bits    Type    Reset Value                      Description
INT_ENABLE_3            31:0      wo     0x0             Operation is the same as
                                                         INT_EN_0[INT_ENABLE_0]

                   <-----  ------>Register (GPIO*) INT_DIS_3

Name                    GPIO_INT_DIS_3_REG
Relative Address        0x000002D4
Absolute Address        0xE000A2D4
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Interrupt Disable/Mask (GPIO Bank3, EMIO)

        Register GPIO_INT_DIS_3_REG Details
        This register operates in exactly the same manner as INT_DIS_0, except that it reflects bank3, which
        corresponds to EMIO[63:32].

      Field Name          Bits    Type    Reset Value                      Description
INT_DISABLE_3           31:0      wo     0x0             Operation is the same as
                                                         INT_DIS_0[INT_DISABLE_0]

                   <-----  ------>Register (GPIO*) INT_STAT_3

Name                    GPIO_INT_STAT_3_REG
Relative Address        0x000002D8
Absolute Address        0xE000A2D8
Width                   32 bits
Access Type             wtc
Reset Value             0x00000000
Description             Interrupt Status (GPIO Bank3, EMIO)

        Register GPIO_INT_STAT_3_REG Details
        This register operates in exactly the same manner as INT_STAT_0, except that it reflects bank3, which
        corresponds to EMIO[63:32].

      Field Name          Bits    Type    Reset Value                      Description
INT_STATUS_3            31:0      wtc    0x0             Operation is the same as
                                                         INT_STAT_0[INT_STATUS_0]

                   <-----  ------>Register (GPIO*) INT_TYPE_3

Name                    GPIO_INT_TYPE_3_REG
Relative Address        0x000002DC
Absolute Address        0xE000A2DC
Width                   32 bits
Access Type             rw
Reset Value             0xFFFFFFFF
Description             Interrupt Type (GPIO Bank3, EMIO)

        Register GPIO_INT_TYPE_3_REG Details
        This register operates in exactly the same manner as INT_TYPE_0, except that it reflects bank3, which
        corresponds to EMIO[63:32].

      Field Name         Bits     Type    Reset Value                     Description
INT_TYPE_3              31:0      rw     0xFFFFFFFF      Operation is the same as
                                                         INT_TYPE_0[INT_TYPE_0]

                   <-----  ------>Register (GPIO*) INT_POLARITY_3

Name                    GPIO_INT_POLARITY_3_REG
Relative Address        0x000002E0
Absolute Address        0xE000A2E0
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Polarity (GPIO Bank3, EMIO)

        Register GPIO_INT_POLARITY_3_REG Details
        This register operates in exactly the same manner as INT_POLARITY_0, except that it reflects bank3, which
        corresponds to EMIO[63:32].

      Field Name         Bits     Type    Reset Value                     Description
INT_POL_3               31:0      rw     0x0             Operation is the same as
                                                         INT_POLARITY_0[INT_POL_0]

                   <-----  ------>Register (GPIO*) INT_ANY_3

Name                    GPIO_INT_ANY_3_REG
Relative Address        0x000002E4

Absolute Address        0xE000A2E4
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Any Edge Sensitive (GPIO Bank3, EMIO)

        Register GPIO_INT_ANY_3_REG Details
        This register operates in exactly the same manner as INT_ANY_0, except that it reflects bank3, which
        corresponds to EMIO[63:32].

      Field Name         Bits     Type   Reset Value                      Description
INT_ON_ANY_3            31:0      rw     0x0             Operation is the same as
                                                         INT_ANY_0[INT_ON_ANY_0]

<---- 
<====    ====>B.20 Interconnect QoS (QOS301)
Module Name             QOS301
Base Address            0xF8946000 gpv_qos301_cpu
                        0xF8947000 gpv_qos301_dmac
                        0xF8948000 gpv_qos301_iou
Suffixes                cpu dmac iou                        
Description             AMBA Network Interconnect Advanced Quality of Service (QoS-301)
Vendor Info             ARM QoS-301

                   Register Summary

    Register Name     Address    Width   Type     Reset Value    Description
QOS_CNTL_REG         0x0000010C    32      rw    0x00000000    The QoS control register contains the enable bits for all the regulators.
QOS_MAX_OT_REG       0x00000110    32      rw    0x00000000    Maximum number of outstanding transactions
QOS_MAX_COMB_OT_REG  0x00000114    32      rw    0x00000000    Maximum number of combined outstanding transactions
QOS_AW_P_REG         0x00000118    32      rw    0x00000000    AW channel peak rate
QOS_AW_B_REG         0x0000011C    32      rw    0x00000000    AW channel burstiness allowance
QOS_AW_R_REG         0x00000120    32      rw    0x00000000    AW channel average rate
QOS_AR_P_REG         0x00000124    32      rw    0x00000000    AR channel peak rate
QOS_AR_B_REG         0x00000128    32      rw    0x00000000    AR channel burstiness allowance
QOS_AR_R_REG         0x0000012C    32      rw    0x00000000    AR channel average rate

                   <-----  ------>Register (QOS*) CNTL

Name                    QOS_CNTL_REG  
Relative Address        0x0000010C
Absolute Address        gpv_qos301_cpu: 0xF894610C
                        gpv_qos301_dmac: 0xF894710C
                        gpv_qos301_iou: 0xF894810C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000

Description              The QoS control register contains the enable bits for all the regulators.

        Register QOS_CNTL_REG Details
        By default, all of the bits are set to 0, and no regulation is enabled. Regulation only takes place when both
        the enable bit is set, and its corresponding regulation value is non-zero. The QoS regulators are reset
        whenever they are re-enabled.

      Field Name          Bits     Type     Reset Value                         Description
en_awar_ot               7         rw     0x0               Enable combined regulation of outstanding
                                                            transactions.
en_ar_ot                 6         rw     0x0               Enable regulation of outstanding read
                                                            transactions.
en_aw_ot                 5         rw     0x0               Enable regulation of outstanding write
                                                            transactions.
reserved                 4:3       rw     0x0               Reserved
en_awar_rate             2         rw     0x0               Enable combined AW/AR rate regulation.
en_ar_rate               1         rw     0x0               Enable AR rate regulation.
en_aw_rate               0         rw     0x0               Enable AW rate regulation.

                   <-----  ------>Register (QOS*) MAX_OT

Name                     QOS_MAX_OT_REG  
Relative Address         0x00000110
Absolute Address         gpv_qos301_cpu: 0xF8946110
                         gpv_qos301_dmac: 0xF8947110
                         gpv_qos301_iou: 0xF8948110
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Maximum number of outstanding transactions

        Register QOS_MAX_OT_REG Details
        The maximum number of outstanding transactions register enables you to program the maximum number
        of address requests for the AR and AW channels. The outstanding transaction limits have an integer part
        and a fractional part.

        A value of 0 for both the integer and fractional parts disables the programmable regulation so that the
        NIC-301 base product configuration limits apply.
        A value of 0 for the fractional part programs disables the regulation of fractional outstanding transactions.
        The AW and AR outstanding transaction limits are enabled when you set the corresponding en_aw_ot or
        en_ar_ot control bits of the QoS control register.

      Field Name          Bits     Type     Reset Value                         Description
ar_max_oti               29:24     rw     0x0               Integer part of max outstanding AR addresses.
ar_max_otf               23:16     rw     0x0               Fraction part of max outstanding AR addresses.
aw_max_oti               13:8      rw     0x0               Integer part of max outstanding AW addresses.
aw_max_otf               7:0       rw     0x0               Fraction part of max outstanding AW addresses.

                   <-----  ------>Register (QOS*) MAX_COMB_OT

Name                     QOS_MAX_COMB_OT_REG  
Relative Address         0x00000114
Absolute Address         gpv_qos301_cpu: 0xF8946114
                         gpv_qos301_dmac: 0xF8947114
                         gpv_qos301_iou: 0xF8948114
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Maximum number of combined outstanding transactions

        Register QOS_MAX_COMB_OT_REG Details
        The maximum combined outstanding transactions register enables you to program the maximum number
        of address requests for the AR and AW channels. The combined limit is applied after any individual
        channel limits.

        A value of 0 for both the integer and fractional parts disables the programmable regulation so that the
        configuration limits apply.
        A value of 0 for the fractional part programs disables the regulation of fractional outstanding transactions.
        The regulation of the combined outstanding transaction limit also requires that you set the en_awar_ot
        control bit of the QoS control register.

      Field Name          Bits     Type    Reset Value                       Description
awar_max_oti             14:8      rw     0x0              Integer part of max combined outstanding
                                                           AW/AR addresses.
awar_max_otf             7:0       rw     0x0              Fraction part of max combined outstanding
                                                           AW/AR addresses.

                   <-----  ------>Register (QOS*) AW_P*

Name                     QOS_AW_P_REG  
Relative Address         0x00000118
Absolute Address         gpv_qos301_cpu: 0xF8946118
                         gpv_qos301_dmac: 0xF8947118
                         gpv_qos301_iou: 0xF8948118

Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             AW channel peak rate

        Register QOS_AW_P_REG Details

      Field Name         Bits     Type   Reset Value                         Description
VAL                        31:24     rw     0x0           channel peak rate. 8-bit fraction of the number of
                                                          transfers per cycle. A value of 0x80 (decimal 0.5)
                                                          sets a rate of one transaction every 2 cycles. A
                                                          value of 0x40 sets a rate of one transaction every 4
                                                          cycles, etc.

                   <-----  ------>Register (QOS*) AW_B*

Name                    QOS_AW_B_REG  
Relative Address        0x0000011C
Absolute Address        gpv_qos301_cpu: 0xF894611C
                        gpv_qos301_dmac: 0xF894711C
                        gpv_qos301_iou: 0xF894811C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             AW channel burstiness allowance

        Register QOS_AW_B_REG Details

      Field Name         Bits     Type   Reset Value                         Description
VAL                        15:0      rw     0x0              channel burstiness (integer number of transfers)

                   <-----  ------>Register (QOS*) AW_R*

Name                    QOS_AW_R_REG  
Relative Address        0x00000120
Absolute Address        gpv_qos301_cpu: 0xF8946120
                        gpv_qos301_dmac: 0xF8947120
                        gpv_qos301_iou: 0xF8948120
Width                   32 bits
Access Type             rw

Reset Value             0x00000000
Description             AW channel average rate

        Register QOS_AW_R_REG Details

      Field Name         Bits     Type   Reset Value                        Description
VAL                        31:20     rw     0x0          channel average rate. 12-bit fraction of the
                                                         number of transfers per cycle. A value of 0x800
                                                         (decimal 0.5) sets a rate of one transaction every 2
                                                         cycles. A value of 0x400 sets a rate of one
                                                         transaction every 4 cycles, etc.

                   <-----  ------>Register (QOS*) AR_P*

Name                    QOS_AR_P_REG  
Relative Address        0x00000124
Absolute Address        gpv_qos301_cpu: 0xF8946124
                        gpv_qos301_dmac: 0xF8947124
                        gpv_qos301_iou: 0xF8948124
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             AR channel peak rate

        Register QOS_AR_P_REG Details

      Field Name         Bits     Type   Reset Value                        Description
VAL                        31:24     rw     0x0          channel peak rate. 8-bit fraction of the number of
                                                         transfers per cycle. A value of 0x80 (decimal 0.5)
                                                         sets a rate of one transaction every 2 cycles. A
                                                         value of 0x40 sets a rate of one transaction every 4
                                                         cycles, etc.

                   <-----  ------>Register (QOS*) AR_B*

Name                    QOS_AR_B_REG  
Relative Address        0x00000128
Absolute Address        gpv_qos301_cpu: 0xF8946128
                        gpv_qos301_dmac: 0xF8947128
                        gpv_qos301_iou: 0xF8948128
Width                   32 bits
Access Type             rw

Reset Value                0x00000000
Description                AR channel burstiness allowance

        Register QOS_AR_B_REG Details

      Field Name            Bits     Type   Reset Value                         Description
VAL                           15:0      rw     0x0              channel burstiness (integer number of transfers)

                   <-----  ------>Register (QOS*) AR_R*

Name                       QOS_AR_R_REG  
Relative Address           0x0000012C
Absolute Address           gpv_qos301_cpu: 0xF894612C
                           gpv_qos301_dmac: 0xF894712C
                           gpv_qos301_iou: 0xF894812C
Width                      32 bits
Access Type                rw
Reset Value                0x00000000
Description                AR channel average rate

        Register QOS_AR_R_REG Details

    Usage Example:
    * Peak = 2 (or 1 in 128)
    * Burstiness = 5
    * Average = 10 (or 1 in 409)
    This allows an issuing rate of 1 in 128 until the burstiness allowance of 5 outstanding transactions is
    reached. Then the average issuing rate of 1 in 409 takes effect until the number of outstanding transactions
    drops below 5.


      Field Name            Bits     Type   Reset Value                         Description
VAL                        31:20     rw     0x0              channel average rate. 12-bit fraction of the
                                                             number of transfers per cycle. A value of 0x800
                                                             (decimal 0.5) sets a rate of one transaction every 2
                                                             cycles. A value of 0x400 sets a rate of one
                                                             transaction every 4 cycles, etc.

<---- 
<====    ====>B.21 NIC301 Address Region Control (GPV_TRUSTZONE)
Module Name              GPV_TRUSTZONE
Software Name            XARC
Base Address             0xF8900000 gpv_trustzone
Description              AMBA NIC301 TrustZone. NIC301 Address Region Control (nic301_addr_region_ctrl_registers)
Vendor Info              ARM

                   Register Summary

    Register Name                Address        Width   Type    Reset Value               Description
GPV_TZONE_SECURITY_GP0_AXI_REG  0x0000001C         1       wo      0x00000000     M_AXI_GP0 security setting
GPV_TZONE_SECURITY_GP1_AXI_REG  0x00000020         1       wo      0x00000000     M_AXI_GP1 security setting

                   <-----  ------>Register (GPV_TZONE*) SECURITY_GP0_AXI

Name                     GPV_TZONE_SECURITY_GP0_AXI_REG
Relative Address         0x0000001C
Absolute Address         0xF890001C
Width                    1 bits
Access Type              wo
Reset Value              0x00000000
Description              M_AXI_GP0 security setting

          Register GPV_TZONE_SECURITY_GP0_AXI_REG Details

      Field Name          Bits    Type      Reset Value                        Description
gp0_axi                  0        wo        0x0            Controls the transactions from M_AXI_GP0 to PL:
                                                           0 - Always secure
                                                           1 - Always non-secure.

                   <-----  ------>Register (GPV_TZONE*) SECURITY_GP1_AXI

Name                     GPV_TZONE_SECURITY_GP1_AXI_REG 
Relative Address         0x00000020
Absolute Address         0xF8900020

Width                    1 bits
Access Type              wo
Reset Value              0x00000000
Description              M_AXI_GP1 security setting

          Register GPV_TZONE_SECURITY_GP1_AXI_REG Details

      Field Name          Bits    Type   Reset Value                       Description
gp1_axi                  0        wo     0x0           Controls the transactions from M_AXI_GP1 to PL:
                                                       0 - Always secure
                                                       1 - Always non-secure.

<---- 
<====    ====>B.22 I2C Controller (I2C)
Module Name             IIC
Software Name           XIICPS
Base Address            0xE0004000 i2c0
                        0xE0005000 i2c1
Suffixes                0 1
Description             Inter Integrated Circuit (I2C)
Vendor Info             Cadence IIC

                   Register Summary

    Register Name          Address         Width   Type    Reset Value             Description
I2C_CTRL_REG            0x00000000         16      mixed   0x00000000    Control Register
I2C_STS_REG             0x00000004         16      ro      0x00000000    Status register
I2C_ADDR_REG            0x00000008         16      mixed   0x00000000    IIC Address register
I2C_DATA_REG            0x0000000C         16      mixed   0x00000000    IIC data register
I2C_INT_STS_REG         0x00000010         16      mixed   0x00000000    IIC interrupt status register
I2C_TRSIZE_REG          0x00000014         8       rw      0x00000000    Transfer Size Register
I2C_SLVMON_PAUSE_REG    0x00000018         8       mixed   0x00000000    Slave Monitor Pause Register
I2C_TIMEOUT_REG         0x0000001C         8       rw      0x0000001F    Time out register
I2C_INT_MASK_REG        0x00000020         16      ro      0x000002FF    Interrupt mask register
I2C_INT_EN_REG          0x00000024         16      mixed   0x00000000    Interrupt Enable Register
I2C_INT_DISE_REG        0x00000028         16      mixed   0x00000000    Interrupt Disable Register

<-----  ------>Register (I2C*) CTRL*    
Name                    I2C_CTRL_REG
Software Name           CR
Relative Address        0x00000000
Absolute Address        i2c0: 0xE0004000
                        i2c1: 0xE0005000
Width                   16 bits
Access Type             mixed
Reset Value             0x00000000
Description             Control Register

        Register I2C_CTRL_REG Details

      Field Name         Bits   Type    Reset Value                         Description
divisor_a               15:14   rw      0x0           Divisor for stage A clock divider.
(DIV_A)                                               0 - 3: Divides the input pclk frequency by
                                                      divisor_a + 1.
divisor_b               13:8    rw      0x0           Divisor for stage B clock divider.
(DIV_B)                                               0 - 63 : Divides the output frequency from
                                                      divisor_a by divisor_b + 1.
reserved                7       ro      0x0           Reserved, read as zero, ignored on write.
CLR_FIFO                6       rw      0x0           1 - initializes the FIFO to all zeros and clears the
                                                      transfer size register. Automatically gets cleared
                                                      on the next APB clock after
                                                      being set.
SLVMON                  5       rw      0x0           Slave monitor mode
                                                      1 - monitor mode.
                                                      0 - normal operation.
HOLD                    4       rw      0x0           hold_bus
                                                      1 - when no more data is available for transmit or
                                                      no more data can be received, hold the sclk line
                                                      low until serviced by the host.
                                                      0 - allow the transfer to terminate as soon as all the
                                                      data has been transmitted or received.
ACK_EN                  3       rw      0x0           This bit needs to be set to 1
(ACKEN)                                               1 - acknowledge enabled, ACK transmitted
                                                      0 - acknowledge disabled, NACK transmitted.
NEA                     2       rw      0x0           Addressing mode: This bit is used in master
                                                      mode only.
                                                      1 - normal (7-bit) address
                                                      0 - reserved
MS                      1       rw      0x0           Overall interface mode:
                                                      1 - master
                                                      0 - slave
RW                      0       rw      0x0           Direction of transfer:
(RD_WR)                                               This bit is used in master mode only.
                                                      1 - master receiver
                                                      0 - master transmitter.

<-----  ------>Register (I2C*) STS    
Name                    I2C_STS_REG
Software Name           SR
Relative Address        0x00000004
Absolute Address        i2c0: 0xE0004004
                        i2c1: 0xE0005004
Width                   16 bits
Access Type             ro
Reset Value             0x00000000
Description             Status register

        Register I2C_STS_REG Details

      Field Name         Bits     Type     Reset Value                       Description
reserved                15:9      ro       0x0           Reserved, read as zero, ignored on write.
BA                      8         ro       0x0           Bus Active
                                                         1 - ongoing transfer on the I2C bus.
RXOVF                   7         ro       0x0           Receiver Overflow
                                                         1 - This bit is set whenever FIFO is full and a new
                                                         byte is received. The new byte is not
                                                         acknowledged and contents of the FIFO remains
                                                         unchanged.
TXDV                    6         ro       0x0           Transmit Data Valid - SW should not use this to
                                                         determine data completion, it is the RAW value
                                                         on the interface.
                                                         Please use COMP in the ISR.
                                                         1 - still a byte of data to be transmitted by the
                                                         interface.
RXDV                    5         ro       0x0           Receiver Data Valid
                                                         1 -valid, new data to be read from the interface.
reserved                4         ro       0x0           Reserved, read as zero, ignored on write.
RXRW                    3         ro       0x0           RX read_write
                                                         1 - mode of the transmission received from a
                                                         master.
reserved                2:0       ro       0x0           Reserved, read as zero, ignored on write.

<-----  ------>Register (I2C*) ADDR_REG    
Name                    I2C_ADDR_REG
Software Name           ADDR
Relative Address        0x00000008
Absolute Address        i2c0: 0xE0004008
                        i2c1: 0xE0005008
Width                   16 bits
Access Type             mixed
Reset Value             0x00000000
Description             IIC Address register

        Register I2C_ADDR_REG Details

      Field Name         Bits     Type      Reset Value                      Description
reserved                15:10     ro        0x0           Reserved, read as zero, ignored on write.
ADDR                    9:0       rw        0x0           Address
(MASK)                                                    0 - 1024: Normal addressing mode uses add[6:0].
                                                          Extended addressing mode uses add[9:0].

<-----  ------>Register (I2C*) DATA
Name                    I2C_DATA_REG
Software Name           DATA
Relative Address        0x0000000C
Absolute Address        i2c0: 0xE000400C
                        i2c1: 0xE000500C
Width                   16 bits
Access Type             mixed
Reset Value             0x00000000
Description             IIC data register

        Register I2C_DATA_REG Details

      Field Name         Bits     Type      Reset Value                      Description
reserved                15:8      ro        0x0
DATA                    7:0       rw        0x0           data
(MASK)                                                    0 -255: When written to, the data register sets data
                                                          to transmit. When read from, the data register
                                                          reads the last received byte of data.

<-----  ------>Register (I2C*) INT_STS*
Name                    I2C_INT_STS_REG
Software Name           ISR
Relative Address        0x00000010
Absolute Address        i2c0: 0xE0004010
                        i2c1: 0xE0005010
Width                   16 bits
Access Type             mixed
Reset Value             0x00000000
Description             IIC interrupt status register

        Register I2C_INT_STS_REG Details

      Field Name         Bits     Type     Reset Value                       Description
reserved                15:10     ro      0x0            Reserved, read as zero, ignored on write.
ARB_LOST                9         wtc     0x0            arbitration lost
(IXR_ARB_LOST)                                           1 = master loses bus ownership during a transfer
                                                         due to ongoing arbitration
reserved                8         ro      0x0            Reserved, read as zero, ignored on write.
RX_UNF                  7         wtc     0x0             FIFO receive underflow
(IXR_RX_UNF)                                             1 = host attempts to read from the I2C data
                                                         register more times than the value of the transfer
                                                         size register plus one
TX_OVF                  6         wtc     0x0            FIFO transmit overflow
(IXR_TX_OVR)                                             1 = host attempts to write to the I2C data register
                                                         more times than the FIFO depth
RX_OVF                  5         wtc     0x0            Receive overflow
(IXR_RX_OVR)                                             1 = This bit is set whenever FIFO is full and a new
                                                         byte is received. The new byte is not
                                                         acknowledged and contents of the FIFO remains
                                                         unchanged.
SLV_RDY                 4         wtc     0x0            Monitored slave ready
(IXR_SLV_RDY)                                            1=
                                                         addressed slave returns ACK.
TO                      3         wtc     0x0            Transfer time out
(IXR_TO)                                                 1=
                                                         I2C sclk line is kept low for longer time
NACK                    2         wtc     0x0             Transfer not acknowledged
(IXR_NACK)                                               1 = slave responds with a NACK or master
                                                         terminates the transfer before all data is supplied
DATA                    1         wtc     0x0            More data
(IXR_DATA)                                               1=
                                                         Data being sent or received
COMP                    0         wtc     0x0            Transfer complete
(IXR_COMP)                                               1=
                                                         transfer is complete

<-----  ------>Register (I2C*) TRSIZE_REG
Name                      I2C_TRSIZE_REG
Software Name             TRANS_SIZE
Relative Address          0x00000014
Absolute Address          i2c0: 0xE0004014
                          i2c1: 0xE0005014
Width                     8 bits
Access Type               rw
Reset Value               0x00000000
Description               Transfer Size Register

        Register I2C_TRSIZE_REG Details
        This register's meaning varies according to the operating mode as follows:
        * Master transmitter mode: number of data bytes still not transmitted minus one
        * Master receiver mode: number of data bytes that are still expected to be received
        * Slave transmitter mode: number of bytes remaining in the FIFO after the master terminates the transfer
        * Slave receiver mode: number of valid data bytes in the FIFO
        This register is cleared if CLR_FIFO bit in the control register is set.

      Field Name           Bits    Type      Reset Value                       Description
Transfer_Size             7:0      rw        0x0             Transfer Size
(MASK)                                                       0-255

<-----  ------>Register (I2C*) SLVMON_PAUSE
Name                      I2C_SLVMON_PAUSE_REG
Software Name             SLV_PAUSE
Relative Address          0x00000018
Absolute Address          i2c0: 0xE0004018
                          i2c1: 0xE0005018
Width                     8 bits
Access Type               mixed
Reset Value               0x00000000
Description               Slave Monitor Pause Register

        Register I2C_SLVMON_PAUSE_REG Details

      Field Name         Bits     Type      Reset Value                      Description
reserved                7:4       ro        0x0           Reserved, read as zero, ignored on write.
SLVMON_Pause            3:0       rw        0x0           pause interval
(MASK)                                                    0 - 7: pause interval

<-----  ------>Register (I2C*) TIMEOUT
Name                    I2C_TIMEOUT_REG0
Software Name           TIME_OUT
Relative Address        0x0000001C
Absolute Address        i2c0: 0xE000401C
                        i2c1: 0xE000501C
Width                   8 bits
Access Type             rw
Reset Value             0x0000001F
Description             Time out register

        Register I2C_TIMEOUT_REG0 Details

      Field Name         Bits     Type      Reset Value                      Description
TIMEOUT                 7:0       rw        0x1F          Time Out
(MASK)                                                    255 - 31 : value of time out register

<-----  ------>Register (I2C*) INT_MASK*
Name                    I2C_INT_MASK_REG
Software Name           IMR
Relative Address        0x00000020
Absolute Address        i2c0: 0xE0004020
                        i2c1: 0xE0005020
Width                   16 bits
Access Type             ro
Reset Value             0x000002FF
Description             Interrupt mask register

        Register I2C_INT_MASK_REG Details
        Each bit in this register corresponds to a bit in the interrupt status register. If bit i in the interrupt mask
        register is set, the corresponding bit in the interrupt status register is ignored. Otherwise, an interrupt is
        generated whenever bit i in the interrupt status register is set.
        Bits in this register are set through a write to the interrupt disable register and are cleared through a write
        to the interrupt enable register.
        All mask bits are set and all interrupts are disabled after reset.
        Interrupt mask register has the same format as the interrupt status register.

      Field Name           Bits    Type     Reset Value                         Description
reserved                  15:10   ro       0x0              Reserved, read as zero, ignored on write.
ARB_LOST                  9       ro       0x1              arbitration lost
(IXR_ARB_LOST)                                              1 = Mask this interrupt
                                                            0 = unmask this interrupt
reserved                  8       ro       0x0              Reserved, read as zero, ignored on write.
RX_UNF                    7       ro       0x1              FIFO receive underflow
(IXR_RX_UNF)                                                1 = Mask this interrupt
                                                            0 = unmask this interrupt
TX_OVF                    6       ro       0x1              FIFO transmit overflow
(IXR_TX_OVR)                                                1 = Mask this interrupt
                                                            0 = unmask this interrupt
RX_OVF                    5       ro       0x1              Receive overflow
(IXR_RX_OVR)                                                1 = Mask this interrupt
                                                            0 = unmask this interrupt
SLV_RDY                   4       ro       0x1              Monitored slave ready
(IXR_SLV_RDY)                                               1 = Mask this interrupt
                                                            0 = unmask this interrupt
TO                        3       ro       0x1              Transfer time out
(IXR_TO)                                                    1 = Mask this interrupt
                                                            0 = unmask this interrupt
NACK                      2       ro       0x1              Transfer not acknowledged
(IXR_NACK)                                                  1 = Mask this interrupt
                                                            0 = unmask this interrupt
DATA                      1       ro       0x1              More data
(IXR_DATA)                                                  1 = Mask this interrupt
                                                            0 = unmask this interrupt
COMP                      0       ro       0x1              Transfer complete
(IXR_COMP)                                                  1 = Mask this interrupt
                                                            0 = unmask this interrupt

<-----  ------>Register (I2C*) INT_EN*    
Name                     I2C_INT_EN_REG
Software Name            IER
Relative Address         0x00000024
Absolute Address         i2c0: 0xE0004024
                         i2c1: 0xE0005024
Width                    16 bits
Access Type              mixed
Reset Value              0x00000000
Description              Interrupt Enable Register

        Register I2C_INT_EN_REG Details
        This register has the same format as the interrupt status register.
        Setting a bit in the interrupt enable register clears the corresponding mask bit in the interrupt mask register,
        effectively enabling corresponding interrupt to be generated.

      Field Name           Bits    Type     Reset Value                         Description
reserved                 15:10     ro       0x0             Reserved, read as zero, ignored on write.
ARB_LOST                 9         wo       0x0             arbitration lost
(IXR_ARB_LOST)                                              1 = enable this interrupt
reserved                 8         ro       0x0             Reserved, read as zero, ignored on write.
RX_UNF                   7         wo       0x0             FIFO receive underflow
(IXR_RX_UNF)                                                1 = enable this interrupt
TX_OVF                   6         wo       0x0             FIFO transmit overflow
(IXR_TX_OVR)                                                1 = enable this interrupt
RX_OVF                   5         wo       0x0             Receive overflow
(IXR_RX_OVR)                                                1 = enable this interrupt
SLV_RDY                  4         wo       0x0             Monitored slave ready
(IXR_SLV_RDY)                                               1 = enable this interrupt
TO                       3         wo       0x0             Transfer time out
(IXR_TO)                                                    1 = enable this interrupt
NACK                     2         wo       0x0             Transfer not acknowledged
(IXR_NACK)                                                  1 = enable this interrupt
DATA                     1         wo       0x0             More data
(IXR_DATA)                                                  1 = enable this interrupt
COMP                     0         wo       0x0             Transfer complete
(IXR_COMP)                                                  Will be set when transfer is complete
                                                            1 = enable this interrupt

<-----  ------>Register (I2C*) INT_DIS*    
Name                     I2C_INT_DIS_REG0
Software Name            IDR
Relative Address         0x00000028
Absolute Address         i2c0: 0xE0004028
                         i2c1: 0xE0005028
Width                    16 bits
Access Type              mixed
Reset Value              0x00000000
Description              Interrupt Disable Register

        Register I2C_INT_DIS_REG0 Details
        This register has the same format as the interrupt status register.
        Setting a bit in the interrupt disable register sets the corresponding mask bit in the interrupt mask register,
        effectively disabling corresponding interrupt to be generated.

      Field Name          Bits     Type     Reset Value                         Description
reserved                 15:10     ro       0x0             Reserved, read as zero, ignored on write.
ARB_LOST                 9         wo       0x0             arbitration lost
(IXR_ARB_LOST)                                              1 = disable this interrupt
reserved                 8         ro       0x0             Reserved, read as zero, ignored on write.
RX_UNF                   7         wo       0x0             FIFO receive underflow
(IXR_RX_UNF)                                                1 = disable this interrupt
TX_OVF                   6         wo       0x0             FIFO transmit overflow
(IXR_TX_OVR)                                                1 = disable this interrupt
RX_OVF                   5         wo       0x0             Receive overflow
(IXR_RX_OVR)                                                1 = disable this interrupt
SLV_RDY                  4         wo       0x0             Monitored slave ready
(IXR_SLV_RDY)                                               1 = disable this interrupt
TO                       3         wo       0x0             Transfer time out
(IXR_TO)                                                    1 = disable this interrupt
NACK                     2         wo       0x0             Transfer not acknowledged
(IXR_NACK)                                                  1 = disable this interrupt

      Field Name         Bits   Type    Reset Value                       Description
DATA                    1       wo     0x0            Master Write or Slave Transmitter
(IXR_DATA)                                            Master Read or Slave Receiver
                                                      1 = disable this interrupt
COMP                    0       wo     0x0            Transfer complete
(IXR_COMP)                                            Will be set when transfer is complete
                                                      1 = disable this interrupt

<---- 

<====    ====>B.23 L2 Cache (L2CACHE)
Module Name             L2CACHE
Base Address            0xF8F02000 l2cache
Description             L2 cache PL310
Vendor Info             ARM

                   Register Summary
    Register Name                 Address        Width   Type    Reset Value             Description
L2C_REG0_CACHE_ID_REG            0x00000000       32      mixed   0x410000C8   cache ID register.
L2C_REG0_CACHE_TYPE_REG          0x00000004       32      mixed   0x9E300300   cache type register.
L2C_REG1_CTRL_REG                0x00000100       32      mixed   0x00000000   control register, reset value: 0x0.
L2C_REG1_AUX_CTRL_REG            0x00000104       32      mixed   0x02060000   auxilary control register.
L2C_REG1_TAG_RAM_CTRL_REG        0x00000108       32      mixed   0x00000777   Configures Tag RAM latencies.
L2C_REG1_DATA_RAM_CTRL_REG       0x0000010C       32      mixed   0x00000777   configures data RAM latencies.
L2C_REG2_EV_CNT_CTRL_REG         0x00000200       32      mixed   0x00000000   Permits the event counters to be enabled and reset.
L2C_REG2_EV_CNT1_CFG_REG         0x00000204       32      mixed   0x00000000   Enables event counter 1 to be driven by a specific event.
L2C_REG2_EV_CNT0_CFG_REG         0x00000208       32      mixed   0x00000000   Enables event counter 0 to be driven by a specific event.
L2C_REG2_EV_CNT1_REG             0x0000020C       32      rw      0x00000000   Enable the programmer to read off the counter value. 
L2C_REG2_EV_CNT0_REG             0x00000210       32      rw      0x00000000   Enable the programmer to read off the counter value.
L2C_REG2_INT_MASK_REG            0x00000214       32      mixed   0x00000000   This register enables or masks interrupts from being triggered on the external pins of the cache controller. 
L2C_REG2_INT_MASK_STS_REG        0x00000218       32      mixed   0x00000000   This register is a read-only.It returns the masked interrupt status.
L2C_REG2_INT_RAW_STS_REG         0x0000021C       32      mixed   0x00000000   The Raw Interrupt Status Register enables the interrupt status that excludes the masking logic.
L2C_REG2_INT_CLEAR_REG           0x00000220       32      mixed   0x00000000   Clears the Raw Interrupt Status Register bits.
L2C_REG7_CACHE_SYNC_REG          0x00000730       32      mixed   0x00000000   Drain the STB. Operation complete when all buffers, LRB, LFB, STB, and EB, are empty
L2C_REG7_INV_PA_REG              0x00000770       32      mixed   0x00000000   Invalidate Line by PA: Specific L2 cache line is marked as not valid
L2C_REG7_INV_WAY_REG             0x0000077C       32      mixed   0x00000000   Invalidate by Way Invalidate all data in specified ways, including dirty data.
L2C_REG7_CLEAN_PA_REG            0x000007B0       32      mixed   0x00000000   Clean Line by PA Write the specific L2 cache line to L3 main memory if the line is marked as valid and dirty.
L2C_REG7_CLEAN_INDEX_REG         0x000007B8       32      mixed   0x00000000   Clean Line by Set/Way Write the specific L2 cache line within the specified way to L3 main memory if the line is marked as valid and dirty.
L2C_REG7_CLEAN_WAY_REG           0x000007BC       32      mixed   0x00000000   Clean by Way Writes each line of the specified L2 cache ways to L3 main memory if the line is marked as valid and dirty.
L2C_REG7_CLEAN_INV_PA_REG        0x000007F0       32      mixed   0x00000000   Clean and Invalidate Line by PA Write the specific L2 cache line to L3 main memory if the line is marked as valid and dirty.
L2C_REG7_CLEAN_INV_INDEX_REG     0x000007F8       32      mixed   0x00000000   Clean and Invalidate Line by Set/Way Write the specific L2 cache line within the specified way to L3 main memory if the line is marked as valid and dirty.
L2C_REG7_CLEAN_INV_WAY_REG       0x000007FC       32      mixed   0x00000000   Clean and Invalidate by Way Writes each line of the specified L2 cache ways to L3 main memory if the line is marked as valid and dirty.
L2C_REG9_D_LOCKDOWN0_REG         0x00000900       32      mixed   0x00000000   All reg9 registers can prevent new addresses from being allocated and can also prevent data from being evicted out of the L2 cache.
L2C_REG9_I_LOCKDOWN0_REG         0x00000904       32      mixed   0x00000000   Instruction lock down 0
L2C_REG9_D_LOCKDOWN1_REG         0x00000908       32      mixed   0x00000000   Data lock down 1
L2C_REG9_I_LOCKDOWN1_REG         0x0000090C       32      mixed   0x00000000   Instruction lock down 1
L2C_REG9_D_LOCKDOWN2_REG         0x00000910       32      mixed   0x00000000   Data lock down 2
L2C_REG9_I_LOCKDOWN2_REG         0x00000914       32      mixed   0x00000000   Instruction lock down 2
L2C_REG9_D_LOCKDOWN3_REG         0x00000918       32      mixed   0x00000000   Data lock down 3
L2C_REG9_I_LOCKDOWN3_REG         0x0000091C       32      mixed   0x00000000   Instruction lock down 3
L2C_REG9_D_LOCKDOWN4_REG         0x00000920       32      mixed   0x00000000   Data lock down 4
L2C_REG9_I_LOCKDOWN4_REG         0x00000924       32      mixed   0x00000000   Instruction lock down 4
L2C_REG9_D_LOCKDOWN5_REG         0x00000928       32      mixed   0x00000000   Data lock down 5
L2C_REG9_I_LOCKDOWN5_REG         0x0000092C       32      mixed   0x00000000   Instruction lock down 5
L2C_REG9_D_LOCKDOWN6_REG         0x00000930       32      mixed   0x00000000   Data lock down 6
L2C_REG9_I_LOCKDOWN6_REG         0x00000934       32      mixed   0x00000000   Instruction lock down 6
L2C_REG9_D_LOCKDOWN7_REG         0x00000938       32      mixed   0x00000000   Data lock down 7
L2C_REG9_I_LOCKDOWN7_REG         0x0000093C       32      mixed   0x00000000   Instruction lock down 7
L2C_REG9_LOCK_LINE_EN_REG        0x00000950       32      mixed   0x00000000   Lockdown by Line Enable Register.
L2C_REG9_UNLOCK_WAY_REG          0x00000954       32      mixed   0x00000000   Cache lockdown by way.
L2C_REG12_ADDR_FLT_START_REG     0x00000C00       32      mixed   0x40000001   When two masters are implemented, you can redirect a whole address range to master 1 (M1).
L2C_REG12_ADDR_FLT_END_REG       0x00000C04       32      mixed   0xFFF00000   When two masters are implemented, you can redirect a whole address range to master 1 (M1).
L2C_REG15_DEBUG_CTRL_REG         0x00000F40       32      mixed   0x00000000   The Debug Control Register forces specific cache behavior required for debug.
L2C_REG15_PREFETCH_CTRL_REG      0x00000F60       32      mixed   0x00000000   Purpose Enables prefetch-related features that can improve system performance.
L2C_REG15_POWER_CTRL_REG         0x00000F80       32      mixed   0x00000000   Purpose Controls the operating mode clock and power modes.

                   <-----  ------>Register (L2C*) REG0_CACHE_ID 

Name                    L2C_REG0_CACHE_ID_REG  
Relative Address        0x00000000
Absolute Address        0xF8F02000
Width                   32 bits
Access Type             mixed
Reset Value             0x410000C8
Description             Cache ID register, Returns the 32-bit device ID code it reads off the CACHEID input bus.
                        The value is specified by the system integrator. Reset value: 0x410000c8

         Register L2C_REG0_CACHE_ID_REG Details

        Field Name         Bits     Type    Reset Value                        Description
implementer               31:24     ro      0x41            0x41, ARM
reserved                  23:16     waz     0x0             reserved
cache_id                  15:10     ro      0x0             cache id
part_num                  9:6       ro      0x3             part number
rtl_release               5:0       ro      0x8             RTL release R3p2

                     <-----  ------>Register (L2C*) REG0_CACHE_TYPE 

Name                      L2C_REG0_CACHE_TYPE_REG  
Relative Address          0x00000004
Absolute Address          0xF8F02004
Width                     32 bits
Access Type               mixed
Reset Value               0x9E300300
Description               cache type register, Returns the 32-bit cache type. Reset value: 0x1c100100

         Register L2C_REG0_CACHE_TYPE_REG Details

        Field Name         Bits     Type    Reset Value                        Description
data_banking              31        ro      0x1             0 = Data banking not implemented.
                                                            1 = Data banking implemented.
reserved                  30:29     waz     0x0             reserved
ctype                     28:25     ro      0xF             11xy, where:
                                                            x=1 if pl310_LOCKDOWN_BY_MASTER is
                                                            defined, otherwise 0
                                                            y=1 if pl310_LOCKDOWN_BY_LINE is defined,
                                                            otherwise 0.
H                         24        ro      0x0             unified
Dsize_23                  23        waz,r   0x0             fixed to 0
                                    az
Dsize_mid                 22:20     ro      0x3             L2 cache way size Read from Auxiliary Control
                                                            Register 19 through 17
Dsize_19                  19        waz,r   0x0             fixed to 0
                                    az

      Field Name           Bits     Type     Reset Value                            Description
L2_assoc_D                18        ro      0x0                Read from Auxiliary Control Register bit 16
reserved                  17:14     waz     0x0                reserved
l2cache_line_len_D        13:12     ro      0x0                L2 cache line length - 00-32 bytes
Isize_11                  11        waz,r   0x0                fixed to 0
                                    az
Isize_mid                 10:8      ro      0x3                L2 cache way size Read from Auxiliary Control
                                                               Register[19:17]
Isize_7                   7         waz,r   0x0                fixed to 0
                                    az
L2_assoc_I                6         ro      0x0                Read from Auxiliary Control Register bit 16
reserved                  5:2       waz     0x0                reserved
l2cache_line_len_I        1:0       ro      0x0                L2 cache line length - 00-32 bytes

                     <-----  ------>Register (L2C*) REG1_CTRL 

Name                      L2C_REG1_CTRL_REG  
Relative Address          0x00000100
Absolute Address          0xF8F02100
Width                     32 bits
Access Type               mixed
Reset Value               0x00000000
Description               control register, reset value: 0x0

          Register L2C_REG1_CTRL_REG Details

      Field Name           Bits     Type     Reset Value                            Description
reserved                  30:1      waz,r   0x0                reserved, reserved
                                    az
l2_enable                 0         rw      0x0                0 = L2 Cache is disabled. This is the default value.
                                                               1 = L2 Cache is enabled.

                     <-----  ------>Register (L2C*) REG1_AUX_CTRL 

Name                    L2C_REG1_AUX_CTRL_REG  
Relative Address        0x00000104
Absolute Address        0xF8F02104
Width                   32 bits
Access Type             mixed
Reset Value             0x02060000
Description             auxilary control register, reset value: 0x02020000

        Register L2C_REG1_AUX_CTRL_REG Details

      Field Name         Bits    Type     Reset Value                           Description
reserved                31      waz,r    0x0               reserved, reserved
                                az
early_bresp_en          30      rw       0x0               Early BRESP enable
                                                           0 = Early BRESP disabled. This is the default.
                                                           1 = Early BRESP enabled.
instr_prefetch_en       29      rw       0x0               Instruction prefetch enable
                                                           0 = Instruction prefetching disabled. This is the
                                                           default.
                                                           1 = Instruction prefetching enabled.
data_prefetch_en        28      rw       0x0               Data prefetch enable
                                                           0 = Data prefetching disabled. This is the default.
                                                           1 = Data prefetching enabled.
nonsec_inte_access_ctrl 27      rw       0x0               Non-secure interrupt access control
                                                           0 = The reg2_int_mask register (at offset address
                                                           0x214) and the reg2_int_clear register (at offset
                                                           address 0x220) can be modified or read with only
                                                           secure accesses. This is the default.
                                                           1 = The reg2_int_mask register (at offset address
                                                           0x214) and the reg2_int_clear register (at offset
                                                           address 0x220) can be modified or read with
                                                           secure or non-secure accesses.
nonsec_lockdown_en      26      rw       0x0               Non-secure lockdown enable
                                                           0 = Lockdown registers cannot be modified using
                                                           non-secure accesses. This is the
                                                           default.
                                                           1 = Non-secure accesses can write to the
                                                           lockdown registers.
cache_replace_policy    25      rw       0x1               Cache replacement policy
                                                           0 = pseudo-random replacement using lfsr.
                                                           1 = round-robin replacement. This is the default.

      Field Name          Bits   Type    Reset Value                        Description
force_write_alloc        24:23   rw      0x0           Force write allocate
                                                       b00 = Use AWCACHE attributes for WA. This is
                                                       the default.
                                                       b01 = Force no allocate, set WA bit always 0.
                                                       b10 = Override AWCACHE attributes, set WA bit
                                                       always 1, all cacheable write
                                                       misses become write allocated.
                                                       b11 = Internally mapped to 00. See Cache
                                                       operation on page 2-11 for more
                                                       information.
shared_attr_override_e   22      rw      0x0           Shared attribute override enable
n                                                      0 = Treats shared accesses as specified in
                                                       Shareable attribute on page 2-15. This
                                                       is the default.
                                                       1 = Shared attribute internally ignored.
parity_en                21      rw      0x0           Parity enable
                                                       0 = Disabled. This is the default.
                                                       1 = Enabled
event_mon_bus_en         20      rw      0x0           Event monitor bus enable
                                                       0 = Disabled. This is the default.
                                                       1 = Enabled
way_size                 19:17   rw      0x3           Way-size
                                                       b000 = Reserved, internally mapped to 16KB.
                                                       b001 = 16KB.
                                                       b010 = 32KB.
                                                       b011 = 64KB.
                                                       b100 = 128KB.
                                                       b101 = 256KB.
                                                       b110 = 512KB.
                                                       b111 = Reserved, internally mapped to 512 KB.
associativity            16      rw      0x0           Associativity
                                                       0 = 8-way.
                                                       1 = 16-way.
reserved                 15:14   waz,r   0x0           reserved, reserved
                                 az
shared_attr_inva_en      13      rw      0x0           Shared Attribute Invalidate
                                                       Enable 0 = Shared invalidate behavior disabled.
                                                       This is the default.
                                                       1 = Shared invalidate behavior enabled, if Shared
                                                       Attribute Override Enable bit
                                                       not set. See Shareable attribute on page 2-15.

      Field Name         Bits     Type    Reset Value                        Description
ex_cache_config         12        rw      0x0           Exclusive cache configuration
                                                        0 = Disabled. This is the default.
                                                        1 = Enabled,
store_buff_dev_lim_en   11        rw      0x0           Store buffer device limitation Enable
                                                        0 = Store buffer device limitation disabled. Device
                                                        writes can take all slots in store
                                                        buffer. This is the default.
                                                        1= Store buffer device limitation enabled. Device
                                                        writes cannot take all slots in
                                                        store buffer when connected to the Cortex-A9
                                                        MPCore processor. There is always
                                                        one available slot to service Normal Memory
high_pr_so_dev_rd_en    10        rw      0x0           High Priority for SO and Dev Reads Enable
                                                        0 = Strongly Ordered and Device reads have
                                                        lower priority than cacheable
                                                        accesses when arbitrated in the L2CC (L2C-310)
                                                        master ports. This is the default.
                                                        1 = Strongly Ordered and Device reads get the
                                                        highest priority when arbitrated in
                                                        the L2CC (L2C-310) master ports.
reserved                9:1       waz,r   0x0           reserved, reserved
                                  az
full_line_zero_enable   0         rw      0x0           Full Line of Zero Enable
                                                        0 = Full line of write zero behavior disabled. This
                                                        is the default.
                                                        1 = Full line of write zero behavior Enabled.

                   <-----  ------>Register (L2C*) TAG_CTRL*

Name                    L2C_REG1_TAG_RAM_CTRL_REG  
Relative Address        0x00000108
Absolute Address        0xF8F02108
Width                   32 bits
Access Type             mixed
Reset Value             0x00000777
Description             Configures Tag RAM latencies

        Register L2C_REG1_TAG_RAM_CTRL_REG Details

      Field Name         Bits   Type    Reset Value                        Description
reserved                31:11   waz,r   0x0           reserved, reserved
                                az
ram_wr_access_lat       10:8    rw      0x7           RAM write access latency Default value depends
                                                      on the value of pl310_TAG_WRITE_LAT
                                                      b000 = 1 cycle of latency, there is no additional
                                                      latency.
                                                      b001 = 2 cycles of latency.
                                                      b010 = 3 cycles of latency.
                                                      b011 = 4 cycles of latency.
                                                      b100 = 5 cycles of latency.
                                                      b101 = 6 cycles of latency.
                                                      b110 = 7 cycles of latency.
                                                      b111 = 8 cycles of latency
reserved                7       waz,r   0x0           reserved, reserved
                                az
ram_rd_access_lat       6:4     rw      0x7           RAM read access latency Default value depends
                                                      on the value of pl310_TAG_READ_LAT
                                                      b000 = 1 cycle of latency, there is no additional
                                                      latency.
                                                      b001 = 2 cycles of latency.
                                                      b010 = 3 cycles of latency.
                                                      b011 = 4 cycles of latency.
                                                      b100 = 5 cycles of latency.
                                                      b101 = 6 cycles of latency.
                                                      b110 = 7 cycles of latency.
                                                      b111 = 8 cycles of latency.
reserved                3       waz,r   0x0           reserved, reserved
                                az
ram_setup_lat           2:0     rw      0x7           RAM setup latency Default value depends on the
                                                      value of pl310_TAG_SETUP_LAT
                                                      b000 = 1 cycle of latency, there is no additional
                                                      latency.
                                                      b001 = 2 cycles of latency.
                                                      b010 = 3 cycles of latency.
                                                      b011 = 4 cycles of latency.
                                                      b100 = 5 cycles of latency.
                                                      b101 = 6 cycles of latency.
                                                      b110 = 7 cycles of latency.
                                                      b111 = 8 cycles of latency.

                    <-----  ------>Register (L2C*) DATA_CTRL* 

Name                     L2C_REG1_DATA_RAM_CTRL_REG  
Relative Address         0x0000010C
Absolute Address         0xF8F0210C
Width                    32 bits
Access Type              mixed
Reset Value              0x00000777
Description              configures data RAM latencies

        Register L2C_REG1_DATA_RAM_CTRL_REG Details

      Field Name          Bits     Type    Reset Value                        Description
reserved                 31:11     waz,r   0x0           reserved, reserved
                                   az
ram_wr_access_lat        10:8      rw      0x7           RAM write access latency Default value depends
                                                         on the value of pl310_DATA_WRITE_LAT
                                                         b000 = 1 cycle of latency, there is no additional
                                                         latency.
                                                         b001 = 2 cycles of latency.
                                                         b010 = 3 cycles of latency.
                                                         b011 = 4 cycles of latency.
                                                         b100 = 5 cycles of latency.
                                                         b101 = 6 cycles of latency.
                                                         b110 = 7 cycles of latency.
                                                         b111 = 8 cycles of latency
reserved                 7         waz,r   0x0           reserved, reserved
                                   az
ram_rd_access_lat        6:4       rw      0x7           RAM read access latency Default value depends
                                                         on the value of pl310_DATA_READ_LAT
                                                         b000 = 1 cycle of latency, there is no additional
                                                         latency.
                                                         b001 = 2 cycles of latency.
                                                         b010 = 3 cycles of latency.
                                                         b011 = 4 cycles of latency.
                                                         b100 = 5 cycles of latency.
                                                         b101 = 6 cycles of latency.
                                                         b110 = 7 cycles of latency.
                                                         b111 = 8 cycles of latency.

      Field Name         Bits     Type    Reset Value                          Description
reserved                3         waz,r   0x0             reserved, reserved
                                  az
ran_setup_lat           2:0       rw      0x7             RAM setup latency Default value depends on the
                                                          value of pl310_DATA_SETUP_LAT
                                                          b000 = 1 cycle of latency, there is no additional
                                                          latency.
                                                          b001 = 2 cycles of latency.
                                                          b010 = 3 cycles of latency.
                                                          b011 = 4 cycles of latency.
                                                          b100 = 5 cycles of latency.
                                                          b101 = 6 cycles of latency.
                                                          b110 = 7 cycles of latency.
                                                          b111 = 8 cycles of latency.

                   <-----  ------>Register (L2C*) REG2_EV_CNT_CTRL 

Name                    L2C_REG2_EV_CNT_CTRL_REG  
Relative Address        0x00000200
Absolute Address        0xF8F02200
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Permits the event counters to be enabled and reset.

        Register L2C_REG2_EV_CNT_CTRL_REG Details

      Field Name         Bits     Type    Reset Value                          Description
reserved                31:3      waz,r   0x0             reserved, reserved
                                  az
counter_reset           2:1       raz,r   0x0             Always Read as zero. The following counters are
                                  w                       reset when a 1 is written to the following bits:
                                                          bit[2] = Event Counter1 reset
                                                          bit[1] = Event Counter0 reset.
ev_ctr_en               0         rw      0x0             Event counter enable 0 = Event Counting Disable.
                                                          This is the default.
                                                          1 = Event Counting Enable.

<-----  ------>Register (L2C*) EV_CNT1*    
Name                    L2C_REG2_EV_CNT1_CFG_REG  
Relative Address        0x00000204
Absolute Address        0xF8F02204
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Enables event counter 1 to be driven by a specific event. Counter 1
                        increments when the event occurs.

        Register L2C_REG2_EV_CNT1_CFG_REG Details

      Field Name         Bits     Type    Reset Value                          Description
reserved                31:6      waz,r   0x0             reserved, reserved
                                  az
ctr_ev_src              5:2       rw      0x0             Counter event source Event Encoding
                                                          Counter Disabled b0000
                                                          CO b0001
                                                          DRHIT b0010
                                                          DRREQ b0011
                                                          DWHIT b0100
                                                          DWREQ b0101
                                                          DWTREQ b0110
                                                          IRHIT b0111
                                                          IRREQ b1000
                                                          WA b1001
                                                          IPFALLOC b1010
                                                          EPFHIT b1011
                                                          EPFALLOC b1100
                                                          SRRCVD b1101
                                                          SRCONF b1110
                                                          EPFRCVD b1111
ev_ctr_intr_gen         1:0       rw      0x0             Event counter interrupt generation b00 =
                                                          Disabled. This is the default.
                                                          b01 = Enabled: Increment condition.
                                                          b10 = Enabled: Overflow condition.
                                                          b11 = Interrupt generation is disabled.

                   <-----  ------>Register (L2C*) EV_CNT0* 

Name                    L2C_REG2_EV_CNT0_CFG_REG  
Relative Address        0x00000208
Absolute Address        0xF8F02208
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Enables event counter 0 to be driven by a specific event. Counter 0 increments when
                        the event occurs.

        Register L2C_REG2_EV_CNT0_CFG_REG Details

      Field Name         Bits     Type     Reset Value                         Description
reserved                31:6      waz,r   0x0             reserved, reserved
                                  az
ctr_ev_src              5:2       rw      0x0             Counter event source Event Encoding
                                                          Counter Disabled b0000
                                                          CO b0001
                                                          DRHIT b0010
                                                          DRREQ b0011
                                                          DWHIT b0100
                                                          DWREQ b0101
                                                          DWTREQ b0110
                                                          IRHIT b0111
                                                          IRREQ b1000
                                                          WA b1001
                                                          IPFALLOC b1010
                                                          EPFHIT b1011
                                                          EPFALLOC b1100
                                                          SRRCVD b1101
                                                          SRCONF b1110
                                                          EPFRCVD b1111
ev_ctr_intr_gen         1:0       rw      0x0             Event counter interrupt generation b00 =
                                                          Disabled. This is the default.
                                                          b01 = Enabled: Increment condition.
                                                          b10 = Enabled: Overflow condition.
                                                          b11 = Interrupt generation is disabled.

                   <-----  ------>Register (L2C*) EV_CNT1*

Name                    L2C_REG2_EV_CNT1_REG  
Relative Address        0x0000020C
Absolute Address        0xF8F0220C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Enable the programmer to read off the counter value. The counter counts
                        an event as specified by the Counter Configuration Registers. The counter
                        can be preloaded if counting is disabled and reset by the Event Counter
                        Control Register.

        Register L2C_REG2_EV_CNT1_REG Details

      Field Name         Bits     Type      Reset Value                      Description
val                     31:0      rw        0x0           Total of the event selected.
                                                          If a counter reaches its maximum value, it
                                                          saturates at that value until it is reset.

                   <-----  ------>Register (L2C*) EV_CNT0*

Name                    L2C_REG2_EV_CNT0_REG  
Relative Address        0x00000210
Absolute Address        0xF8F02210
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Enable the programmer to read off the counter value. The counter counts
                        an event as specified by the Counter Configuration Registers. The counter
                        can be preloaded if counting is disabled and reset by the Event Counter
                        Control Register.

        Register L2C_REG2_EV_CNT0_REG Details

      Field Name         Bits     Type      Reset Value                      Description
val                     31:0      rw        0x0           Total of the event selected.
                                                          If a counter reaches its maximum value, it
                                                          saturates at that value until it is reset.

                   <-----  ------>Register (L2C*) INT_MASK*

Name                    L2C_REG2_INT_MASK_REG  
Relative Address        0x00000214
Absolute Address        0xF8F02214
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             This register enables or masks interrupts from being triggered on the
                        external pins of the cache controller. Figure 3-8 on page 3-17 shows the
                        register bit assignments. The bit assignments enables the masking of the
                        interrupts on both their individual outputs and the combined L2CCINTR
                        line. Clearing a bit by writing a 0, disables the interrupt triggering on that
                        pin. All bits are cleared by a reset. You must write to the register bits with a 1 to enable
                        the generation of interrupts.
                        1 = Enabled.
                        0 = Masked. This is the default.

        Register L2C_REG2_INT_MASK_REG Details

      Field Name         Bits     Type      Reset Value                           Description
reserved                31:9      waz,r   0x0                reserved, reserved
                                  az
DECERR                  8         rw      0x0                DECERR: DECERR from L3
SLVERR                  7         rw      0x0                SLVERR: SLVERR from L3
ERRRD                   6         rw      0x0                ERRRD: Error on L2 data RAM, Read
ERRRT                   5         rw      0x0                ERRRT: Error on L2 tag RAM, Read
ERRWD                   4         rw      0x0                ERRWD: Error on L2 data RAM, Write
ERRWT                   3         rw      0x0                ERRWT: Error on L2 tag RAM, Write
PARRD                   2         rw      0x0                PARRD: Parity Error on L2 data RAM, Read
PARRT                   1         rw      0x0                PARRT: Parity Error on L2 tag RAM, Read
ECNTR                   0         rw      0x0                ECNTR: Event Counter1/0 Overflow Increment

                   <-----  ------>Register (L2C*) INT_MASK_STS*

Name                    L2C_REG2_INT_MASK_STS_REG  
Relative Address        0x00000218
Absolute Address        0xF8F02218
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             This register is a read-only.It returns the masked interrupt status. This
                        register can be accessed by secure and non-secure operations. The register
                        gives an AND function of the raw interrupt status with the values of the
                        interrupt mask register. All the bits are cleared by a reset. A write to this register is
                        ignored. Bits read can be HIGH or LOW:
                        HIGH If the bits read HIGH, they reflect the status of the input lines triggering an
                        interrupt.
                        LOW If the bits read LOW, either no interrupt has been
                        generated, or the interrupt is masked.

        Register L2C_REG2_INT_MASK_STS_REG Details

      Field Name         Bits     Type     Reset Value                          Description
reserved                31:9      raz     0x0                reserved
DECERR                  8         ro      0x0                DECERR: DECERR from L3
SLVERR                  7         ro      0x0                SLVERR: SLVERR from L3
ERRRD                   6         ro      0x0                ERRRD: Error on L2 data RAM, Read
ERRRT                   5         ro      0x0                ERRRT: Error on L2 tag RAM, Read
ERRWD                   4         ro      0x0                ERRWD: Error on L2 data RAM, Write
ERRWT                   3         ro      0x0                ERRWT: Error on L2 tag RAM, Write
PARRD                   2         ro      0x0                PARRD: Parity Error on L2 data RAM, Read
PARRT                   1         ro      0x0                PARRT: Parity Error on L2 tag RAM, Read
ECNTR                   0         ro      0x0                ECNTR: Event Counter1/0 Overflow Increment

                   <-----  ------>Register (L2C*) INT_RAW_STS*

Name                    L2C_REG2_INT_RAW_STS_REG  
Relative Address        0x0000021C
Absolute Address        0xF8F0221C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             The Raw Interrupt Status Register enables the interrupt status that excludes the
                        masking logic.
                        Bits read can be HIGH or LOW:
                        HIGH If the bits read HIGH, they reflect the status of the input lines triggering an
                        interrupt.
                        LOW If the bits read LOW, no interrupt has been generated.

        Register L2C_REG2_INT_RAW_STS_REG Details

      Field Name         Bits     Type     Reset Value                         Description
reserved                31:9      raz    0x0               reserved
DECERR                  8         ro     0x0               DECERR: DECERR from L3
SLVERR                  7         ro     0x0               SLVERR: SLVERR from L3
ERRRD                   6         ro     0x0               ERRRD: Error on L2 data RAM, Read
ERRRT                   5         ro     0x0               ERRRT: Error on L2 tag RAM, Read
ERRWD                   4         ro     0x0               ERRWD: Error on L2 data RAM, Write
ERRWT                   3         ro     0x0               ERRWT: Error on L2 tag RAM, Write
PARRD                   2         ro     0x0               PARRD: Parity Error on L2 data RAM, Read
PARRT                   1         ro     0x0               PARRT: Parity Error on L2 tag RAM, Read
ECNTR                   0         ro     0x0               ECNTR: Event Counter1/0 Overflow Increment

                   <-----  ------>Register (L2C*) INT_CLEAR*

Name                    L2C_REG2_INT_CLEAR_REG  
Relative Address        0x00000220
Absolute Address        0xF8F02220
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Clears the Raw Interrupt Status Register bits.
                        When a bit is written as 1, it clears the corresponding bit in the Raw Interrupt Status
                        Register. When a bit is written as 0, it has no effect

        Register L2C_REG2_INT_CLEAR_REG Details

      Field Name         Bits     Type     Reset Value                         Description
reserved                31:9      raz    0x0               reserved
DECERR                  8         wtc    0x0               DECERR: DECERR from L3
SLVERR                  7         wtc    0x0               SLVERR: SLVERR from L3
ERRRD                   6         wtc    0x0               ERRRD: Error on L2 data RAM, Read
ERRRT                   5         wtc    0x0               ERRRT: Error on L2 tag RAM, Read
ERRWD                   4         wtc    0x0               ERRWD: Error on L2 data RAM, Write
ERRWT                   3         wtc    0x0               ERRWT: Error on L2 tag RAM, Write
PARRD                   2         wtc    0x0               PARRD: Parity Error on L2 data RAM, Read

        Field Name         Bits     Type    Reset Value                        Description
PARRT                     1         wtc     0x0             PARRT: Parity Error on L2 tag RAM, Read
ECNTR                     0         wtc     0x0             ECNTR: Event Counter1/0 Overflow Increment

                     <-----  ------>Register (L2C*) CACHE_SYNC* 

Name                      L2C_REG7_CACHE_SYNC_REG  
Relative Address          0x00000730
Absolute Address          0xF8F02730
Width                     32 bits
Access Type               mixed
Reset Value               0x00000000
Description               Drain the STB. Operation complete when all buffers, LRB, LFB, STB, and EB, are
                          empty

         Register L2C_REG7_CACHE_SYNC_REG Details

        Field Name         Bits     Type    Reset Value                        Description
reserved                  31:1      waz     0x0             reserved
c                         0         rw      0x0             Cache Sync: Drain the STB. Operation complete
                                                            when all buffers, LRB, LFB, STB, and EB, are
                                                            empty.

                     <-----  ------>Register (L2C*) INV_PA*

Name                      L2C_REG7_INV_PA_REG  
Relative Address          0x00000770
Absolute Address          0xF8F02770
Width                     32 bits
Access Type               mixed
Reset Value               0x00000000
Description               Invalidate Line by PA: Specific L2 cache line is marked as not valid

         Register L2C_REG7_INV_PA_REG Details

        Field Name         Bits     Type    Reset Value                        Description
tag                       31:12     rw      0x0             tag
index                     11:5      rw      0x0             index

      Field Name         Bits     Type     Reset Value                         Description
reserved                4:1       waz     0x0               reserved
c                       0         rw      0x0               C Flag
                                                            When written must be 0.
                                                            When read, indicates that a background operation
                                                            is in progress

                   <-----  ------>Register (L2C*) INV_WAY*

Name                    L2C_REG7_INV_WAY_REG  
Relative Address        0x0000077C
Absolute Address        0xF8F0277C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Invalidate by Way Invalidate all data in specified ways, including dirty data. An
                        Invalidate by way while
                        selecting all cache ways is equivalent to invalidating all cache entries. Completes as a
                        background task with the way, or ways, locked, preventing allocation.

        Register L2C_REG7_INV_WAY_REG Details

      Field Name         Bits     Type     Reset Value                         Description
reserved                31:8      waz     0x0               reserved
bits                    7:0       rw      0x0               way bits: You can select multiple ways at the same
                                                            time, by setting the Way bits to 1

                   <-----  ------>Register (L2C*) CLEAN_PA*

Name                    L2C_REG7_CLEAN_PA_REG  
Relative Address        0x000007B0
Absolute Address        0xF8F027B0
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Clean Line by PA Write the specific L2 cache line to L3 main memory if the line is
                        marked as valid and dirty.
                        The line is marked as not dirty. The valid bit is unchanged

         Register L2C_REG7_CLEAN_PA_REG Details

        Field Name         Bits     Type     Reset Value                        Description
tag                       31:12     rw     0x0               tag
index                     11:5      rw     0x0               index
reserved                  4:1       waz    0x0               reserved
c                         0         rw     0x0               C Flag
                                                             When written must be 0.
                                                             When read, indicates that a background operation
                                                             is in progress

                     <-----  ------>Register (L2C*) CLEAN_INDEX*

Name                      L2C_REG7_CLEAN_INDEX_REG  
Relative Address          0x000007B8
Absolute Address          0xF8F027B8
Width                     32 bits
Access Type               mixed
Reset Value               0x00000000
Description               Clean Line by Set/Way Write the specific L2 cache line within the specified way to
                          L3 main memory if the line is
                          marked as valid and dirty. The line is marked as not dirty. The valid bit is unchanged

         Register L2C_REG7_CLEAN_INDEX_REG Details

        Field Name         Bits     Type     Reset Value                        Description
reserved                  31        waz    0x0               reserved
way                       30:28     rw     0x0               way
reserved                  27:12     waz    0x0               reserved
index                     11:5      rw     0x0               index
reserved                  4:1       waz    0x0               reserved
c                         0         rw     0x0               c

                     <-----  ------>Register (L2C*) CLEAN_WAY*

Name                      L2C_REG7_CLEAN_WAY_REG  
Relative Address          0x000007BC
Absolute Address          0xF8F027BC
Width                     32 bits
Access Type               mixed
Reset Value               0x00000000
Description               Clean by Way Writes each line of the specified L2 cache ways to L3 main memory if
                          the line is marked
                          as valid and dirty. The lines are marked as not dirty. The valid bits are unchanged.
                          Completes as a background task with the way, or ways, locked, preventing
                          allocation.

         Register L2C_REG7_CLEAN_WAY_REG Details

        Field Name         Bits     Type    Reset Value                        Description
reserved                  31:8      waz    0x0              reserved
bits                      7:0       rw     0x0              way bits: You can select multiple ways at the same
                                                            time, by setting the Way bits to 1

                     <-----  ------>Register (L2C*) CLEAN_INV_PA*

Name                      L2C_REG7_CLEAN_INV_PA_REG  
Relative Address          0x000007F0
Absolute Address          0xF8F027F0
Width                     32 bits
Access Type               mixed
Reset Value               0x00000000
Description               Clean and Invalidate Line by PA Write the specific L2 cache line to L3 main memory
                          if the line is marked as valid and dirty.
                          The line is marked as not valid

         Register L2C_REG7_CLEAN_INV_PA_REG Details

        Field Name         Bits     Type    Reset Value                        Description
tag                       31:12     rw     0x0              tag
index                     11:5      rw     0x0              index
reserved                  4:1       waz    0x0              reserved
c                         0         rw     0x0              C Flag
                                                            When written must be 0.
                                                            When read, indicates that a background operation
                                                            is in progress

<-----  ------>Register (L2C*) CLEAN_INV_INDEX*
Name                      L2C_REG7_CLEAN_INV_INDEX_REG  
Relative Address          0x000007F8
Absolute Address          0xF8F027F8
Width                     32 bits
Access Type               mixed
Reset Value               0x00000000
Description               Clean and Invalidate Line by Set/Way Write the specific L2 cache line within the
                          specified way to L3 main memory if the line is
                          marked as valid and dirty. The line is marked as not valid

         Register L2C_REG7_CLEAN_INV_INDEX_REG Details

        Field Name         Bits     Type    Reset Value                        Description
reserved                  31        waz    0x0               reserved
way                       30:28     rw     0x0               way
reserved                  27:12     waz    0x0               reserved
index                     11:5      rw     0x0               index
reserved                  4:1       waz    0x0               reserved
c                         0         rw     0x0               c

                     <-----  ------>Register (L2C*) CLEAN_INV_WAY*

Name                      L2C_REG7_CLEAN_INV_WAY_REG  
Relative Address          0x000007FC
Absolute Address          0xF8F027FC
Width                     32 bits
Access Type               mixed
Reset Value               0x00000000
Description               Clean and Invalidate by Way Writes each line of the specified L2 cache ways to L3
                          main memory if the line is marked
                          as valid and dirty. The lines are marked as not valid. Completes as a background task
                          with
                          the way, or ways, locked, preventing allocation.

         Register L2C_REG7_CLEAN_INV_WAY_REG Details

        Field Name         Bits     Type    Reset Value                        Description
reserved                  31:8      waz    0x0               reserved
bits                      7:0       rw     0x0               way bits: You can select multiple ways at the same
                                                             time, by setting the Way bits to 1

                    
                   <-----  ------>Register (L2C*) REG9_D_LOCKDOWN0 

Name                    L2C_REG9_D_LOCKDOWN0_REG 
Relative Address        0x00000900
Absolute Address        0xF8F02900
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             All reg9 registers can prevent new addresses from being allocated and can also
                        prevent data from being evicted out of the L2 cache.
                        Each register pair (reg9_d_lockdown<n>, reg9_i_lockdown<n>) is for accesses
                        coming from a particular master.
                        Each bit of each register sets lockdown for a corresponding way, i.e. bit 0 for way 0,
                        bit 1 for way 1, etc.
                        0 allocation can occur in the corresponding way.
                        1 there is no allocation in the corresponding way.

        Register L2C_REG9_D_LOCKDOWN0_REG Details

      Field Name         Bits     Type    Reset Value                         Description
reserved                31:16     waz,r   0x0              reserved
                                  az
DATALOCK000             15:0      rw      0x0              Use for master CPU0

                   <-----  ------>Register (L2C*) REG9_I_LOCKDOWN0 

Name                    L2C_REG9_I_LOCKDOWN0_REG 
Relative Address        0x00000904
Absolute Address        0xF8F02904
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             instruction lock down 0

        Register L2C_REG9_I_LOCKDOWN0_REG Details

      Field Name         Bits     Type    Reset Value                         Description
reserved                31:16     waz,r   0x0              reserved
                                  az
INSTRLOCK000            15:0      rw      0x0              Use for master CPU0

                   <-----  ------>Register (L2C*) REG9_D_LOCKDOWN1 

Name                    L2C_REG9_D_LOCKDOWN1_REG 
Relative Address        0x00000908
Absolute Address        0xF8F02908
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             data lock down 1

        Register L2C_REG9_D_LOCKDOWN1_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0             reserved
                                  az
DATALOCK001             15:0      rw      0x0             Use for master CPU1

                   <-----  ------>Register (L2C*) REG9_I_LOCKDOWN1 

Name                    L2C_REG9_I_LOCKDOWN1_REG 
Relative Address        0x0000090C
Absolute Address        0xF8F0290C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             instruction lock down 1

        Register L2C_REG9_I_LOCKDOWN1_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
INSTRLOCK001            15:0      rw      0x0             Use for master CPU1

                   <-----  ------>Register (L2C*) REG9_D_LOCKDOWN2 

Name                    L2C_REG9_D_LOCKDOWN2_REG 
Relative Address        0x00000910
Absolute Address        0xF8F02910
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             data lock down 2

        Register L2C_REG9_D_LOCKDOWN2_REG Details

      Field Name         Bits     Type     Reset Value               Description
reserved                31:16     waz,r   0x0             reserved
                                  az
reserved                15:0      rw      0x0             reserved

                   <-----  ------>Register (L2C*) REG9_I_LOCKDOWN2 

Name                    L2C_REG9_I_LOCKDOWN2_REG 
Relative Address        0x00000914
Absolute Address        0xF8F02914
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             instruction lock down 2

        Register L2C_REG9_I_LOCKDOWN2_REG Details

      Field Name         Bits     Type     Reset Value               Description
reserved                31:16     waz,r   0x0            reserved
                                  az
reserved                15:0      rw      0x0             reserved

                   <-----  ------>Register (L2C*) REG9_D_LOCKDOWN3 

Name                    L2C_REG9_D_LOCKDOWN3_REG 
Relative Address        0x00000918
Absolute Address        0xF8F02918
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             data lock down 3

        Register L2C_REG9_D_LOCKDOWN3_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
reserved                15:0      rw      0x0             reserved

                   <-----  ------>Register (L2C*) REG9_I_LOCKDOWN3 

Name                    L2C_REG9_I_LOCKDOWN3_REG 
Relative Address        0x0000091C
Absolute Address        0xF8F0291C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             instruction lock down 3

        Register L2C_REG9_I_LOCKDOWN3_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
reserved                15:0      rw      0x0             reserved

                   <-----  ------>Register (L2C*) REG9_D_LOCKDOWN4 

Name                    L2C_REG9_D_LOCKDOWN4_REG 
Relative Address        0x00000920
Absolute Address        0xF8F02920
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             data lock down 4

        Register L2C_REG9_D_LOCKDOWN4_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
DATALOCK100             15:0      rw      0x0             Use for ACP master with SAXIACPAxID[2:1]=00

                   <-----  ------>Register (L2C*) REG9_I_LOCKDOWN4 

Name                    L2C_REG9_I_LOCKDOWN4_REG 
Relative Address        0x00000924
Absolute Address        0xF8F02924
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             instruction lock down 4

        Register L2C_REG9_I_LOCKDOWN4_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
INSTRLOCK100            15:0      rw      0x0             Use for ACP master with SAXIACPAxID[2:1]=00

                   <-----  ------>Register (L2C*) REG9_D_LOCKDOWN5 

Name                    L2C_REG9_D_LOCKDOWN5_REG 
Relative Address        0x00000928
Absolute Address        0xF8F02928
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             data lock down 5

        Register L2C_REG9_D_LOCKDOWN5_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
DATALOCK101             15:0      rw      0x0             Use for ACP master with SAXIACPAxID[2:1]=01

                   <-----  ------>Register (L2C*) REG9_I_LOCKDOWN5 

Name                    L2C_REG9_I_LOCKDOWN5_REG 
Relative Address        0x0000092C
Absolute Address        0xF8F0292C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             instruction lock down 5

        Register L2C_REG9_I_LOCKDOWN5_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
INSTRLOCK101            15:0      rw      0x0             Use for ACP master with SAXIACPAxID[2:1]=01

                   <-----  ------>Register (L2C*) REG9_D_LOCKDOWN6 

Name                    L2C_REG9_D_LOCKDOWN6_REG 
Relative Address        0x00000930
Absolute Address        0xF8F02930
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             data lock down 6

        Register L2C_REG9_D_LOCKDOWN6_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
DATALOCK110             15:0      rw      0x0             Use for ACP master with SAXIACPAxID[2:1]=10

                   <-----  ------>Register (L2C*) REG9_I_LOCKDOWN6 

Name                    L2C_REG9_I_LOCKDOWN6_REG 
Relative Address        0x00000934
Absolute Address        0xF8F02934
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             instruction lock down 6

        Register L2C_REG9_I_LOCKDOWN6_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
INSTRLOCK110            15:0      rw      0x0             Use for ACP master with SAXIACPAxID[2:1]=10

                   <-----  ------>Register (L2C*) REG9_D_LOCKDOWN7 

Name                    L2C_REG9_D_LOCKDOWN7_REG 
Relative Address        0x00000938
Absolute Address        0xF8F02938
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             data lock down 7

        Register L2C_REG9_D_LOCKDOWN7_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
DATALOCK111             15:0      rw      0x0             Use for ACP master with SAXIACPAxID[2:1]=11

                   <-----  ------>Register (L2C*) REG9_I_LOCKDOWN7 

Name                    L2C_REG9_I_LOCKDOWN7_REG 
Relative Address        0x0000093C
Absolute Address        0xF8F0293C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             instruction lock down 7

        Register L2C_REG9_I_LOCKDOWN7_REG Details

      Field Name         Bits     Type     Reset Value                    Description
reserved                31:16     waz,r   0x0            reserved
                                  az
INSTRLOCK111            15:0      rw      0x0             Use for ACP master with SAXIACPAxID[2:1]=11

                   <-----  ------>Register (L2C*) REG9_LOCK_LINE_EN 

Name                    L2C_REG9_LOCK_LINE_EN_REG 
Relative Address        0x00000950
Absolute Address        0xF8F02950
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Lockdown by Line Enable Register.

        Register L2C_REG9_LOCK_LINE_EN_REG Details

      Field Name         Bits     Type      Reset Value                       Description
reserved                31:1      waz,r   0x0              reserved
                                  az
lock_down_by_line_en    0         rw      0x0              0 = Lockdown by line disabled. This is the default.
able                                                       1 = Lockdown by line enabled.

                   <-----  ------>Register (L2C*) REG9_UNLOCK_WAY 

Name                    L2C_REG9_UNLOCK_WAY_REG  
Relative Address        0x00000954
Absolute Address        0xF8F02954
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Cache lockdown by way
                        To control the cache lockdown by way and the cache lockdown by master
                        mechanisms see the
                        tables from Table 3-20 to Table 3-35 on page 3-31. For these tables each bit has the
                        following
                        meaning:
                        0 allocation can occur in the corresponding way.
                        1 there is no allocation in the corresponding way.

        Register L2C_REG9_UNLOCK_WAY_REG Details

      Field Name         Bits     Type    Reset Value                        Description
reserved                31:16     waz,r   0x0             reserved
                                  az
unlock_all_lines_by_w   15:0      rw      0x0             For all bits:
ay_operation                                              0 = Unlock all lines disabled. This is the default.
                                                          1 = Unlock all lines operation in progress for the
                                                          corresponding way.

                   <-----  ------>Register (L2C*) REG12_ADDR_FLT_START 

Name                    L2C_REG12_ADDR_FLT_START_REG  
Relative Address        0x00000C00
Absolute Address        0xF8F02C00
Width                   32 bits
Access Type             mixed
Reset Value             0x40000001
Description             When two masters are implemented, you can redirect a whole address range to
                        master 1 (M1).
                        When address_filtering_enable is set, all accesses with address >=
                        address_filtering_start and <address_filtering_end are automatically directed to M1.
                        All other accesses are directed to M0.
                        This feature is programmed using two registers.

        Register L2C_REG12_ADDR_FLT_START_REG Details

      Field Name         Bits     Type    Reset Value                        Description
addr_filtering_start    31:20     rw      0x400           Address filtering start address.
reserved                19:1      waz,r   0x0             reserved
                                  az
addr_filtering_enable   0         rw      0x1             0 = Address filtering disabled.
                                                          1 = Address filtering enabled

                   <-----  ------>Register (L2C*) REG12_ADDR_FLT_END 

Name                    L2C_REG12_ADDR_FLT_END_REG  
Relative Address        0x00000C04
Absolute Address        0xF8F02C04
Width                   32 bits
Access Type             mixed
Reset Value             0xFFF00000
Description             When two masters are implemented, you can redirect a whole address range to
                        master 1 (M1).
                        When address_filtering_enable is set, all accesses with address >=
                        address_filtering_start and <address_filtering_end are automatically directed to M1.
                        All other accesses are directed to M0.
                        This feature is programmed using two registers.

        Register L2C_REG12_ADDR_FLT_END_REG Details

      Field Name         Bits     Type     Reset Value                          Description
addr_filtering_end      31:20     rw      0xFFF             Address filtering end address.
reserved                19:0      waz,r   0x0               reserved
                                  az

                   <-----  ------>Register (L2C*) DEBUG_CTRL* 

Name                    L2C_REG15_DEBUG_CTRL_REG  
Relative Address        0x00000F40
Absolute Address        0xF8F02F40
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             The Debug Control Register forces specific cache behavior required for debug. This
                        register has
                        read-only, non-secure, or read and write, secure, permission. Any secure access and
                        non-secure
                        access can read this register. Only a secure access can write to this register. If a
                        non-secure
                        access tries to write to this register the register issues a DECERR response and does
                        not update.

        Register L2C_REG15_DEBUG_CTRL_REG Details

      Field Name         Bits     Type     Reset Value                          Description
reserved                31:3      waz,r   0x0               reserved
                                  az
SPNIDEN                 2         rw      0x0               Reads value of SPNIDEN input.

      Field Name           Bits     Type      Reset Value                           Description
DWB                       1         rw       0x0                DWB: Disable write-back, force WT 0 = Enable
                                                                write-back behavior. This is the default.
                                                                1 = Force write-through behavior
DCL                       0         rw       0x0                DCL: Disable cache linefill 0 = Enable cache
                                                                linefills. This is the default.
                                                                1 = Disable cache linefills.

                     <-----  ------>Register (L2C*) PREFETCH_CTRL 

Name                      L2C_REG15_PREFETCH_CTRL_REG  
Relative Address          0x00000F60
Absolute Address          0xF8F02F60
Width                     32 bits
Access Type               mixed
Reset Value               0x00000000
Description               Purpose Enables prefetch-related features that can improve system performance.
                          Usage constraints This register has both read-only, non-secure, and read and write,
                          secure,
                          permissions. Any secure or non-secure access can read this register. Only
                          a secure access can write to this register. If a non-secure access attempts
                          to write to this register, the register

        Register L2C_REG15_PREFETCH_CTRL_REG Details

      Field Name           Bits     Type      Reset Value                           Description
reserved                  31        waz,r    0x0                reserved
                                    az
double_linefill_en        30        rw       0x0                Double linefill enable: You can set the following
                                                                options for this register bit:
                                                                0 The L2CC always issues 4x64-bit read bursts to
                                                                L3 on reads
                                                                that miss in the L2 cache. This is the default.
                                                                1 The L2CC issues 8x64-bit read bursts to L3 on
                                                                reads that
                                                                miss in the L2 cache.
inst_pref_en              29        rw       0x0                Instruction prefetch enable: You can set the
                                                                following options for this register bit:
                                                                0 Instruction prefetching disabled. This is the
                                                                default.
                                                                1 Instruction prefetching enabled

      Field Name           Bits   Type    Reset Value                       Description
data_pref_en              28      rw      0x0           Data prefetch enable: You can set the following
                                                        options for this register bit:
                                                        0 Data prefetching disabled. This is the default.
                                                        1 Data prefetching enabled.
double_linefill_on_wra    27      rw      0x0           Double linefill on WRAP read disable: You can set
pread_en                                                the following options for this register bit:
                                                        0 Double linefill on WRAP read enabled. This is
                                                        the default.
                                                        1 Double linefill on WRAP read disabled
reserved                  26:25   waz,r   0x0           reserved
                                  az
pref_drop_en              24      rw      0x0           Prefetch drop enable: You can set the following
                                                        options for this register bit:
                                                        0 The L2CC does not discard prefetch reads
                                                        issued to L3. This
                                                        is the default.
                                                        1 The L2CC discards prefetch reads issued to L3
                                                        when there is
                                                        a resource conflict with explicit reads.
incr_double_linefill_en   23      rw      0x0           Incr double Linefill enable: You can set the
                                                        following options for this register bit:
                                                        0 The L2CC does not issue INCR 8x64-bit read
                                                        bursts to L3 on
                                                        reads that miss in the L2 cache. This is the default.
                                                        1 The L2CC can issue INCR 8x64-bit read bursts to
                                                        L3 on
                                                        reads that miss in the L2 cache.
reserved                  22      waz,r   0x0           reserved
                                  az
not_same_id_on_excl_s     21      rw      0x0           Not same ID on exclusive sequence enable: You
eq_en                                                   can set the following options for this register bit:
                                                        0 Read and write portions of a non-cacheable
                                                        exclusive
                                                        sequence have the same AXI ID when issued to
                                                        L3. This is
                                                        the default.
                                                        1 Read and write portions of a non-cacheable
                                                        exclusive
                                                        sequence do not have the same AXI ID when
                                                        issued to L3.
reserved                  20:5    waz,r   0x0           reserved
                                  az
prefetch_offset           4:0     rw      0x0           Default = b00000.

                   <-----  ------>Register (L2C*) REG15_POWER_CTRL 

Name                    L2C_REG15_POWER_CTRL_REG  
Relative Address        0x00000F80
Absolute Address        0xF8F02F80
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Purpose Controls the operating mode clock and power modes.
                        Usage constraints There are no usage constraints.

        Register L2C_REG15_POWER_CTRL_REG Details

      Field Name         Bits     Type     Reset Value                      Description
reserved                31:2      waz,r   0x0             reserved
                                  az
dynamic_clk_gating_e    1         rw      0x0             Dynamic clock gating enable.
n                                                         1 = Enabled.
                                                          0 = Masked. This is the default.
standby_mode_en         0         rw      0x0             Standby mode enable.
                                                          1 = Enabled.
                                                          0 = Masked. This is the default

<---- 
<====    ====>B.24 Application Processing Unit (MPCORE)
Module Name               MPCORE
Software Name             XSCU
Base Address              0xF8F00000 mpcore
Description               Mpcore - SCU, Interrupt controller, Counters and Timers
Vendor Info               ARM

                  Register Summary

    Register Name            Address       Width    Type     Reset Value              Description
SCU_CTRL_REG                0x00000000      32      rw       0x00000002      SCU Control Register
SCU_CONFIG_REG              0x00000004      32      ro       0x00000501      SCU Configuration Register
SCU_CPU_POWER_ST_REG        0x00000008      32      rw       0x00000000      SCU CPU Power Status Register
SCU_INVLDT_ALL_REGS_SS_REG  0x0000000C      32      wo       0x00000000      SCU Invalidate All Registers in Secure State
FILTERING_START_ADDR_REG    0x00000040      32      rw       0x00100000      Filtering Start Address Register
FILTERING_END_ADDR_REG      0x00000044      32      rw       0x00000000      Defined by FILTEREND input
SCU_ACCESS_CTRL_REG         0x00000050      32      rw       0x0000000F      SCU Access Control (SAC) Register
SCU_NS_ACCESS_CTRL_REG      0x00000054      32      ro       0x00000000      SCU Non-secure Access Control Register (SNSAC)

GIC_ICCICR                  0x00000100      32      rw       0x00000000      CPU Interface Control Register
GIC_ICCPMR                  0x00000104      32      rw       0x00000000      Interrupt Priority Mask Register
GIC_ICCBPR                  0x00000108      32      rw       0x00000002      Binary Point Register
GIC_ICCIAR                  0x0000010C      32      rw       0x000003FF      Interrupt Acknowledge Register
GIC_ICCEOIR                 0x00000110      32      rw       0x00000000      End Of Interrupt Register
GIC_ICCRPR                  0x00000114      32      rw       0x000000FF      Running Priority Register
GIC_ICCHPIR                 0x00000118      32      rw       0x000003FF      Highest Pending Interrupt Register
GIC_ICCABPR                 0x0000011C      32      rw       0x00000003      Aliased Non-secure Binary
GIC_ICCIDR                  0x000001FC      32      ro       0x3901243B      CPU Interface Implementer Identification Register

GTMR_CNT0_REG               0x00000200      32      rw       0x00000000      Global Timer Counter Register 0
GTMR_CNT1_REG               0x00000204      32      rw       0x00000000      Global Timer Counter Register 1
GTMR_CTRL_REG               0x00000208      32      rw       0x00000000      Global Timer Control Register
GTMR_INT_STS_REG            0x0000020C      32      rw       0x00000000      Global Timer Interrupt Status Register
GTMR_CMPVAL0_REG            0x00000210      32      rw       0x00000000      Comparator Value Register_0
GTMR_CMPVAL1_RER            0x00000214      32      rw       0x00000000      Comparator Value Register_1
GTMR_INC_REG                0x00000218      32      rw       0x00000000      Auto-increment Register
PTMR_LOAD_REG               0x00000600      32      rw       0x00000000      Private Timer Load Register
PTMR_CNT_REG                0x00000604      32      rw       0x00000000      Private Timer Counter Register
PTMR_CTLR_REG               0x00000608      32      rw       0x00000000      Private Timer Control Register
PTMR_INT_STS_REG            0x0000060C      32      rw       0x00000000      Private Timer Interrupt Status Register
WDTMR_LOAD_REG              0x00000620      32      rw       0x00000000      Watchdog Load Register
WDTMR_CNT_REG               0x00000624      32      rw       0x00000000      Watchdog Counter Register
WDTMR_CTRL_REG              0x00000628      32      rw       0x00000000      Watchdog Control Register
WDTMR_INT_STS_REG           0x0000062C      32      rw       0x00000000      Watchdog Interrupt Status Register
WDTMR_RST_STS_REG           0x00000630      32      rw       0x00000000      Watchdog Reset Status Register
WDTMR_DISABLE_REG           0x00000634      32      rw       0x00000000      Watchdog Disable Register
                                                                             
GIC_ICDDCR                  0x00001000      32      rw       0x00000000      Distributor Control Register
GIC_ICDICTR                 0x00001004      32      ro       0x0000FC22      Interrupt Controller Type Register
GIC_ICDIIDR                 0x00001008      32      ro       0x0102043B      Distributor Implementer Identification Register
GIC_ICDISR0                 0x00001080      32      rw       0x00000000      Interrupt Security Register_0
GIC_ICDISR1                 0x00001084      32      rw       0x00000000      Interrupt Security Register_1
GIC_ICDISR2                 0x00001088      32      rw       0x00000000      Interrupt Security Register_2
GIC_ICDISER0                0x00001100      32      rw       0x0000FFFF      Interrupt Set-enable Register 0
GIC_ICDISER1                0x00001104      32      rw       0x00000000      Interrupt Set-enable Register 1
GIC_ICDISER2                0x00001108      32      rw       0x00000000      Interrupt Set-enable Register 2
GIC_ICDICER0                0x00001180      32      rw       0x0000FFFF      Interrupt Clear-Enable Register 0
GIC_ICDICER1                0x00001184      32      rw       0x00000000      Interrupt Clear-Enable Register 1
GIC_ICDICER2                0x00001188      32      rw       0x00000000      Interrupt Clear-Enable Register 2
GIC_ICDISPR0                0x00001200      32      rw       0x00000000      Interrupt Set-pending Register_0
GIC_ICDISPR1                0x00001204      32      rw       0x00000000      Interrupt Set-pending Register_1
GIC_ICDISPR2                0x00001208      32      rw       0x00000000      Interrupt Set-pending Register_2
GIC_ICDICPR0                0x00001280      32      rw       0x00000000      Interrupt Clear-Pending Register_0
GIC_ICDICPR1                0x00001284      32      rw       0x00000000      Interrupt Clear-Pending Register_1
GIC_ICDICPR2                0x00001288      32      rw       0x00000000      Interrupt Clear-Pending Register_2
GIC_ICDABR0                 0x00001300      32      rw       0x00000000      Active Bit register_0
GIC_ICDABR1                 0x00001304      32      rw       0x00000000      Active Bit register_1
GIC_ICDABR2                 0x00001308      32      rw       0x00000000      Active Bit register_2
GIC_ICDIPR0                 0x00001400      32      rw       0x00000000      Interrupt Priority Register_0
GIC_ICDIPR1                 0x00001404      32      rw       0x00000000      Interrupt Priority Register_1
GIC_ICDIPR2                 0x00001408      32      rw       0x00000000      Interrupt Priority Register_2
GIC_ICDIPR3                 0x0000140C      32      rw       0x00000000      Interrupt Priority Register_3
GIC_ICDIPR4                 0x00001410      32      rw       0x00000000      Interrupt Priority Register_4
GIC_ICDIPR5                 0x00001414      32      rw       0x00000000      Interrupt Priority Register_5
GIC_ICDIPR6                 0x00001418      32      rw       0x00000000      Interrupt Priority Register_6
GIC_ICDIPR7                 0x0000141C      32      rw       0x00000000      Interrupt Priority Register_7
GIC_ICDIPR8                 0x00001420      32      rw       0x00000000      Interrupt Priority Register_8
GIC_ICDIPR9                 0x00001424      32      rw       0x00000000      Interrupt Priority Register_9
GIC_ICDIPR10                0x00001428      32      rw       0x00000000      Interrupt Priority Register_10
GIC_ICDIPR11                0x0000142C      32      rw       0x00000000      Interrupt Priority Register_11
GIC_ICDIPR12                0x00001430      32      rw       0x00000000      Interrupt Priority Register_12
GIC_ICDIPR13                0x00001434      32      rw       0x00000000      Interrupt Priority Register_13
GIC_ICDIPR14                0x00001438      32      rw       0x00000000      Interrupt Priority Register_14
GIC_ICDIPR15                0x0000143C      32      rw       0x00000000      Interrupt Priority Register_15
GIC_ICDIPR16                0x00001440      32      rw       0x00000000      Interrupt Priority Register_16
GIC_ICDIPR17                0x00001444      32      rw       0x00000000      Interrupt Priority Register_17
GIC_ICDIPR18                0x00001448      32      rw       0x00000000      Interrupt Priority Register_18
GIC_ICDIPR19                0x0000144C      32      rw       0x00000000      Interrupt Priority Register_19
GIC_ICDIPR20                0x00001450      32      rw       0x00000000      Interrupt Priority Register_20
GIC_ICDIPR21                0x00001454      32      rw       0x00000000      Interrupt Priority Register_21
GIC_ICDIPR22                0x00001458      32      rw       0x00000000      Interrupt Priority Register_22
GIC_ICDIPR23                0x0000145C      32      rw       0x00000000      Interrupt Priority Register_23
GIC_ICDIPTR0                0x00001800      32      ro       0x00000000      Interrupt Processor Targets Register 0
GIC_ICDIPTR1                0x00001804      32      ro       0x00000000      Interrupt Processor Targets Register 1
GIC_ICDIPTR2                0x00001808      32      ro       0x00000000      Interrupt Processor Targets Register 2
GIC_ICDIPTR3                0x0000180C      32      ro       0x00000000      Interrupt Processor Targets Register 3
GIC_ICDIPTR4                0x00001810      32      rw       0x00000000      Interrupt Processor Targets Register 4
GIC_ICDIPTR5                0x00001814      32      ro       0x00000000      Interrupt Processor Targets Register 5
GIC_ICDIPTR6                0x00001818      32      ro       0x00000000      Interrupt Processor Targets Register 6
GIC_ICDIPTR7                0x0000181C      32      ro       0x00000000      Interrupt Processor Targets Register 7
GIC_ICDIPTR8                0x00001820      32      rw       0x00000000      Interrupt Processor Targets Register 8
GIC_ICDIPTR9                0x00001824      32      rw       0x00000000      Interrupt Processor Targets Register 9
GIC_ICDIPTR10               0x00001828      32      rw       0x00000000      Interrupt Processor Targets Register 10
GIC_ICDIPTR11               0x0000182C      32      rw       0x00000000      Interrupt Processor Targets Register 11
GIC_ICDIPTR12               0x00001830      32      rw       0x00000000      Interrupt Processor Targets Register 12
GIC_ICDIPTR13               0x00001834      32      rw       0x00000000      Interrupt Processor Targets Register 13
GIC_ICDIPTR14               0x00001838      32      rw       0x00000000      Interrupt Processor Targets Register 14
GIC_ICDIPTR15               0x0000183C      32      rw       0x00000000      Interrupt Processor Targets Register 15
GIC_ICDIPTR16               0x00001840      32      rw       0x00000000      Interrupt Processor Targets Register 16
GIC_ICDIPTR17               0x00001844      32      rw       0x00000000      Interrupt Processor Targets Register 17
GIC_ICDIPTR18               0x00001848      32      rw       0x00000000      Interrupt Processor Targets Register 18
GIC_ICDIPTR19               0x0000184C      32      rw       0x00000000      Interrupt Processor Targets Register 19
GIC_ICDIPTR20               0x00001850      32      rw       0x00000000      Interrupt Processor Targets Register 20
GIC_ICDIPTR21               0x00001854      32      rw       0x00000000      Interrupt Processor Targets Register 21
GIC_ICDIPTR22               0x00001858      32      rw       0x00000000      Interrupt Processor Targets Register 22
GIC_ICDIPTR23               0x0000185C      32      rw       0x00000000      Interrupt Processor Targets Register 23
GIC_ICDICFR0                0x00001C00      32      ro       0xAAAAAAAA      Interrupt Configuration Register 0
GIC_ICDICFR1                0x00001C04      32      ro       0x7DC00000      Interrupt Configuration Register 1
GIC_ICDICFR2                0x00001C08      32      rw       0x00000000      Interrupt Configuration Register 2
GIC_ICDICFR3                0x00001C0C      32      rw       0x00000000      Interrupt Configuration Register 3
GIC_ICDICFR4                0x00001C10      32      rw       0x00000000      Interrupt Configuration Register 4
GIC_ICDICFR5                0x00001C14      32      rw       0x00000000      Interrupt Configuration Register 5
GIC_PPI_STATUS_REG          0x00001D00      32      ro       0x00000000      PPI Status Register
GIC_SPI_STATUS_0_REG        0x00001D04      32      ro       0x00000000      SPI Status Register 0
GIC_SPI_STATUS_1_REG        0x00001D08      32      ro       0x00000000      SPI Status Register 1
GIC_ICDSGIR                 0x00001F00      32      rw       0x00000000      Software Generated Interrupt Register
GIC_ICPIDR4                 0x00001FD0      32      rw       0x00000004      Peripheral ID4
GIC_ICPIDR5                 0x00001FD4      32      rw       0x00000000      Peripheral ID5
GIC_ICPIDR6                 0x00001FD8      32      rw       0x00000000      Peripheral ID6
GIC_ICPIDR7                 0x00001FDC      32      rw       0x00000000      Peripheral ID7
GIC_ICPIDR0                 0x00001FE0      32      rw       0x00000090      Peripheral ID0
GIC_ICPIDR1                 0x00001FE4      32      rw       0x000000B3      Peripheral ID1
GIC_ICPIDR2                 0x00001FE8      32      rw       0x0000001B      Peripheral ID2
GIC_ICPIDR3                 0x00001FEC      32      rw       0x00000000      Peripheral ID3
GIC_ICCIDR0                 0x00001FF0      32      rw       0x0000000D      Component ID0
GIC_ICCIDR1                 0x00001FF4      32      rw       0x000000F0      Component ID1
GIC_ICCIDR2                 0x00001FF8      32      rw       0x00000005      Component ID2
GIC_ICCIDR3                 0x00001FFC      32      rw       0x000000B1      Component ID3
                             

                   <-----  ------>Register (MPCORE) SCU_CTRL

Name                    SCU_CTRL_REG
Relative Address        0x00000000
Absolute Address        0xF8F00000
Width                   32 bits
Access Type             rw
Reset Value             0x00000002
Description             SCU Control Register

        Register SCU_CTRL_REG Details

      Field Name            Bits     Type   Reset Value                       Description
reserved                    31:7      rw     0x0           Reserved. Writes are ignored, read data is always
                                                           zero.
SCU_IC_standby_enable       6         rw     0x0           When set, this stops the Interrupt Controller clock
                                                           when no interrupts are pending, and no CPU is
                                                           performing a read/write request.
                           
                           
      Field Name            Bits   Type    Reset Value                       Description
SCU_standby_enable          5      rw     0x0            When set, SCU CLK is turned off when all
                                                         processors are in WFI mode,
                                                         there is no pending request on the ACP (if
                                                         implemented), and there is no
                                                         remaining activity in the SCU.
                                                         When SCU CLK is off, ARREADYS, AWREADYS
                                                         and WREADYS on
                                                         the ACP are forced LOW. The clock is turned on
                                                         when any processor
                                                         leaves WFI mode, or if there is a new request on
                                                         the ACP.
SCU_Force_all_Device_to_p   4      rw     0x0            When set, all requests from the ACP or processors
ort0_enable                                              with AxCACHE =
                                                         NonCacheable Bufferable are forced to be issued
                                                         on the AXI Master port
                                                         M0.
SCU_Speculative_linefi      3      rw     0x0            When set, coherent linefill requests are sent
lls_enable                                               speculatively to the L2C-310
                                                         in parallel with the tag look-up. If the tag look-up
                                                         misses, the confirmed
                                                         linefill is sent to the L2C-310 and gets RDATA
                                                         earlier because the data
                                                         request was already initiated by the speculative
                                                         request. This feature works
                                                         only if the L2C-310 is present in the design.
SCU_RAMs_Parity_en          2      rw     0x0            1 = Parity on.
able                                                     0 = Parity off. This is the default setting.
                                                         This bit is always zero if support for parity is not
                                                         implemented.
SCU_Address_filtering_enab  1      rw     0x1            1 = Addressing filtering on.
le                                                       0 = Addressing filtering off.
                                                         The default value is the value of FILTEREN
                                                         sampled when nSCURESET
                                                         is deasserted.
                                                         This bit is always zero if the SCU is implemented
                                                         in the single master port
                                                         configuration.
SCU_enable                  0      rw     0x0            1 = SCU enable.
                                                         0 = SCU disable. This is the default setting

<-----  ------>Register (MPCORE) SCU_CONFIG   
Name                    SCU_CONFIG_REG
Relative Address        0x00000004
Absolute Address        0xF8F00004
Width                   32 bits
Access Type             ro
Reset Value             0x00000501
Description             SCU Configuration Register

        Register SCU_CONFIG_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:16     ro     0x0           Should Be Zero (SBZ)
SCU_Tag_RAM_sizes       15:8      ro     0x5           Bits [15:14] indicate Cortex-A9 processor CPU3
                                                       tag RAM size if present.
                                                       Bits [13:12] indicate Cortex-A9 processor CPU2
                                                       tag RAM size if present.
                                                       Bits [11:10] indicate Cortex-A9 processor CPU1
                                                       tag RAM size if present.
                                                       Bits [9:8] indicate Cortex-A9 processor CPU0 tag
                                                       RAM size.
                                                       The encoding is as follows:
                                                       b11 = reserved
                                                       b10 = 64KB cache, 256 indexes per tag RAM
                                                       b01 = 32KB cache, 128 indexes per tag RAM
                                                       b00 = 16KB cache, 64 indexes per tag RAM.
SCU_CPUs_SMP            7:4       ro     0x0           Shows the Cortex-A9 processors that are in
                                                       Symmetric Multi-processing (SMP) or
                                                       Asymmetric Multi-processing (AMP) mode.
                                                       0 = this Cortex-A9 processor is in AMP mode not
                                                       taking part in coherency or not present.
                                                       1 = this Cortex-A9 processor is in SMP mode
                                                       taking part in coherency.
                                                       Bit 7 is for CPU3
                                                       Bit 6 is for CPU2
                                                       Bit 5 is for CPU1
                                                       Bit 4 is for CPU0.
reserved                3:2       ro     0x0           Should Be Zero (SBZ)
SCU_CPU_number          1:0       ro     0x1           Number of CPUs present in the Cortex-A9
                                                       MPCore processor
                                                       b11 = four Cortex-A9 processors, CPU0, CPU1,
                                                       CPU2, and CPU3
                                                       b10 = three Cortex-A9 processors, CPU0, CPU1,
                                                       and CPU2
                                                       b01 = two Cortex-A9 processors, CPU0 and CPU1
                                                       b00 = one Cortex-A9 processor, CPU0.

                   <-----  ------>Register (MPCORE) SCU_CPU_POWER_ST

Name                    SCU_CPU_POWER_ST_REG
Relative Address        0x00000008
Absolute Address        0xF8F00008
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             SCU CPU Power Status Register

        Register SCU_CPU_POWER_ST_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:26     rw     0x0            Should Be Zero (SBZ)
SCU_CPU_POWER_ST_CPU3   25:24     rw     0x0            Power status of the Cortex-A9 processor:
                                                        b00: Normal mode.
                                                        b01: Reserved.
                                                        b10: the Cortex-A9 processor is about to enter (or
                                                        is in) dormant mode. No coherency
                                                        request is sent to the Cortex-A9 processor.
                                                        b11: the Cortex-A9 processor is about to enter (or
                                                        is in) powered-off mode, or is nonpresent.
                                                        No coherency request is sent to the Cortex-A9
                                                        processor.
reserved                23:18     rw     0x0            Should Be Zero (SBZ)
SCU_CPU_POWER_ST_CPU2   17:16     rw     0x0            Power status of the Cortex-A9 processor
reserved                15:10     rw     0x0            Should Be Zero (SBZ)
SCU_CPU_POWER_ST_CPU1   9:8       rw     0x0            Power status of the Cortex-A9 processor
reserved                7:2       rw     0x0            Should Be Zero (SBZ)
SCU_CPU_POWER_ST_CPU0   1:0       rw     0x0            Power status of the Cortex-A9 processor

                   <-----  ------>Register (MPCORE) SCU_INVLDT_ALL_REGS_SS

Name                    SCU_INVLDT_ALL_REGS_SS_REG
Relative Address        0x0000000C
Absolute Address        0xF8F0000C
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             SCU Invalidate All Registers in
                        Secure State

        Register SCU_INVLDT_ALL_REGS_SS_REG Details

      Field Name                        Bits     Type  Reset Value    Description
reserved                               31:16     wo     0x0           NA
SCU_INVALIDATE_ALL_REGS_SS_CPU3_ways   15:12     wo     0x0           Specifies the ways that must be invalidated for
                                                                      CPU3. Writing to these bits has no effect if the
                                                                      Cortex-A9 MPCore processor has fewer than four
                                                                      processors.
SCU_INVALIDATE_ALL_REGS_SS_CPU2_ways   11:8      wo     0x0           Specifies the ways that must be invalidated for
                                                                      CPU2. Writing to these bits has no effect if the
                                                                      Cortex-A9 MPCore processor has fewer than
                                                                      three processors
SCU_INVALIDATE_ALL_REGS_SS_CPU1_ways   7:4       wo     0x0           Specifies the ways that must be invalidated for
                                                                      CPU1. Writing to these bits has no effect if the
                                                                      Cortex-A9 MPCore processor has fewer than two
                                                                      processors.
SCU_INVALIDATE_ALL_REGS_SS_CPU0_ways   3:0       wo     0x0           Specifies the ways that must be invalidated for
                                                                      CPU0

                   <-----  ------>Register (MPCORE) FILTERING_START*

Name                      FILTERING_START_ADDR_REG
Relative Address          0x00000040
Absolute Address          0xF8F00040
Width                     32 bits
Access Type               rw
Reset Value               0x00100000
Description               Filtering Start Address Register

        Register FILTERING_START_ADDR_REG Details

      Field Name      Bits     Type    Reset Value                      Description
address               31:20     rw     0x1               Start address for use with master port 1 in a
                                                         two-master port configuration when
                                                         address filtering is enabled.
                                                         The default value is the value of FILTERSTART
                                                         sampled on exit from reset. The
                                                         value on the pin gives the upper address bits with
                                                         1MB granularity.
SBZ 19:0               rw     0x0               SBZ

                   <-----  ------>Register (MPCORE) FILTERING_END*

Name                    FILTERING_END_ADDR_REG
Relative Address        0x00000044
Absolute Address        0xF8F00044
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Defined by FILTEREND input

        Register FILTERING_END_ADDR_REG Details

     Field Name        Bits     Type   Reset Value                        Description
address               31:20     rw     0x0             End address for use with master port 1 in a
                                                       two-master port configuration, when
                                                       address filtering is enabled.
                                                       The default value is the value of FILTEREND
                                                       sampled on exit from reset. The value
                                                       on the pin gives the upper address bits with 1MB
                                                       granularity.
SBZ                   19:0      rw     0x0             SBZ

                   <-----  ------>Register (MPCORE) SCU_ACCESS_CTRL

Name                    SCU_ACCESS_CTRL_REG
Relative Address        0x00000050
Absolute Address        0xF8F00050
Width                   32 bits
Access Type             rw
Reset Value             0x0000000F
Description             SCU Access Control (SAC) Register

        Register SCU_ACCESS_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
SCU_ACCESS_CTRL_SBZ     31:4      rw     0x0           SBZ
SCU_ACCESS_CTRL_CPU3    3         rw     0x1           0 = CPU3 cannot access the components.
                                                       1 = CPU3 can access the components. This is the
                                                       default.
SCU_ACCESS_CTRL_CPU2    2         rw     0x1           0 = CPU2 cannot access the components.
                                                       1 = CPU2 can access the components. This is the
                                                       default.
SCU_ACCESS_CTRL_CPU1    1         rw     0x1           0 = CPU1 cannot access the components.
                                                       1 = CPU1 can access the components. This is the
                                                       default.
SCU_ACCESS_CTRL_CPU0    0         rw     0x1           0 = CPU0 cannot access the components.
                                                       1 = CPU0 can access the components. This is the
                                                       default.

                                                       
                   <-----  ------>Register (MPCORE) SCU_NS_ACCESS_CTRL

Name                    SCU_NS_ACCESS_CTRL_REG
Relative Address        0x00000054
Absolute Address        0xF8F00054
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             SCU Non-secure Access Control Register
                        SNSAC

        Register SCU_NS_ACCESS_CTRL_REG Details

      Field Name                        Bits     Type   Reset Value    Description
SCU_NS_ACCESS_CTRL_REG_SBZ              31:12     ro     0x0           SBZ
SCU_NS_ACCESS_CTRL_REG_CPU3_GTMR        11        ro     0x0           same as above
SCU_NS_ACCESS_CTRL_REG_CPU2_GTMR        10        ro     0x0           same as above
SCU_NS_ACCESS_CTRL_REG_CPU1_GTMR        9         ro     0x0           same as above
SCU_NS_ACCESS_CTRL_REG_CPU0_GTMR        8         ro     0x0           Non-secure access to the global timer for
                                                                       CPU<n>.
                                                                       * <n> is 3 for bit[11]
                                                                       * <n> is 2 for bit[10]
                                                                       * <n> is 1 for bit[9]
                                                                       * <n> is 0 for bit[8].
                                                                       0 = Secure accesses only. This is the default value.
                                                                       1 = Secure accesses and Non-Secure accesses.
SCU_NS_ACCESS_CTRL_REG_PTMRS_CPU3       7         ro     0x0           same as above
SCU_NS_ACCESS_CTRL_REG_PTMRS_CPU2       6         ro     0x0           same as above
SCU_NS_ACCESS_CTRL_REG_PTMRS_CPU1       5         ro     0x0           same as above
SCU_NS_ACCESS_CTRL_REG_PTMRS_CPU0       4         ro     0x0           Non-secure access to the private timer and
                                                                       watchdog for CPU<n>.
                                                                       * <n> is 3 for bit[7]
                                                                       * <n> is 2 for bit[6]]
                                                                       * <n> is 1 for bit[5]
                                                                       * <n> is 0 for bit[4].
                                                                       0 = Secure accesses only. Non-secure reads return
                                                                       0. This is the default value.
                                                                       1 = Secure accesses and Non-secure accesses.
SCU_NS_ACCESS_CTRL_REG_COMPACCESS_CPU3  3         ro     0x0           same as above
SCU_NS_ACCESS_CTRL_REG_COMPACCESS_CPU2  2         ro     0x0           same as above
SCU_NS_ACCESS_CTRL_REG_COMPACCESS_CPU1  1         ro     0x0           same as above
SCU_NS_ACCESS_CTRL_REG_COMPACCESS_CPU0  0         ro     0x0           Non-secure access to the components for
                                                                       CPU<n>.
                                                                       * <n> is 3 for bit[3]
                                                                       * <n> is 2 for bit[2]]
                                                                       * <n> is 1 for bit[1]
                                                                       * <n> is 0 for bit[0].
                                                                       0 = CPU cannot write the components
                                                                       1 = CPU can access the components.

<-----  ------>Register (MPCORE) GIC_ICCICR*   
Name                    GIC_ICCICR
Software Name           GIC_CONTROL
Relative Address        0x00000100
Absolute Address        0xF8F00100
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             CPU Interface Control Register

         Register GIC_ICCICR Details

       Field Name        Bits     Type    Reset Value                        Description
reserved                31:5      rw     0x0               reserved
SBPR                    4         rw     0x0               Controls whether the CPU interface uses the
(GIC_CNTR_SBPR)                                            Secure or Non-secure Binary Point Register for
                                                           preemption.
                                                           0: use the Secure Binary Point Register for Secure
                                                           interrupts, and use the Non-secure Binary Point
                                                           Register for Non-secure interrupts.
                                                           1: use the Secure Binary Point Register for both
                                                           Secure and Non-secure interrupts.
FIQEn                   3         rw     0x0               Controls whether the GIC signals Secure
(GIC_CNTR_FIQEN)                                           interrupts to a target processor using the FIQ or
                                                           the IRQ signal.
                                                           0: using IRQ, 1: using FIQ.
                                                           The GIC always signals Non-secure interrupts
                                                           using IRQ.
AckCtl                  2         rw     0x0               Controls whether a Secure read of the ICCIAR,
(GIC_CNTR_ACKCTL                                           when the highest priority pending interrupt is
)                                                          Non-secure, causes the CPU interface to
                                                           acknowledge the interrupt.
EnableNS                1         rw     0x0               An alias of the Enable bit in the Non-secure
(GIC_CNTR_EN_NS)                                           ICCICR.
                                                           This alias bit means Secure software can enable
                                                           the signal of Non-secure interrupts.
EnableS                 0         rw     0x0               Global enable for the signaling of Secure
(GIC_CNTR_EN_S)                                            interrupts by the CPU interfaces to the connected
                                                           processors.

<-----  ------>Register (MPCORE) GIC_ICCPMR*   
Name                    GIC_ICCPMR
Software Name           GIC_CPU_PRIOR
Relative Address        0x00000104
Absolute Address        0xF8F00104
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Priority Mask Register

           Register GIC_ICCPMR Details

      Field Name          Bits     Type    Reset Value                       Description
reserved                 31:8      rw     0x0             reserved
Priority                 7:0       rw     0x0             The priority mask level for the CPU interface.
(GIC_PRIORITY)                                            If the priority of an interrupt is higher than the
                                                          value indicated by this field, the interface signals
                                                          the interrupt to the processor.

<-----  ------>Register (MPCORE) GIC_ICCBPR*   
Name                     GIC_ICCBPR
Software Name            GIC_BIN_PT
Relative Address         0x00000108
Absolute Address         0xF8F00108
Width                    32 bits
Access Type              rw
Reset Value              0x00000002
Description              Binary Point Register

           Register GIC_ICCBPR Details

      Field Name          Bits     Type    Reset Value                       Description
reserved                 31:3      rw     0x0             reserved
(GIC_CPUID)
Binary_point             2:0       rw     0x2             The value of this field controls
(MASK)                                                    the 8-bit interrupt priority field is split into a
                                                          group priority field, used to determine interrupt
                                                          preemption, and a subpriority field.

<-----  ------>Register (MPCORE) GIC_ICCIAR*   
Name                     GIC_ICCIAR
Software Name            GIC_INT_ACK
Relative Address         0x0000010C
Absolute Address         0xF8F0010C
Width                    32 bits
Access Type              rw
Reset Value              0x000003FF
Description              Interrupt Acknowledge Register

        Register GIC_ICCIAR Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:13     rw     0x0            reserved
CPUID                   12:10     rw     0x0            Identifies the processor that requested the
                                                        interrupt.
                                                        Returns the number of the CPU interface that
                                                        made the request.
ACKINTID                9:0       rw     0x3FF          The interrupt ID.
(GIC_ACK_INTID)                                         This read acts as an acknowledge for the
                                                        interrupt.

<-----  ------>Register (MPCORE) GIC_ICCEOIR*   
Name                    GIC_ICCEOIR
Software Name           GIC_EOI
Relative Address        0x00000110
Absolute Address        0xF8F00110
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             End Of Interrupt Register

        Register GIC_ICCEOIR Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:13     rw     0x0            reserved
CPUID                   12:10     rw     0x0            On completion of the processing of an SGI, this
                                                        field contains the CPUID value from the
                                                        corresponding ICCIAR access.
EOIINTID                9:0       rw     0x0            The ACKINTID value from the corresponding
(INTID)                                                 ICCIAR access.

<-----  ------>Register (MPCORE) GIC_ICCRPR*   
Name                    GIC_ICCRPR
Software Name           GIC_RUN_PRIOR
Relative Address        0x00000114
Absolute Address        0xF8F00114
Width                   32 bits
Access Type              rw
Reset Value              0x000000FF
Description              Running Priority Register

           Register GIC_ICCRPR Details

      Field Name          Bits     Type   Reset Value                        Description
reserved                 31:8      rw     0x0             reserved
Priority                 7:0       rw     0xFF            The priority value of the highest priority interrupt
                                                          that is active on the CPU interface.

<-----  ------>Register (MPCORE) GIC_ICCHPIR*
Name                     GIC_ICCHPIR
Software Name            GIC_HI_PEND
Relative Address         0x00000118
Absolute Address         0xF8F00118
Width                    32 bits
Access Type              rw
Reset Value              0x000003FF
Description              Highest Pending Interrupt Register

           Register GIC_ICCHPIR Details

      Field Name          Bits     Type   Reset Value                        Description
reserved                 31:13     rw     0x0             reserved
CPUID                    12:10     rw     0x0             If the PENDINTID field returns the ID of an SGI,
(GIC_CPUID)                                               this field contains the CPUID value for that
                                                          interrupt.
                                                          The identifies the processor that generated the
                                                          interrupt.
PENDINTID                9:0       rw     0x3FF           The interrupt ID of the highest priority pending
(GIC_PEND_INTID)                                          interrupt.

<-----  ------>Register (MPCORE) GIC_ICCABPR*   
Name                     GIC_ICCABPR
Software Name            GIC_ALIAS_BIN_PT
Relative Address         0x0000011C
Absolute Address        0xF8F0011C
Width                   32 bits
Access Type             rw
Reset Value             0x00000003
Description             Aliased Non-secure Binary Point Register

        Register GIC_ICCABPR Details

      Field Name         Bits     Type   Reset Value                         Description
reserved                31:3      rw     0x0             reserved
Binary_point            2:0       rw     0x3             Provides an alias of the Non-secure ICCBPR.

                   <-----  ------>Register (MPCORE) GIC_ICCIDR*

Name                    GIC_ICCIDR
Relative Address        0x000001FC
Absolute Address        0xF8F001FC
Width                   32 bits
Access Type             ro
Reset Value             0x3901243B
Description             CPU Interface Implementer Identification Register

        Register GIC_ICCIDR Details

      Field Name         Bits     Type   Reset Value                         Description
Part_number             31:20     ro     0x390           Identifies the peripheral
Architecture_version    19:16     ro     0x1             Identifies the architecture version
Revision_number         15:12     ro     0x2             Returns the revision number of the Interrupt
                                                         Controller. The implementer defines the
                                                         format of this field.
Implementer             11:0      ro     0x43B           Returns the JEP106 code of the company that
                                                         implemented the Cortex-A9 processor
                                                         interface RTL. It uses the following construct:
                                                         [11:8] the JEP106 continuation code of the
                                                         implementer
                                                         [7] 0
                                                         [6:0] the JEP106 code [6:0] of the implementer

                   <-----  ------>Register (MPCORE) GTMR_CNT*

Name                      GTMR_CNT_REG
Relative Address          0x00000200
Absolute Address          0xF8F00200
Width                     32 bits
Access Type               rw
Reset Value               0x00000000
Description               Global Timer Counter Register 0

        Note: This register is the first in an array of 2 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
Global_Timer_Counter_Register0      0xf8f00200
Global_Timer_Counter_Register1      0xf8f00204

        Register Global_Timer_Counter_Register0 to Global_Timer_Counter_Register1 Details

      Field Name           Bits      Type     Reset Value                        Description
VAL                       31:0       rw       0x0            There are two timer counter registers. They are
                                                             the lower 32-bit timer counter at offset
                                                             0x00 and the upper 32-bit timer counter at offset
                                                             0x04.
                                                             You must access these registers with 32-bit
                                                             accesses. You cannot use STRD/LDRD.
                                                             To modify the register proceed as follows:
                                                             1. Clear the timer enable bit in the Global Timer
                                                             Control Register
                                                             2. Write the lower 32-bit timer counter register
                                                             3. Write the upper 32-bit timer counter register
                                                             4. Set the timer enable bit.
                                                             To get the value from the Global Timer Counter
                                                             register proceed as follows:
                                                             1. Read the upper 32-bit timer counter register
                                                             2. Read the lower 32-bit timer counter register
                                                             3. Read the upper 32-bit timer counter register
                                                             again. If the value is different to the
                                                             32-bit upper value read previously, go back to
                                                             step 2. Otherwise the 64-bit timer
                                                             counter value is correct.

                   <-----  ------>Register (MPCORE) GTMR_CTRL*

Name                    GTMR_CTRL_REG
Relative Address        0x00000208
Absolute Address        0xF8F00208
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Global Timer Control Register

        Register GTMR_CNT_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:16     rw     0x0            Reserved
Prescaler               15:8      rw     0x0            The prescaler modifies the clock period for the
                                                        decrementing event for the Counter
                                                        Register. The timer interval is calculated using the
                                                        following equation:
                                                        (PRESCALER_value+1)*(Load_value+1)*(CPU_3
                                                        x2x PERIOD)
reserved                7:4       rw     0x0            Reserved
VAL                     3         rw     0x0            This bit is banked per Cortex-A9 processor.
                                                        1'b0: single shot mode.
                                                        When the counter reaches the comparator value,
                                                        sets the event flag. It is the responsibility
                                                        of software to update the comparator value to get
                                                        further events.
                                                        1'b1: auto increment mode.
                                                        Each time the counter reaches the comparator
                                                        value, the comparator register is
                                                        incremented with the auto-increment register, so
                                                        that further events can be set periodically
                                                        without any software updates.
IRQ_Enable              2         rw     0x0            This bit is banked per Cortex-A9 processor.
                                                        If set, the interrupt ID 27 is set as pending in the
                                                        Interrupt Distributor when the event flag
                                                        is set in the Timer Status Register.

      Field Name         Bits     Type    Reset Value                       Description
Comp_Enablea            1         rw     0x0             This bit is banked per Cortex-A9 processor.
                                                         If set, it allows the comparison between the 64-bit
                                                         Timer Counter and the related 64-bit
                                                         Comparator Register.
Timer_Enable            0         rw     0x0              Timer enable
                                                         1'b0 = Timer is disabled and the counter does not
                                                         increment.
                                                         All registers can still be read and written
                                                         1'b1 = Timer is enabled and the counter
                                                         increments normally

                   <-----  ------>Register (MPCORE) GTMR_INT_STS*

Name                    GTMR_INT_STS_REG
Relative Address        0x0000020C
Absolute Address        0xF8F0020C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Global Timer Interrupt Status Register

        Register GTMR_INT_STS_REG Details

      Field Name         Bits     Type    Reset Value                       Description
reserved                31:1      rw     0x0             UNK/SBZP
Event_flag              0         rw     0x0             This is a banked register for all Cortex-A9
                                                         processors present.
                                                         The event flag is a sticky bit that is automatically
                                                         set when the Counter Register reaches
                                                         the Comparator Register value. If the timer
                                                         interrupt is enabled, Interrupt ID 27 is set as
                                                         pending in the Interrupt Distributor after the
                                                         event flag is set. The event flag is cleared
                                                         when written to 1. Figure 4-7 shows the Global
                                                         Timer Interrupt Status Register bit
                                                         assignment.

                   <-----  ------>Register (MPCORE) GTMR*

Name                    GTMR_CMPVAL_REG
Relative Address        0x00000210
Absolute Address        0xF8F00210
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Comparator Value Register_0

        Note: This register is the first in an array of 2 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
Comparator_Value_Register0       0xf8f00210
Comparator_Value_Register1       0xf8f00214

        Register Comparator_Value_Register0 to Comparator_Value_Register1 Details

      Field Name           Bits      Type     Reset Value                       Description
CMPVAL                    31:0       rw       0x0            There are two 32-bit registers, the lower 32-bit
                                                             comparator value register at offset 0x10
                                                             and the upper 32-bit comparator value register at
                                                             offset 0x14.
                                                             You must access these registers with 32-bit
                                                             accesses. You cannot use STRD/LDRD. There
                                                             is a Comparator Value Register for each
                                                             Cortex-A9 processor.
                                                             To ensure that updates to this register do not set
                                                             the Interrupt Status Register proceed as
                                                             follows:
                                                             1. Clear the Comp Enable bit in the Timer Control
                                                             Register.
                                                             2. Write the lower 32-bit Comparator Value
                                                             Register.
                                                             3. Write the upper 32-bit Comparator Value
                                                             Register.
                                                             4. Set the Comp Enable bit and, if necessary, the
                                                             IRQ enable bit.

                   <-----  ------>Register (MPCORE) GTMR_INC*

Name                    GTMR_INC_REG
Relative Address        0x00000218
Absolute Address        0xF8F00218
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Auto-increment Register

        Register GTMR_CMPVAL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
VAL                     31:0      rw     0x0             Auto-increment Register
                                                         This 32-bit register gives the increment value of
                                                         the Comparator Register when the
                                                         Auto-increment bit is set in the Timer Control
                                                         Register. Each Cortex-A9 processor
                                                         present has its own Auto-increment Register
                                                         If the comp enable and auto-increment bits are set
                                                         when the global counter reaches the
                                                         Comparator Register value, the comparator is
                                                         incremented by the auto-increment value,
                                                         so that a new event can be set periodically.
                                                         The global timer is not affected and goes on
                                                         incrementing

<-----  ------>Register (MPCORE) PTMR_LOAD*
Name                    PTMR_LOAD_REG_REG
Software Name           TIMER_LOAD
Relative Address        0x00000600
Absolute Address        0xF8F00600
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Private Timer Load Register

        Register PTMR_LOAD_REG_REG Details

      Field Name         Bits     Type   Reset Value                        Description
VAL                     31:0      rw     0x0             The Timer Load Register contains the value
                                                         copied to the Timer Counter Register when
                                                         it decrements down to zero with auto reload
                                                         mode enabled. Writing to the Timer Load
                                                         Register means that you also write to the Timer
                                                         Counter Register.

<-----  ------>Register (MPCORE) PTMR_CNT*
Name                    PTMR_CNT_REG
Software Name           TIMER_COUNTER
Relative Address        0x00000604
Absolute Address        0xF8F00604
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Private Timer Counter Register

        Register PTMR_CNT_REG Details

      Field Name         Bits     Type   Reset Value                        Description
VAL                     31:0      rw     0x0             The Timer Counter Register is a decrementing
                                                         counter.
                                                         The Timer Counter Register decrements if the
                                                         timer is enabled using the timer enable
                                                         bit in the Timer Control Register. If a Cortex-A9
                                                         processor timer is in debug state, the
                                                         counter only decrements when the Cortex-A9
                                                         processor returns to non debug state.
                                                         When the Timer Counter Register reaches zero
                                                         and auto reload mode is enabled, it
                                                         reloads the value in the Timer Load Register and
                                                         then decrements from that value. If
                                                         auto reload mode is not enabled, the Timer
                                                         Counter Register decrements down to zero
                                                         and stops.
                                                         When the Timer Counter Register reaches zero,
                                                         the timer interrupt status event flag is
                                                         set and the interrupt ID 29 is set as pending in the
                                                         Interrupt Distributor, if interrupt
                                                         generation is enabled in the Timer Control
                                                         Register.
                                                         Writing to the Timer Counter Register or Timer
                                                         Load Register forces the Timer Counter
                                                         Register to decrement from the newly written
                                                         value.

<-----  ------>Register (MPCORE) PTMR_CTLR*
Name                    PTMR_CTLR_REG
Software Name           TIMER_CONTROL
Relative Address        0x00000608
Absolute Address        0xF8F00608
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Private Timer Control Register

        Register PTMR_CTLR_REG Details

       Field Name         Bits     Type   Reset Value                        Description
reserved                 31:16     rw     0x0             UNK/SBZP.
Prescaler                15:8      rw     0x0             The prescaler modifies the clock period for the
(PRESCALER)                                               decrementing event for the Counter
                                                          Register. See Calculating timer intervals on page
                                                          4-2 for the equation.
UNK_SBZP                 7:3       rw     0x0             UNK/SBZP.
IRQ_Enable               2         rw     0x0             If set, the interrupt ID 29 is set as pending in the
(IRQ_ENABLE)                                              Interrupt Distributor when the event flag
                                                          is set in the Timer Status Register.
Auto_reload              1         rw     0x0             1'b0 = Single shot mode.
(AUTO_RELOAD)                                             Counter decrements down to zero, sets the event
                                                          flag and stops.
                                                          1'b1 = Auto-reload mode.
                                                          Each time the Counter Register reaches zero, it is
                                                          reloaded with the value contained in the
                                                          Timer Load Register.
Timer_Enable             0         rw     0x0             Timer enable
(ENABLE)                                                  1'b0 = Timer is disabled and the counter does not
                                                          decrement.
                                                          All registers can still be read and written
                                                          1'b1 = Timer is enabled and the counter
                                                          decrements normally

<-----  ------>Register (MPCORE) PTMR_INT_STS*   
Name                     PTMR_INT_STS_REG
Software Name            TIMER_ISR
Relative Address         0x0000060C
Absolute Address         0xF8F0060C
Width                    32 bits
Access Type              rw
Reset Value             0x00000000
Description             Private Timer Interrupt Status Register

        Register PTMR_INT_STS_REG Details

      Field Name         Bits     Type    Reset Value                        Description
reserved                31:1      rw     0x0              UNK/SBZP
VAL                     0         rw     0x0              This is a banked register for all Cortex-A9
                                                          processors present.
                                                          The event flag is a sticky bit that is automatically
                                                          set when the Counter Register reaches
                                                          zero. If the timer interrupt is enabled, Interrupt ID
                                                          29 is set as pending in the Interrupt
                                                          Distributor after the event flag is set. The event
                                                          flag is cleared when written to 1.

<-----  ------>Register (MPCORE) WDTMR_LOAD*
Name                    WDTMR_LOAD_REG
Software Name           WDT_LOAD
Relative Address        0x00000620
Absolute Address        0xF8F00620
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Watchdog Load Register

        Register WDTMR_LOAD_REG Details

      Field Name         Bits     Type    Reset Value                        Description
VAL                     31:0      rw     0x0              Watchdog Load Register
                                                          The Watchdog Load Register contains the value
                                                          copied to the Watchdog Counter
                                                          Register when it decrements down to zero with
                                                          auto reload mode enabled, in Timer
                                                          mode. Writing to the Watchdog Load Register
                                                          means that you also write to the
                                                          Watchdog Counter Register

<-----  ------>Register (MPCORE) WDTMR_CNT*   
Name                    WDTMR_CNT_REG
Software Name           WDT_COUNTER
Relative Address        0x00000624
Absolute Address        0xF8F00624
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Watchdog Counter Register

        Register WDTMR_CNT_REG Details

      Field Name         Bits   Type    Reset Value                      Description
VAL                     31:0    rw     0x0            Watchdog Counter Register
                                                      The Watchdog Counter Register is a down
                                                      counter.
                                                      It decrements if the Watchdog is enabled using the
                                                      Watchdog enable bit in the Watchdog
                                                      Control Register. If the Cortex-A9 processor
                                                      associated with the Watchdog is in debug
                                                      state, the counter does not decrement until the
                                                      Cortex-A9 processor returns to non
                                                      debug state.
                                                      When the Watchdog Counter Register reaches
                                                      zero and auto reload mode is enabled,
                                                      and in timer mode, it reloads the value in the
                                                      Watchdog Load Register and then
                                                      decrements from that value. If auto reload mode
                                                      is not enabled or the watchdog is not
                                                      in timer mode, the Watchdog Counter Register
                                                      decrements down to zero and stops.
                                                      When in watchdog mode the only way to update
                                                      the Watchdog Counter Register is to
                                                      write to the Watchdog Load Register. When in
                                                      timer mode the Watchdog Counter
                                                      Register is write accessible.
                                                      The behavior of the watchdog when the
                                                      Watchdog Counter Register reaches zero
                                                      depends on its current mode:
                                                      Timer mode When the Watchdog Counter
                                                      Register reaches zero, the watchdog
                                                      interrupt status event flag is set and the interrupt
                                                      ID 30 is set as pending
                                                      in the Interrupt Distributor, if interrupt
                                                      generation is enabled in the
                                                      Watchdog Control Register.
                                                      Watchdog mode
                                                      If a software failure prevents the Watchdog
                                                      Counter Register from being
                                                      refreshed, the Watchdog Counter Register reaches
                                                      zero, the Watchdog
                                                      reset status flag is set and the associated
                                                      WDRESETREQ reset request
                                                      output pin is asserted. The external reset source is
                                                      then responsible for
                                                      resetting all or part of the Cortex-A9 MPCore
                                                      design.

<-----  ------>Register (MPCORE) WDTMR_CTRL*
Name                    WDTMR_CTRL_REG
Software Name           WDT_CONTROL
Relative Address        0x00000628
Absolute Address        0xF8F00628
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Watchdog Control Register

        Register WDTMR_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:16     rw     0x0           Reserved.
Prescaler               15:8      rw     0x0           The prescaler modifies the clock period for the
(PRESCALER)                                            decrementing event for the Counter
                                                       Register.
VAL                     7:4       rw     0x0           Reserved.
Watchdog_mode           3         rw     0x0           1'b0 = Timer mode, default
(WD_MODE)                                              Writing a zero to this bit has no effect. You must
                                                       use the Watchdog Disable Register to
                                                       put the watchdog into timer mode. See Watchdog
                                                       Disable Register on page 4-9.
                                                       1'b1 = Watchdog mode.
IT_Enable               2         rw     0x0           If set, the interrupt ID 30 is set as pending in the
(IT_ENABLE)                                            Interrupt Distributor when the event flag
                                                       is set in the watchdog Status Register.
                                                       In watchdog mode this bit is ignored
Auto_reload             1         rw     0x0           1'b0 = Single shot mode.
(AUTO_RELOAD)                                          Counter decrements down to zero, sets the event
                                                       flag and stops.
                                                       1'b1 = Auto-reload mode.
                                                       Each time the Counter Register reaches zero, it is
                                                       reloaded with the value contained in the
                                                       Load Register and then continues decrementing.
Watchdog_Enable         0         rw     0x0           Global watchdog enable
(WD_ENABLE)                                            1'b0 = Watchdog is disabled and the counter does
                                                       not decrement. All registers can still be
                                                       read and /or written
                                                       1'b1 = Watchdog is enabled and the counter
                                                       decrements normally.

<-----  ------>Register (MPCORE) WDTMR_INT_STS*
Name                    WDTMR_INT_STS_REG
Software Name           WDT_ISR
Relative Address        0x0000062C
Absolute Address        0xF8F0062C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Watchdog Interrupt Status Register

        Register WDTMR_INT_STS_REG Details

      Field Name         Bits     Type   Reset Value                         Description
reserved                31:1      rw     0x0             Reserved
Event_flag              0         rw     0x0             The event flag is a sticky bit that is automatically
(EVENT_FLAG)                                             set when the Counter Register reaches
                                                         zero in timer mode. If the watchdog interrupt is
                                                         enabled, Interrupt ID 30 is set as
                                                         pending in the Interrupt Distributor after the
                                                         event flag is set. The event flag is cleared
                                                         when written with a value of 1. Trying to write a
                                                         zero to the event flag or a one when it
                                                         is not set has no effect.

<-----  ------>Register (MPCORE) WDTMR_RST_STS*
Name                    WDTMR_RST_STS_REG
Software Name           WDT_RST_STS
Relative Address        0x00000630
Absolute Address        0xF8F00630
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Watchdog Reset Status Register

        Register WDTMR_RST_STS_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:1      rw     0x0           Reserved. Writes are ignored, read data is always
                                                       zero.
Reset_flag              0         rw     0x0           The reset flag is a sticky bit that is automatically
(RESET_FLAG)                                           set when the Counter Register reaches
                                                       zero and a reset request is sent accordingly. (In
                                                       watchdog mode)
                                                       The reset flag is cleared when written with a value
                                                       of 1. Trying to write a zero to the
                                                       reset flag or a one when it is not set has no effect.
                                                       This flag is not reset by normal
                                                       Cortex-A9 processor resets but has its own reset
                                                       line, nWDRESET. nWDRESET must
                                                       not be asserted when the Cortex-A9 processor
                                                       reset assertion is the result of a watchdog
                                                       reset request with WDRESETREQ. This
                                                       distinction enables software to differentiate
                                                       between a normal boot sequence, reset flag is
                                                       zero, and one caused by a previous
                                                       watchdog time-out, reset flag set to one.

<-----  ------>Register (MPCORE) WDTMR_DISABLE*   
Name                    WDTMR_DISABLE_REG
Software Name           WDT_DISABLE
Relative Address        0x00000634
Absolute Address        0xF8F00634
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Watchdog Disable Register

        Register WDTMR_DISABLE_REG Details

      Field Name         Bits     Type    Reset Value                     Description
VAL                     31:0      rw     0x0            Watchdog Disable Register
                                                        Use the Watchdog Disable Register to switch from
                                                        watchdog to timer mode. The
                                                        software must write 0x12345678 then 0x87654321
                                                        successively to the Watchdog Disable
                                                        Register so that the watchdog mode bit in the
                                                        Watchdog Control Register is set to zero.
                                                        If one of the values written to the Watchdog
                                                        Disable Register is incorrect or if any other
                                                        write occurs in between the two word writes, the
                                                        watchdog remains in its current state.
                                                        To reactivate the Watchdog, the software must
                                                        write 1 to the watchdog mode bit of the
                                                        Watchdog Control Register.

<-----  ------>Register (MPCORE) GIC_ICDDCR*
Name                    GIC_ICDDCR
Software Name           GIC_DIST_EN
Relative Address        0x00001000
Absolute Address        0xF8F01000
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Distributor Control Register

        Register GIC_ICDDCR Details

      Field Name         Bits     Type    Reset Value                     Description
reserved                31:2      rw     0x0            Reserved. Writes are ignored, read data is always
                                                        zero.

      Field Name         Bits     Type    Reset Value                        Description
Enable_Non_secure       1         rw     0x0             0 = disables all Non-secure interrupts control bits
                                                         in the distributor from changing state
                                                         because of any external stimulus change that
                                                         occurs on the corresponding SPI or PPI
                                                         signals
                                                         1 = enables the distributor to update register
                                                         locations for Non-secure interrupts
                                                         FOR: ICDDCR_for_Non_secure_mode
                                                         31,1 --> Reserved. Writes are ignored, read data is
                                                         always zero.
Enable_secure           0         rw     0x0             0 = disables all Secure interrupt control bits in the
(GIC_EN_INT)                                             distributor from changing state
                                                         because of any external stimulus change that
                                                         occurs on the corresponding SPI or PPI
                                                         signals.
                                                         1 = enables the distributor to update register
                                                         locations for Secure interrupts.
                                                         FOR: ICDDCR_for_Non_secure_mode
                                                         0 --> Enable_Non_secure --> 0 = disables all
                                                         Non-secure interrupts control bits in the
                                                         distributor from changing state because of any
                                                         external
                                                         stimulus change that occurs on the corresponding
                                                         SPI or
                                                         PPI signals
                                                         1 = enables the distributor to update register
                                                         locations for
                                                         Non-secure interrupts

<-----  ------>Register (MPCORE) GIC_ICDICTR*
Name                    GIC_ICDICTR
Software Name           GIC_IC_TYPE
Relative Address        0x00001004
Absolute Address        0xF8F01004
Width                   32 bits
Access Type             ro
Reset Value             0x0000FC22
Description             Interrupt Controller Type Register

        Register GIC_ICDICTR Details

       Field Name        Bits   Type    Reset Value                      Description
reserved                31:29   ro     0x0            Reserved. Writes are ignored, read data is always
                                                      zero.
LSPI                    15:11   ro     0x1F           Returns the number of Lockable Shared
(GIC_LSPI)                                            Peripheral Interrupts (LSPIs) that the controller
                                                      contains. The encoding is:
                                                      b11111 = 31 LSPIs, which are the interrupts of IDs
                                                      32-62.
                                                      When CFGSDISABLE is HIGH then the interrupt
                                                      controller prevents writes to any
                                                      register locations that control the operating state
                                                      of an LSPI.
SecurityExtn            10      ro     0x1            Returns the number of security domains that the
(GIC_DOMAIN)                                          controller contains:
                                                      1 = the controller contains two security domains.
                                                      This bit always returns the value one.
SBZ                     9:8     ro     0x0            Reserved
CPU_Number              7:5     ro     0x1            The encoding is:
(GIC_CPU_NUM)                                         b000 the Cortex-A9 MPCore configuration
                                                      contains one Cortex-A9 processor.
                                                      b001 the Cortex-A9 MPCore configuration
                                                      contains two Cortex-A9 processors.
                                                      b010 the Cortex-A9 MPCore configuration
                                                      contains three Cortex-A9 processors.
                                                      b011 the Cortex-A9 MPCore configuration
                                                      contains four Cortex-A9 processors.
                                                      b1xx: Unused values.
IT_Lines_Number         4:0     ro     0x2            The encoding is:
(GIC_NUM_INT)                                         b00000 = the distributor provides 32 interrupts, no
                                                      external interrupt lines.
                                                      b00001 = the distributor provides 64 interrupts, 32
                                                      external interrupt lines.
                                                      b00010 = the distributor provides 96 interrupts, 64
                                                      external interrupt lines.
                                                      b00011 = the distributor provide 128 interrupts, 96
                                                      external interrupt lines.
                                                      b00100 = the distributor provides 160 interrupts,
                                                      128 external interrupt lines.
                                                      b00101 = the distributor provides 192 interrupts,
                                                      160 external interrupt lines.
                                                      b00110 = the distributor provides 224 interrupts,
                                                      192 external interrupt lines.
                                                      b00111 = the distributor provides 256 interrupts,
                                                      224 external interrupt lines.
                                                      All other values not used.

<-----  ------>Register (MPCORE) GIC_ICDIIDR*
Name                      GIC_ICDIIDR
Software Name             GIC_DIST_IDENT
Relative Address          0x00001008
Absolute Address          0xF8F01008
Width                     32 bits
Access Type               ro
Reset Value               0x0102043B
Description               Distributor Implementer Identification Register

        Register GIC_ICDIIDR Details

      Field Name           Bits      Type     Reset Value                       Description
Implementation_Versio 31:24          ro       0x1            Gives implementation version number
n
Revision_Number           23:12      ro       0x20            Return the revision number of the controller
(GIC_REV)
Implementer               11:0       ro       0x43B          Implementer Number
(GIC_IMPL)

<-----  ------>Register (MPCORE) GIC_ICDISR*
Name                      GIC_ICDISR
Software Name             GIC_SECURITY0
Relative Address          0x00001080
Absolute Address          0xF8F01080
Width                     32 bits
Access Type               rw
Reset Value               0x00000000
Description               Interrupt Security Register_0

        Note: This register is the first in an array of 3 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

  Name                      Address
ICDISR0                   0xf8f01080
ICDISR1                   0xf8f01084
ICDISR2                   0xf8f01088

        Register ICDISR0 to ICDISR2 Details

      Field Name         Bits     Type    Reset Value                        Description
Security_Status         31:0      rw     0x0              The ICDISRn provide a Security status bit for each
(GIC_INT_NS)                                              interrupt supported by the GIC.
                                                          Each bit controls the security status of the
                                                          corresponding interrupt.
                                                          Accessible by Secure accesses only.
                                                          The register addresses are RAZ/WI to
                                                          Non-secure accesses.
                                                          ICDISR0 is banked for each connected processor.

<-----  ------>Register (MPCORE) GIC_ICDISER*
Name                    GIC_ICDISER
Software Name           GIC_ENABLE_SET
Relative Address        0x00001100
Absolute Address        0xF8F01100
Width                   32 bits
Access Type             rw
Reset Value             0x0000FFFF
Description             Interrupt Set-enable Register 0

        Note: This register is the first in an array of 3 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

  Name                      Address
ICDISER0                  0xF8F01100
ICDISER1                  0xF8F01104
ICDISER2                  0xF8F01108
                                            
        Register GIC_ICDISR Details

      Field Name         Bits     Type    Reset Value                        Description
Set                     31:0      rw     0xFFFF           The ICDISERs provide a Set-enable bit for each
(GIC_INT_EN)                                              interrupt supported by the GIC.
                                                          Writing 1 to a Set-enable bit enables forwarding of
                                                          the corresponding interrupt to the CPU interfaces.
                                                          A register bit that corresponds to a Secure
                                                          interrupt is RAZ/WI to Non-secure access.
                                                          ICDISER0 is banked for each connected processor.

<-----  ------>Register (MPCORE) GIC_ICDICER*
Name                    GIC_ICDICER
Software Name           GIC_DISABLE
Relative Address        0x00001180
Absolute Address        0xF8F01180
Width                   32 bits
Access Type             rw
Reset Value             0x0000FFFF
Description             Interrupt Clear-Enable Register 0

        Note: This register is the first in an array of 3 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

  Name                      Address
ICDICER0                  0xF8F01180
ICDICER1                  0xF8F01184
ICDICER2                  0xF8F01188

         Register GIC_ICDICER Details

        Field Name        Bits     Type    Reset Value                         Description
Clear                    31:0      rw     0xFFFF             The ICDICERs provide a Clear-enable bit for each
(GIC_INT_CLR)                                                interrupt supported by the GIC.
                                                             Writing 1 to a Clear-enable bit disables
                                                             forwarding of the corresponding interrupt to the
                                                             CPU interfaces.
                                                             A register bit that corresponds to a Secure
                                                             interrupt is RAZ/WI to Non-secure accesses.
                                                             ICDICER0 is banked for each connected
                                                             processor.

<-----  ------>Register (MPCORE) GIC_ICDISPR*   
Name                       GIC_ICDISPR
Software Name              GIC_PENDING_SET0
Relative Address           0x00001200
Absolute Address           0xF8F01200
Width                      32 bits
Access Type                rw
Reset Value                0x00000000
Description                Interrupt Set-pending Register_0

         Note: This register is the first in an array of 3 identical registers listed in the table below. The details
         provided in this section apply to the entire array.

          Name                       Address
ICDISPR0                   0xf8f01200
ICDISPR1                   0xf8f01204
ICDISPR2                   0xf8f01208

         Register ICDISPR0 to ICDISPR2 Details

        Field Name          Bits      Type     Reset Value                       Description
Set                        31:0       rw       0x0            The ICDISPRs provide a Set-pending bit for each
(GIC_PEND_SET)                                                interrupt supported by the GIC.
                                                              Writing 1 to a Set-pending bit sets the status of the
                                                              corresponding peripheral interrupt to pending.
                                                              A register bit that corresponds to a Secure
                                                              interrupt is RAZ/WI to Non-secure accesses.
                                                              ICDISPR0 is banked for each connected processor.

<-----  ------>Register (MPCORE) GIC_ICDICPR*
Name                       GIC_ICDICPR
Software Name              GIC_PENDING_CLR0
Relative Address           0x00001280
Absolute Address           0xF8F01280
Width                      32 bits
Access Type                rw
Reset Value                0x00000000
Description                Interrupt Clear-Pending Register_0

         Note: This register is the first in an array of 3 identical registers listed in the table below. The details
         provided in this section apply to the entire array.

  Name                       Address
ICDICPR0                   0xf8f01280
ICDICPR1                   0xf8f01284
ICDICPR2                   0xf8f01288

         Register ICDICPR0 to ICDICPR2 Details

        Field Name          Bits      Type     Reset Value                       Description
Clear                      31:0       rw       0x0            The ICDICPRs provide a Clear-pending bit for
(GIC_PEND_CLR)                                                each interrupt supported by the GIC.
                                                              Writing 1 to a Clear-pending bit clears the status
                                                              of the corresponding peripheral interrupt to
                                                              pending.
                                                              A register bit that corresponds to a Secure
                                                              interrupt is RAZ/WI to Non-secure accesses.
                                                              ICDICPR0 is banked for each connected
                                                              processor.

<-----  ------>Register (MPCORE) GIC_ICDABR   
Name                       GIC_ICDABR
Software Name              GIC_ACTIVE0
Relative Address           0x00001300
Absolute Address           0xF8F01300
Width                      32 bits
Access Type                rw
Reset Value                0x00000000
Description                Active Bit register_0

         Note: This register is the first in an array of 3 identical registers listed in the table below. The details
         provided in this section apply to the entire array.

         Name                        Address
ICDABR0                    0xf8f01300
ICDABR1                    0xf8f01304
ICDABR2                    0xf8f01308

         Register ICDABR0 to ICDABR2 Details

      Field Name            Bits      Type     Reset Value                        Description
Active                     31:0       rw       0x0            The ICDABRs provide an Active bit for each
(MASK)                                                        interrupt supported by the GIC.
                                                              The bit reads as one if the status of the interrupt is
                                                              active or active and pending.
                                                              Read the ICDSPR or ICDCPR to find the pending
                                                              status of the interrupt.
                                                              ICDABR0 is banked for each connected processor.

<-----  ------>Register (MPCORE) GIC_ICDIPR*
Name                       GIC_ICDIPR
Software Name              GIC_PRIORITY0
Relative Address           0x00001400
Absolute Address           0xF8F01400
Width                      32 bits
Access Type                rw
Reset Value                0x00000000
Description                Interrupt Priority Register

        Note: This register is the first in an array of 24 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

   Name                     Address
ICDIPR0                   0xf8f01400
ICDIPR1                   0xf8f01404
ICDIPR2                   0xf8f01408
ICDIPR3                   0xf8f0140c
ICDIPR4                   0xf8f01410
ICDIPR5                   0xf8f01414
ICDIPR6                   0xf8f01418
ICDIPR7                   0xf8f0141c
ICDIPR8                   0xf8f01420
ICDIPR9                   0xf8f01424
ICDIPR10                  0xf8f01428
ICDIPR11                  0xf8f0142c
ICDIPR12                  0xf8f01430
ICDIPR13                  0xf8f01434
ICDIPR14                  0xf8f01438
ICDIPR15                  0xf8f0143c
ICDIPR16                  0xf8f01440
ICDIPR17                  0xf8f01444
ICDIPR18                  0xf8f01448
ICDIPR19                  0xf8f0144c
ICDIPR20                  0xf8f01450
ICDIPR21                  0xf8f01454
ICDIPR22                  0xf8f01458
ICDIPR23                  0xf8f0145c

           Register ICDIPR0 to ICDIPR23 Details

      Field Name             Bits     Type    Reset Value                       Description
Priority                    31:0      rw     0x0              The ICDIPRs provide an 8-bit Priority field for
(MASK)                                                        each interrupt supported by the GIC; however,
                                                              Zynq implemented only the upper 7 bits of each
                                                              8-bit field, i.e. supporing 128 levels, all even
                                                              values. These registers are byte accessible.
                                                              A register field that corresponds to a Secure
                                                              interrupt is RAZ/WI to Non-secure accesses.
                                                              ICDIPR0 to ICDIPR7 are banked for each
                                                              connected processor

<-----  ------>Register (MPCORE) GIC_ICDIPTR0*
Name                        GIC_ICDIPTR0
Software Name               GIC_SPI_TARGET
Relative Address            0x00001800
Absolute Address            0xF8F01800
Width                       32 bits
Access Type                 ro
Reset Value                 0x00000000
Description                 Interrupt Processor Targets Register 0

           Register GIC_ICDISPR0 Details
           The ICDIPTR0 register is used to indicate the targets of interrupts ID#0-ID#3.

      Field Name             Bits     Type    Reset Value                       Description
target_3                    25:24     ro     0x0              Targeted CPU(s) for interrupt ID#3
(GIC_SPI_CPUn)                                                01: CPU 0 targeted (CPU 0 always reads this
                                                              value)
                                                              10: CPU 1 targeted (CPU 1 always reads this
                                                              value)
target_2                    17:16     ro     0x0              Targeted CPU(s) for interrupt ID#2
(GIC_SPI_CPUn)                                                01: CPU 0 targeted (CPU 0 always reads this
                                                              value)
                                                              10: CPU 1 targeted (CPU 1 always reads this
                                                              value)

      Field Name          Bits     Type    Reset Value                      Description
target_1                 9:8       ro     0x0              Targeted CPU(s) for interrupt ID#1
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)
target_0                 1:0       ro     0x0              Targeted CPU(s) for interrupt ID#0
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)

<-----  ------>Register (MPCORE) GIC_ICDIPTR1*   
Name                     GIC_ICDIPTR1
Software Name            GIC_SPI_TARGET
Relative Address         0x00001804
Absolute Address         0xF8F01804
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Interrupt Processor Targets Register 1

        Register GIC_ICDIPTR1 Details
        The ICDIPTR1 register is used to indicate the targets of interrupts ID#4-ID#7.

      Field Name          Bits     Type    Reset Value                      Description
target_7                 25:24     ro     0x0              Targeted CPU(s) for interrupt ID#7
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)
target_6                 17:16     ro     0x0              Targeted CPU(s) for interrupt ID#6
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)

      Field Name          Bits     Type    Reset Value                      Description
target_5                 9:8       ro     0x0              Targeted CPU(s) for interrupt ID#5
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)
target_4                 1:0       ro     0x0              Targeted CPU(s) for interrupt ID#4
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)

<-----  ------>Register (MPCORE) GIC_ICDIPTR2*   
Name                     GIC_ICDIPTR2
Software Name            GIC_SPI_TARGET
Relative Address         0x00001808
Absolute Address         0xF8F01808
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Interrupt Processor Targets Register 2

        Register GIC_ICDIPTR2 Details
        The ICDIPTR2 register is used to indicate the targets of interrupts ID#8-ID#11.

      Field Name          Bits     Type    Reset Value                      Description
target_11                25:24     ro     0x0              Targeted CPU(s) for interrupt ID#11
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)
target_10                17:16     ro     0x0              Targeted CPU(s) for interrupt ID#10
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)

      Field Name          Bits     Type    Reset Value                      Description
target_9                 9:8       ro     0x0              Targeted CPU(s) for interrupt ID#9
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)
target_8                 1:0       ro     0x0              Targeted CPU(s) for interrupt ID#8
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)

<-----  ------>Register (MPCORE) GIC_ICDIPTR3*   
Name                     GIC_ICDIPTR3
Software Name            GIC_SPI_TARGET
Relative Address         0x0000180C
Absolute Address         0xF8F0180C
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Interrupt Processor Targets Register 3

        Register GIC_ICDIPTR3 Details
        The ICDIPTR3 register is used to indicate the targets of interrupts ID#12-ID#15.

      Field Name          Bits     Type    Reset Value                      Description
target_15                25:24     ro     0x0              Targeted CPU(s) for interrupt ID#15
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)
target_14                17:16     ro     0x0              Targeted CPU(s) for interrupt ID#14
(GIC_SPI_CPUn)                                             01: CPU 0 targeted (CPU 0 always reads this
                                                           value)
                                                           10: CPU 1 targeted (CPU 1 always reads this
                                                           value)

      Field Name         Bits     Type    Reset Value                      Description
target_13               9:8       ro     0x0              Targeted CPU(s) for interrupt ID#13
(GIC_SPI_CPUn)                                            01: CPU 0 targeted (CPU 0 always reads this
                                                          value)
                                                          10: CPU 1 targeted (CPU 1 always reads this
                                                          value)
target_12               1:0       ro     0x0              Targeted CPU(s) for interrupt ID#12
(GIC_SPI_CPUn)                                            01: CPU 0 targeted (CPU 0 always reads this
                                                          value)
                                                          10: CPU 1 targeted (CPU 1 always reads this
                                                          value)

<-----  ------>Register (MPCORE) GIC_ICDIPTR4*   
Name                    GIC_ICDIPTR4
Software Name           GIC_SPI_TARGET
Relative Address        0x00001810
Absolute Address        0xF8F01810
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 4

        Register GIC_ICDIPTR4 Details
        The ICDIPTR4 register always returns 0.

      Field Name         Bits     Type    Reset Value                      Description
reserved                31:0      rw     0x0              Reserved

<-----  ------>Register (MPCORE) GIC_ICDIPTR5*   
Name                    GIC_ICDIPTR5
Software Name           GIC_SPI_TARGET
Relative Address        0x00001814
Absolute Address        0xF8F01814
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 5

        Register GIC_ICDIPTR5 Details
        The ICDIPTR5 register always returns 0.

      Field Name          Bits     Type    Reset Value                      Description
reserved                 31:0      ro     0x0              Reserved

<-----  ------>Register (MPCORE) GIC_ICDIPTR6*   
Name                     GIC_ICDIPTR6
Software Name            GIC_SPI_TARGET
Relative Address         0x00001818
Absolute Address         0xF8F01818
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Interrupt Processor Targets Register 6

        Register GIC_ICDIPTR6 Details
        The ICDIPTR6 register is used to indicate the target of interrupt ID#27.

      Field Name          Bits     Type    Reset Value                      Description
target_27                25:24     ro     0x0              Targeted CPU(s) for interrupt ID#27
(GIC_SPI_CPUn)                                             01: CPU 0 targeted
                                                           10: CPU 1 targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR7*   
Name                     GIC_ICDIPTR7
Software Name            GIC_SPI_TARGET
Relative Address         0x0000181C
Absolute Address         0xF8F0181C
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Interrupt Processor Targets Register 7

        Register GIC_ICDIPTR7 Details
        The ICDIPTR7 register is used to indicate the targets of interrupts ID#28-ID#31.

      Field Name         Bits     Type    Reset Value                      Description
target_31               25:24     ro     0x0              Targeted CPU(s) for interrupt ID#31
(GIC_SPI_CPUn)                                            01: CPU 0 targeted
                                                          10: CPU 1 targeted
target_30               17:16     ro     0x0              Targeted CPU(s) for interrupt ID#30
(GIC_SPI_CPUn)                                            01: CPU 0 targeted
                                                          10: CPU 1 targeted
target_29               9:8       ro     0x0              Targeted CPU(s) for interrupt ID#29
(GIC_SPI_CPUn)                                            01: CPU 0 targeted
                                                          10: CPU 1 targeted
target_28               1:0       ro     0x0              Targeted CPU(s) for interrupt ID#28
(GIC_SPI_CPUn)                                            01: CPU 0 targeted
                                                          10: CPU 1 targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR8*
Name                    GIC_ICDIPTR8
Software Name           GIC_SPI_TARGET
Relative Address        0x00001820
Absolute Address        0xF8F01820
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 8

        Register GIC_ICDIPTR8 Details
        The ICDIPTR8 register is used to target the interrupts ID#32-ID#35 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_35               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#35
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_34               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#34
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_33               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#33
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_32               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#32
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR9*   
Name                    GIC_ICDIPTR9
Software Name           GIC_SPI_TARGET
Relative Address        0x00001824
Absolute Address        0xF8F01824
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 9

        Register GIC_ICDIPTR9 Details
        The ICDIPTR9 register is used to target the interrupts ID#36-ID#39 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_39               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#39
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_38               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#38
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_37               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#37
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_36               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#36
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR10*   
Name                    GIC_ICDIPTR10
Software Name           GIC_SPI_TARGET
Relative Address        0x00001828
Absolute Address        0xF8F01828
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 10

        Register GIC_ICDIPTR10 Details
        The ICDIPTR10 register is used to target the interrupts ID#40-ID#43 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_43               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#43
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_42               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#42
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_41               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#41
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_40               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#40
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR11*   
Name                    GIC_ICDIPTR11
Software Name           GIC_SPI_TARGET
Relative Address        0x0000182C
Absolute Address        0xF8F0182C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 11

        Register GIC_ICDIPTR11 Details
        The ICDIPTR11 register is used to target the interrupts ID#44-ID#47 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_47               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#47
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_46               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#46
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_45               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#45
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_44               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#44
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR12*   
Name                    GIC_ICDIPTR12
Software Name           GIC_SPI_TARGET
Relative Address        0x00001830
Absolute Address        0xF8F01830
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 12

        Register GIC_ICDIPTR12 Details
        The ICDIPTR12 register is used to target the interrupts ID#48-ID#51 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_51               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#51
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_50               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#50
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_49               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#49
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_48               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#48
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR13*   
Name                    GIC_ICDIPTR13
Software Name           GIC_SPI_TARGET
Relative Address        0x00001834
Absolute Address        0xF8F01834
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 13

        Register GIC_ICDIPTR13 Details
        The ICDIPTR13 register is used to target the interrupts ID#52-ID#55 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_55               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#55
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_54               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#54
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_53               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#53
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_52               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#52
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR14*   
Name                    GIC_ICDIPTR14
Software Name           GIC_SPI_TARGET
Relative Address        0x00001838
Absolute Address        0xF8F01838
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 14

        Register GIC_ICDIPTR14 Details
        The ICDIPTR14 register is used to target the interrupts ID#56-ID#59 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_59               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#59
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_58               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#58
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_57               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#57
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_56               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#56
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR15*   
Name                    GIC_ICDIPTR15
Software Name           GIC_SPI_TARGET
Relative Address        0x0000183C
Absolute Address        0xF8F0183C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 15

        Register GIC_ICDIPTR15 Details
        The ICDIPTR15 register is used to target the interrupts ID#60-ID#63 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_63               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#63
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_62               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#62
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_61               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#61
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_60               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#60
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR16*   
Name                    GIC_ICDIPTR16
Software Name           GIC_SPI_TARGET
Relative Address        0x00001840
Absolute Address        0xF8F01840
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 16

        Register GIC_ICDIPTR16 Details
        The ICDIPTR16 register is used to target the interrupts ID#64-ID#67 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_67               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#67
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_66               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#66
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_65               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#65
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_64               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#64
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR17*   
Name                    GIC_ICDIPTR17
Software Name           GIC_SPI_TARGET
Relative Address        0x00001844
Absolute Address        0xF8F01844
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 17

        Register GIC_ICDIPTR17 Details
        The ICDIPTR17 register is used to target the interrupts ID#68-ID#71 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_71               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#71
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_70               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#70
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_69               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#69
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_68               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#68
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR18*   
Name                    GIC_ICDIPTR18
Software Name           GIC_SPI_TARGET
Relative Address        0x00001848
Absolute Address        0xF8F01848
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 18

        Register GIC_ICDIPTR18 Details
        The ICDIPTR18 register is used to target the interrupts ID#72-ID#75 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_75               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#75
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_74               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#74
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_73               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#73
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_72               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#72
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR19*   
Name                    GIC_ICDIPTR19
Software Name           GIC_SPI_TARGET
Relative Address        0x0000184C
Absolute Address        0xF8F0184C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 19

        Register GIC_ICDIPTR19 Details
        The ICDIPTR19 register is used to target the interrupts ID#76-ID#79 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_79               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#79
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_78               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#78
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_77               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#77
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_76               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#76
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR20*
Name                    GIC_ICDIPTR20
Software Name           GIC_SPI_TARGET
Relative Address        0x00001850
Absolute Address        0xF8F01850
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 20

        Register GIC_ICDIPTR20 Details
        The ICDIPTR20 register is used to target the interrupts ID#80-ID#83 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_83               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#83
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_82               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#82
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_81               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#81
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_80               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#80
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR21*   
Name                    GIC_ICDIPTR21
Software Name           GIC_SPI_TARGET
Relative Address        0x00001854
Absolute Address        0xF8F01854
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 21

        Register GIC_ICDIPTR21 Details
        The ICDIPTR21 register is used to target the interrupts ID#84-ID#87 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_87               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#87
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_86               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#86
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_85               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#85
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_84               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#84
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR22*   
Name                    GIC_ICDIPTR22
Software Name           GIC_SPI_TARGET
Relative Address        0x00001858
Absolute Address        0xF8F01858
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 22

        Register GIC_ICDIPTR22 Details
        The ICDIPTR22 register is used to target the interrupts ID#88-ID#91 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_91               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#91
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_90               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#90
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name         Bits     Type    Reset Value                      Description
target_89               9:8       rw     0x0              Targeted CPU(s) for interrupt ID#89
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_88               1:0       rw     0x0              Targeted CPU(s) for interrupt ID#88
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDIPTR23*   
Name                    GIC_ICDIPTR23
Software Name           GIC_SPI_TARGET
Relative Address        0x0000185C
Absolute Address        0xF8F0185C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Interrupt Processor Targets Register 23

        Register GIC_ICDIPTR23 Details
        The ICDIPTR23 register is used to target the interrupts ID#92-ID#95 to none, CPU 0, CPU 1, or both CPUs.

      Field Name         Bits     Type    Reset Value                      Description
target_95               25:24     rw     0x0              Targeted CPU(s) for interrupt ID#95
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted
target_94               17:16     rw     0x0              Targeted CPU(s) for interrupt ID#94
(GIC_SPI_CPUn)                                            00: no CPU targeted
                                                          01: CPU 0 targeted
                                                          10: CPU 1 targeted
                                                          11: CPU 0 and CPU 1 are both targeted

      Field Name          Bits    Type    Reset Value                      Description
target_93               9:8       rw     0x0             Targeted CPU(s) for interrupt ID#93
(GIC_SPI_CPUn)                                           00: no CPU targeted
                                                         01: CPU 0 targeted
                                                         10: CPU 1 targeted
                                                         11: CPU 0 and CPU 1 are both targeted
target_92               1:0       rw     0x0             Targeted CPU(s) for interrupt ID#92
(GIC_SPI_CPUn)                                           00: no CPU targeted
                                                         01: CPU 0 targeted
                                                         10: CPU 1 targeted
                                                         11: CPU 0 and CPU 1 are both targeted

<-----  ------>Register (MPCORE) GIC_ICDICFR0*   
Name                    GIC_ICDICFR0
Software Name           GIC_INT_CFG
Relative Address        0x00001C00
Absolute Address        0xF8F01C00
Width                   32 bits
Access Type             ro
Reset Value             0xAAAAAAAA
Description             Interrupt Configuration Register 0

        Register GIC_ICDICFR0 Details
        The ICD ICFR 0 register controls the interrupt sensitivity of the 16 Software Generated Interrupts (SGI),
        IRQ ID #0 to ID #15. This read-only register has two bits per interrupt that always indicate each SGI
        interrupt is edge sensitive and must be handled by all of the targeted CPUs as indicated in the ICD IPTR
        [3:0] registers.

      Field Name          Bits    Type    Reset Value                      Description
config_15               31:30     ro     0x0             Configuration for interrupt ID#15
(MASK)                                                   10: edge sensitive and must be handeled by the
                                                         targeted CPU(s).
config_14               29:28     ro     0x0             Configuration for interrupt ID#14
(MASK)                                                   10: edge sensitive and must be handeled by the
                                                         targeted CPU(s).
config_13               27:26     ro     0x0             Configuration for interrupt ID#13
(MASK)                                                   10: edge sensitive and must be handeled by the
                                                         targeted CPU(s).

      Field Name         Bits   Type    Reset Value                     Description
config_12               25:24   ro     0x0            Configuration for interrupt ID#12
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_11               23:22   ro     0x0            Configuration for interrupt ID#11
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_10               21:20   ro     0x0            Configuration for interrupt ID#10
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_9                19:18   ro     0x0            Configuration for interrupt ID#9
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_8                17:16   ro     0x0            Configuration for interrupt ID#8
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_7                15:14   ro     0x0            Configuration for interrupt ID#7
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_6                13:12   ro     0x0            Configuration for interrupt ID#6
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_5                11:10   ro     0x0            Configuration for interrupt ID#5
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_4                9:8     ro     0x0            Configuration for interrupt ID#4
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_3                7:6     ro     0x0            Configuration for interrupt ID#3
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_2                5:4     ro     0x0            Configuration for interrupt ID#2
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_1                3:2     ro     0x0            Configuration for interrupt ID#1
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).
config_0                1:0     ro     0x0            Configuration for interrupt ID#0
(MASK)                                                10: edge sensitive and must be handeled by the
                                                      targeted CPU(s).

                   <-----  ------>Register (MPCORE) GIC_ICDICFR1*
Name                     GIC_ICDICFR1
Relative Address         0x00001C04
Absolute Address         0xF8F01C04
Width                    32 bits
Access Type              ro
Reset Value              0x7DC00000
Description              Interrupt Configuration Register 1

        Register GIC_ICDICFR1 Details
        The ICD ICFR 1 register controls the interrupt sensitivity of the CPU Private Peripheral Interrupts (PPI),
        IRQ ID #27 to ID #31. This read-only register has two bits per interrupt. This two bit field is either equal to
        01 (low-level active) or equal to 11 (edge sensitive). The LSB is always 1 because only the local CPU handles
        its own PPI interrupts.
        Note: There are two instances of this register at the same address. One register is accessible by CPU 0 and
        the other register is accessible by CPU 1.

      Field Name          Bits     Type     Reset Value                          Description
config_31                31:30     ro      0x0              Configuration for interrupt ID#31 (nIRQ)
(GIC_INT_CFG)                                               01: low-level active
config_30                29:28     ro      0x0              Configuration for interrupt ID#30 (CPU
(GIC_INT_CFG)                                               watchdog timer)
                                                            11: edge sensitive
config_29                27:26     ro      0x0              Configuration for interrupt ID#29 (CPU private
(GIC_INT_CFG)                                               timer)
                                                            11: edge sensitive
config_28                25:24     ro      0x0              Configuration for interrupt ID#28 (nFIQ)
(GIC_INT_CFG)                                               01: low-level active
config_27                23:22     ro      0x0              Configuration for interrupt ID#27 (global timer)
(GIC_INT_CFG)                                               11: edge sensitive
reserved                 21:0      ro      0x0              Reserved

                   <-----  ------>Register (MPCORE) GIC_ICDICFR2*
Name                     GIC_ICDICFR2
Relative Address         0x00001C08
Absolute Address         0xF8F01C08
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Interrupt Configuration Register 2

        Register GIC_ICDICFR2 Details
        The ICDICFR 2 register control the interrupt sensitivity of the Shared Peripheral Interrupts (SPI), IRQ ID
        #32 to ID #47 (IRQ 36 is reserved). This register has two bits per interrupt. This two bit field is either equal
        to 01 (high-level active) or equal to 11 (rising-edge sensitive). The LSB is always 1 because only one CPU
        will handle a SPI interrupt, regardless of the number of CPUs targeted.
        Refer to UG585 TRM Section 7.2.3 Shared Peripheral Interrupts (SPI) for the required sensitivity type for
        the SPI interrupts. The SPI interrupts must match the expected sensitivity. Interrupts from the PL may be
        high-level or rising edge sensitive; this must be coordinated with the PL hardware and software.

      Field Name           Bits    Type     Reset Value                        Description
config_47                 31:30   rw       0x0              Configuration for interrupt ID#47
(GIC_INT_CFG)                                               01: high-level active
                                                            11: rising-edge
                                                            The lower bit is read-only and is always 1.
config_46                 29:28   rw       0x0              Configuration for interrupt ID#46
(GIC_INT_CFG)                                               01: high-level active
                                                            11: rising-edge
                                                            The lower bit is read-only and is always 1.
config_45                 27:26   rw       0x0              Configuration for interrupt ID#45
(GIC_INT_CFG)                                               01: high-level active
                                                            11: rising-edge
                                                            The lower bit is read-only and is always 1.
config_44                 25:24   rw       0x0              Configuration for interrupt ID#44
(GIC_INT_CFG)                                               01: high-level active
                                                            11: rising-edge
                                                            The lower bit is read-only and is always 1.
config_43                 23:22   rw       0x0              Configuration for interrupt ID#43
(GIC_INT_CFG)                                               01: high-level active
                                                            11: rising-edge
                                                            The lower bit is read-only and is always 1.
config_42                 21:20   rw       0x0              Configuration for interrupt ID#42
(GIC_INT_CFG)                                               01: high-level active
                                                            11: rising-edge
                                                            The lower bit is read-only and is always 1.
config_41                 19:18   rw       0x0              Configuration for interrupt ID#41
(GIC_INT_CFG)                                               01: high-level active
                                                            11: rising-edge
                                                            The lower bit is read-only and is always 1.

      Field Name         Bits   Type    Reset Value                      Description
config_40               17:16   rw     0x0            Configuration for interrupt ID#40
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_39               15:14   rw     0x0            Configuration for interrupt ID#39
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_38               13:12   rw     0x0            Configuration for interrupt ID#38
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_37               11:10   rw     0x0            Configuration for interrupt ID#37
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_36               9:8     rw     0x0            Configuration for interrupt ID#36
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_35               7:6     rw     0x0            Configuration for interrupt ID#35
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_34               5:4     rw     0x0            Configuration for interrupt ID#34
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_33               3:2     rw     0x0            Configuration for interrupt ID#33
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_32               1:0     rw     0x0            Configuration for interrupt ID#32
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.

<-----  ------>Register (MPCORE) GIC_ICDICFR3*
Name                     GIC_ICDICFR3
Relative Address         0x00001C0C
Absolute Address         0xF8F01C0C
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Interrupt Configuration Register 3

        Register GIC_ICDICFR3 Details
        The ICDICFR 3 register control the interrupt sensitivity of the Shared Peripheral Interrupts (SPI), IRQ ID
        #48 to ID #63. This register has two bits per interrupt. This two bit field is either equal to 01 (high-level
        active) or equal to 11 (rising-edge sensitive). The LSB is always 1 because only one CPU will handle a SPI
        interrupt, regardless of the number of CPUs targeted.
        Refer to UG585 TRM Section 7.2.3 Shared Peripheral Interrupts (SPI) for the required sensitivity type for
        the SPI interrupts. The SPI interrupts must match the expected sensitivity. Interrupts from the PL may be
        high-level or rising edge sensitive; this must be coordinated with the PL hardware and software.

      Field Name          Bits     Type    Reset Value                        Description
config_63                31:30     rw     0x0              Configuration for interrupt ID#63
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.
config_62                29:28     rw     0x0              Configuration for interrupt ID#62
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.
config_61                27:26     rw     0x0              Configuration for interrupt ID#61
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.
config_60                25:24     rw     0x0              Configuration for interrupt ID#60
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.
config_59                23:22     rw     0x0              Configuration for interrupt ID#59
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.
config_58                21:20     rw     0x0              Configuration for interrupt ID#58
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.

      Field Name         Bits   Type    Reset Value                      Description
config_57               19:18   rw     0x0            Configuration for interrupt ID#57
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_56               17:16   rw     0x0            Configuration for interrupt ID#56
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_55               15:14   rw     0x0            Configuration for interrupt ID#55
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_54               13:12   rw     0x0            Configuration for interrupt ID#54
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_53               11:10   rw     0x0            Configuration for interrupt ID#53
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_52               9:8     rw     0x0            Configuration for interrupt ID#52
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_51               7:6     rw     0x0            Configuration for interrupt ID#51
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_50               5:4     rw     0x0            Configuration for interrupt ID#50
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_49               3:2     rw     0x0            Configuration for interrupt ID#49
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_48               1:0     rw     0x0            Configuration for interrupt ID#48
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
                   <-----  ------>Register (MPCORE) GIC_ICDICFR4*
Name                     GIC_ICDICFR4
Relative Address         0x00001C10
Absolute Address         0xF8F01C10
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Interrupt Configuration Register 4

        Register GIC_ICDICFR4 Details
        The ICDICFR 4 register control the interrupt sensitivity of the Shared Peripheral Interrupts (SPI), IRQ ID
        #64 to ID #79. This register has two bits per interrupt. This two bit field is either equal to 01 (high-level
        active) or equal to 11 (rising-edge sensitive). The LSB is always 1 because only one CPU will handle a SPI
        interrupt, regardless of the number of CPUs targeted.
        Refer to UG585 TRM Section 7.2.3 Shared Peripheral Interrupts (SPI) for the required sensitivity type for
        the SPI interrupts. The SPI interrupts must match the expected sensitivity. Interrupts from the PL may be
        high-level or rising edge sensitive; this must be coordinated with the PL hardware and software.

      Field Name          Bits     Type    Reset Value                        Description
config_79                31:30     rw     0x0              Configuration for interrupt ID#79
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.
config_78                29:28     rw     0x0              Configuration for interrupt ID#78
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.
config_77                27:26     rw     0x0              Configuration for interrupt ID#77
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.
config_76                25:24     rw     0x0              Configuration for interrupt ID#76
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.
config_75                23:22     rw     0x0              Configuration for interrupt ID#75
(GIC_INT_CFG)                                              01: high-level active
                                                           11: rising-edge
                                                           The lower bit is read-only and is always 1.

      Field Name         Bits   Type    Reset Value                      Description
config_74               21:20   rw     0x0            Configuration for interrupt ID#74
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_73               19:18   rw     0x0            Configuration for interrupt ID#73
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_72               17:16   rw     0x0            Configuration for interrupt ID#72
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_71               15:14   rw     0x0            Configuration for interrupt ID#71
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_70               13:12   rw     0x0            Configuration for interrupt ID#70
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_69               11:10   rw     0x0            Configuration for interrupt ID#69
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_68               9:8     rw     0x0            Configuration for interrupt ID#68
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_67               7:6     rw     0x0            Configuration for interrupt ID#67
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_66               5:4     rw     0x0            Configuration for interrupt ID#66
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.

      Field Name           Bits     Type     Reset Value                        Description
config_65                 3:2       rw      0x0              Configuration for interrupt ID#65
(GIC_INT_CFG)                                                01: high-level active
                                                             11: rising-edge
                                                             The lower bit is read-only and is always 1.
config_64                 1:0       rw      0x0              Configuration for interrupt ID#64
(GIC_INT_CFG)                                                01: high-level active
                                                             11: rising-edge
                                                             The lower bit is read-only and is always 1.

                   <-----  ------>Register (MPCORE) GIC_ICDICFR5*
Name                      GIC_ICDICFR5
Relative Address          0x00001C14
Absolute Address          0xF8F01C14
Width                     32 bits
Access Type               rw
Reset Value               0x00000000
Description               Interrupt Configuration Register 5

        Register GIC_ICDICFR5 Details
        The ICDICFR 5 register control the interrupt sensitivity of the Shared Peripheral Interrupts (SPI), IRQ ID
        #80 to ID #95 (reserved: 93, 94, 95). This register has two bits per interrupt. This two bit field is either equal
        to 01 (high-level active) or equal to 11 (rising-edge sensitive). The LSB is always 1 because only one CPU
        will handle a SPI interrupt, regardless of the number of CPUs targeted.
        Refer to UG585 TRM Section 7.2.3 Shared Peripheral Interrupts (SPI) for the required sensitivity type for
        the SPI interrupts. The SPI interrupts must match the expected sensitivity. Interrupts from the PL may be
        high-level or rising edge sensitive; this must be coordinated with the PL hardware and software.

      Field Name           Bits     Type     Reset Value                        Description
config_95                 31:30     rw      0x0              Configuration for interrupt ID#95
(GIC_INT_CFG)                                                01: high-level active
                                                             11: rising-edge
                                                             The lower bit is read-only and is always 1.
config_94                 29:28     rw      0x0              Configuration for interrupt ID#94
(GIC_INT_CFG)                                                01: high-level active
                                                             11: rising-edge
                                                             The lower bit is read-only and is always 1.

      Field Name         Bits   Type    Reset Value                      Description
config_93               27:26   rw     0x0            Configuration for interrupt ID#93
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_92               25:24   rw     0x0            Configuration for interrupt ID#92
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_91               23:22   rw     0x0            Configuration for interrupt ID#91
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_90               21:20   rw     0x0            Configuration for interrupt ID#90
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_89               19:18   rw     0x0            Configuration for interrupt ID#89
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_88               17:16   rw     0x0            Configuration for interrupt ID#88
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_87               15:14   rw     0x0            Configuration for interrupt ID#87
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_86               13:12   rw     0x0            Configuration for interrupt ID#86
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_85               11:10   rw     0x0            Configuration for interrupt ID#85
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.
config_84               9:8     rw     0x0            Configuration for interrupt ID#84
(GIC_INT_CFG)                                         01: high-level active
                                                      11: rising-edge
                                                      The lower bit is read-only and is always 1.

      Field Name         Bits     Type    Reset Value                      Description
config_83               7:6       rw     0x0            Configuration for interrupt ID#83
(GIC_INT_CFG)                                           01: high-level active
                                                        11: rising-edge
                                                        The lower bit is read-only and is always 1.
config_82               5:4       rw     0x0            Configuration for interrupt ID#82
(GIC_INT_CFG)                                           01: high-level active
                                                        11: rising-edge
                                                        The lower bit is read-only and is always 1.
config_81               3:2       rw     0x0            Configuration for interrupt ID#81
(GIC_INT_CFG)                                           01: high-level active
                                                        11: rising-edge
                                                        The lower bit is read-only and is always 1.
config_80               1:0       rw     0x0            Configuration for interrupt ID#80
(GIC_INT_CFG)                                           01: high-level active
                                                        11: rising-edge
                                                        The lower bit is read-only and is always 1.

<-----  ------>Register (MPCORE) GIC_PPI_STATUS*
Name                    GIC_PPI_STATUS_REG
Software Name           GIC_PPI_STAT
Relative Address        0x00001D00
Absolute Address        0xF8F01D00
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             PPI Status Register

        Register GIC_PPI_STATUS_REG Details

      Field Name         Bits     Type    Reset Value                       Description
reserved                31:16     ro     0x0            Reserved. Writes are ignored, read data is always
                                                        zero
val                     15:11     ro     0x0            Returns the status of the PPI(4:0) inputs on the
                                                        distributor:
                                                        * PPI[4] is nIRQ
                                                        * PPI[3] is the private watchdog
                                                        * PPI[2] is the private timer
                                                        * PPI[1] is nFIQ
                                                        * PPI[0] is the global timer.
                                                        PPI[1] and PPI[4] are active LOW
                                                        PPI[0], PPI[2] and PPI[3] are active HIGH.
                                                        Note
                                                        These bits return the actual status of the PPI(4:0)
                                                        signals. The ICDISPRn and ICDICPRn registers
                                                        can also provide the PPI(4:0) status but because
                                                        you can write to these registers then they might
                                                        not contain the actual status of the PPI(4:0)
                                                        signals.
SBZ                     10:0      ro     0x0            SBZ

<-----  ------>Register (MPCORE) GIC_SPI_STATUS0*
Name                    GIC_SPI_STATUS0_REG
Software Name           GIC_SPI_STAT
Relative Address        0x00001D04
Absolute Address        0xF8F01D04
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             SPI Status Register 0

        Register GIC_SPI_STATUS0_REG Details

      Field Name         Bits     Type    Reset Value                       Description
val                     31:0      ro     0x0            Returns the status of the IRQ ID32 to ID63 inputs
(GIC_SPI_N)                                             on the distributor. These bits return the actual
                                                        status of the IRQ signals.
                                                        Note: The ICDISPR1 and ICDICPR1 registers can
                                                        also provide the IRQ status but because you can
                                                        write to these registers then they might not
                                                        contain the actual status of the IRQ signals.

                   <-----  ------>Register (MPCORE) GIC_SPI_STATUS1*
Name                    GIC_SPI_STATUS1_REG
Relative Address        0x00001D08
Absolute Address        0xF8F01D08
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             SPI Status Register 1

        Register GIC_SPI_STATUS1_REG Details

      Field Name         Bits     Type    Reset Value                      Description
val                     31:0      ro     0x0             Returns the status of the IRQ ID64 to ID95 inputs
(GIC_SPI_N)                                              on the distributor. These bits return the actual
                                                         status of the IRQ signals.
                                                         Note: The ICDISPR2 and ICDICPR2 registers can
                                                         also provide the IRQ status but because you can
                                                         write to these registers then they might not
                                                         contain the actual status of the IRQ signals.

<-----  ------>Register (MPCORE) GIC_ICDSGIR*
Name                    GIC_ICDSGIR
Software Name           GIC_SFI_TRIG
Relative Address        0x00001F00
Absolute Address        0xF8F01F00
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Software Generated Interrupt Register

        Register GIC_ICDSGIR Details

       Field Name        Bits     Type   Reset Value                      Description
reserved                31:26     rw     0x0           reserved
TargetListFilter        25:24     rw     0x0           0b00: send the interrupt to the CPU interfaces
(TRGFILT)                                              specified in the CPUTargetList field
                                                       0b01: send the interrupt to all CPU interfaces
                                                       except the CPU interface that requested the
                                                       interrupt
                                                       0b10: send the interrupt on only to the CPU
                                                       interface that requested the interrupt
                                                       0b11: reserved
CPU_TargetList          23:16     rw     0x0           When TargetListFilter is 0b00, defines the CPU
(CPU)                                                  interfaces the Distributor must send the interrupt
                                                       to.
                                                       Each bit refers to the corresponding CPU
                                                       interface.
SATT                    15        rw     0x0           Determines the condition for sending the SGI
                                                       specified in the SGIINTID field to a specified CPU
                                                       interfaces:
                                                       0: only if the SGI is configured as Secure on that
                                                       interface.
                                                       1: only if the SGI is configured as Non-secure on
                                                       that interface.
SBZ                     14:4      rw     0x0           SBZ
SGIINTID                3:0       rw     0x0           The Interrupt ID of the SGI to send to the specified
(INTID)                                                CPU interfaces.

<-----  ------>Register (MPCORE) GIC_ICPIDR4*
Name                    GIC_ICPIDR4
Software Name           GIC_PERPHID
Relative Address        0x00001FD0
Absolute Address        0xF8F01FD0
Width                   32 bits
Access Type             rw
Reset Value             0x00000004
Description             Peripheral ID4

        Register GIC_ICPIDR4 Details

      Field Name         Bits     Type   Reset Value                   Description
reserved                31:4      rw     0x0           reserved
ContinuationCode        3:0       rw     0x4           ARM-defined ContinuationCode field

                   <-----  ------>Register (MPCORE) GIC_ICPIDR5*
Name                    GIC_ICPIDR5
Relative Address        0x00001FD4
Absolute Address        0xF8F01FD4
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Peripheral ID5

        Register GIC_ICPIDR5 Details

      Field Name         Bits     Type   Reset Value                   Description
reserved                31:0      rw     0x0           Reserved

                   <-----  ------>Register (MPCORE) GIC_ICPIDR6*
Name                    GIC_ICPIDR6
Relative Address        0x00001FD8
Absolute Address        0xF8F01FD8
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Peripheral ID6

        Register GIC_ICPIDR6 Details

      Field Name         Bits     Type   Reset Value                   Description
reserved                31:0      rw     0x0           Reserved

<-----  ------>Register (MPCORE) GIC_ICPIDR7*   
Name                    GIC_ICPIDR7
Relative Address        0x00001FDC
Absolute Address        0xF8F01FDC
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Peripheral ID7

        Register GIC_ICPIDR7 Details

      Field Name         Bits     Type   Reset Value                    Description
reserved                31:0      rw     0x0            Reserved

                   <-----  ------>Register (MPCORE) GIC_ICPIDR0*
Name                    GIC_ICPIDR0
Relative Address        0x00001FE0
Absolute Address        0xF8F01FE0
Width                   32 bits
Access Type             rw
Reset Value             0x00000090
Description             Peripheral ID0

        Register GIC_ICPIDR0 Details

      Field Name         Bits     Type   Reset Value                    Description
reserved                31:8      rw     0x0            reserved
DevID_low               7:0       rw     0x90           ARM-defined DevID[7:0] field

                   <-----  ------>Register (MPCORE) GIC_ICPIDR1*
Name                    GIC_ICPIDR1
Relative Address        0x00001FE4
Absolute Address        0xF8F01FE4
Width                   32 bits
Access Type             rw
Reset Value             0x000000B3
Description             Peripheral ID1

        Register GIC_ICPIDR1 Details

      Field Name         Bits     Type   Reset Value                    Description
reserved                31:8      rw     0x0           reserved
ARchID_low              7:4       rw     0xB           ARM-defined ArchID[3:0] field
DevID_high              3:0       rw     0x3           ARM-defined DevID[11:8] field

                   <-----  ------>Register (MPCORE) GIC_ICPIDR2*
Name                    GIC_ICPIDR2
Relative Address        0x00001FE8
Absolute Address        0xF8F01FE8
Width                   32 bits
Access Type             rw
Reset Value             0x0000001B
Description             Peripheral ID2

        Register GIC_ICPIDR2 Details

      Field Name         Bits     Type   Reset Value                    Description
reserved                31:8      rw     0x0           reserved
ArchRev                 7:4       rw     0x1           ARM-defined ArchRev field
UsesJEPcode             3         rw     0x1           ARM-defined ContinuationCode field
ArchID_high             2:0       rw     0x3           ARM-defined ArchID[6:4] field

                   <-----  ------>Register (MPCORE) GIC_ICPIDR3*
Name                    GIC_ICPIDR3
Relative Address        0x00001FEC
Absolute Address        0xF8F01FEC
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Peripheral ID3

        Register GIC_ICPIDR3 Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:8      rw     0x0            reserved
Revision                7:4       rw     0x0            ARM-defined Revision field
reserved                3:0       rw     0x0            reserved

<-----  ------>Register (MPCORE) GIC_ICCIDR0*   
Name                    GIC_ICCIDR0
Software Name           GIC_PCELLID
Relative Address        0x00001FF0
Absolute Address        0xF8F01FF0
Width                   32 bits
Access Type             rw
Reset Value             0x0000000D
Description             Component ID0

        Register GIC_ICCIDR0 Details

      Field Name         Bits     Type   Reset Value                     Description
VAL                     31:0      rw     0xD           ARM-defined fixed values for the preamble for
                                                       component discovery

                   <-----  ------>Register (MPCORE) GIC_ICCIDR1*
Name                    GIC_ICCIDR1
Relative Address        0x00001FF4
Absolute Address        0xF8F01FF4
Width                   32 bits
Access Type             rw
Reset Value             0x000000F0
Description             Component ID1

        Register GIC_ICCIDR1 Details

      Field Name         Bits     Type   Reset Value                     Description
VAL                     31:0      rw     0xF0          ARM-defined fixed values for the preamble for
                                                       component discovery

                   <-----  ------>Register (MPCORE) GIC_ICCIDR2*
Name                    GIC_ICCIDR2
Relative Address        0x00001FF8
Absolute Address        0xF8F01FF8
Width                   32 bits
Access Type             rw
Reset Value             0x00000005
Description             Component ID2

        Register GIC_ICCIDR2 Details

      Field Name         Bits     Type   Reset Value                    Description
VAL                     31:0      rw     0x5           ARM-defined fixed values for the preamble for
                                                       component discovery

                   <-----  ------>Register (MPCORE) GIC_ICCIDR3*
Name                    GIC_ICCIDR3
Relative Address        0x00001FFC
Absolute Address        0xF8F01FFC
Width                   32 bits
Access Type             rw
Reset Value             0x000000B1
Description             Component ID3

        Register GIC_ICCIDR3 Details

      Field Name         Bits     Type   Reset Value                    Description
VAL                     31:0      rw     0xB1          ARM-defined fixed values for the preamble for
                                                       component discovery
                                                       

<---- 

<====    ====>B.25 On-Chip Memory (OCM)
Module Name             OCM
Base Address            0xF800C000 ocm
Description             On-Chip Memory Registers
Vendor Info             Xilinx

                   Register Summary

    Register Name            Address       Width   Type     Reset Value             Description
OCM_PARITY_CTRL_REG         0x00000000       32      mixed   0x00000000     Control fields for RAM parity operation
OCM_PARITY_ERRADDRESS_REG   0x00000004       32      mixed   0x00000000     Stores the first parity error access address.
OCM_IRQ_STS_REG             0x00000008       32      mixed   0x00000000     Status of OCM Interrupt
OCM_CTRL_REG                0x0000000C       32      mixed   0x00000000     Control fields for OCM

                   <-----  ------>Register (OCM*) PARITY_CTRL

Name                    OCM_PARITY_CTRL_REG
Relative Address        0x00000000
Absolute Address        0xF800C000
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Control fields for RAM parity operation

        Register OCM_PARITY_CTRL_REG Details

      Field Name         Bits   Type    Reset Value                      Description
reserved                31:21   ro     0x0            Returns 0 when read
OddParityEn             20:5    rw     0x0            Enable RAM Odd Parity Generation. The default
                                                      computed parity is even but this can be changed
                                                      to odd parity via this APB register field.
                                                      Note that, on reads, parity is always computed as
                                                      even parity. The odd parity generation option is
                                                      useful for verification purposes, enabling parity
                                                      errors to be injected. One control bit per data byte
                                                      (OddParity[0] controls Data[7:0] e.t.c)
                                                      0: Even Parity generated
                                                      1: Odd
                                                      Parity generated
LockFailErrIrqEn        4       rw     0x0            Enable interrupt when
                                                      an AXI LOCK ("locked access") command is
                                                      detected.
MultipleParityErrIrqEn  3       rw     0x0            Same as SingleParityErrIrqEn, but enables IRQ on
                                                      multiple parity errors detected.
                                                      0: IRQ is not generated when parity error detected
                                                      and ParityCheckDis=0
                                                      1: IRQ is generated when parity error detected
                                                      and ParityCheckDis=0.
SingleParityErrIrqEn    2       rw     0x0            Enable interrupt when a single parity error is
                                                      detected. Note that even if this field is 0, the
                                                      OCM_IRQ_STS register will still log the error if
                                                      ParityCheckDis=0. This allows software the
                                                      option of polling if an error occurred.
                                                      0: IRQ is not generated when parity error detected
                                                      and ParityCheckDis=0
                                                      1: IRQ is generated when parity error detected
                                                      and ParityCheckDis=0.
RdRespParityErrEn       1       rw     0x0            Enable AXI read 'SLVERR' response for parity
                                                      error detection.
                                                      0: Error will not be sent on AXI read channel when
                                                      parity error detected
                                                      1: Error will be sent on AXI read channel when
                                                      parity error detected and ParityCheckDis=0
ParityCheckDis          0       rw     0x0            Disable RAM Parity Checking. No checking or
                                                      logging of status will occur when 1.
                                                      0: RAM Parity checking is enabled
                                                      1: RAM Parity checking is disabled

                   <-----  ------>Register (OCM*) PARITY_ERRADDRESS

Name                    OCM_PARITY_ERRADDRESS_REG
Relative Address        0x00000004
Absolute Address        0xF800C004
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Stores the first parity error access address. This register is sticky and will retain its
                        value unless explicitly cleared (written with 1's) with an APB write access. The
                        physical RAM address is logged.

        Register OCM_PARITY_ERRADDRESS_REG Details

      Field Name         Bits     Type     Reset Value                           Description
reserved                31:14     ro      0x0                Return 0 when read
ParityErrAddress        13:0      wtc     0x0                When a parity Error occurs, the access address
                                                             associated with the error is logged here. The first
                                                             error address will be held if multiple parity errors
                                                             occur. Need an explicit write of all '1's' to
                                                             reset/clear this field.

                   <-----  ------>Register (OCM*) IRQ_STS

Name                    OCM_IRQ_STS_REG
Relative Address        0x00000008
Absolute Address        0xF800C008
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Status of OCM Interrupt

        Register OCM_IRQ_STS_REG Details

      Field Name         Bits     Type     Reset Value                           Description
reserved                31:3      ro      0x0                Return 0 when read
LockFailErr             2         wtc     0x0                When set (1), indicates that an AXI LOCK has
                                                             been attempted (not supported by OCM). This is
                                                             a sticky bit. Once set it can only be cleared by
                                                             explicitly writing a 1 to this field. This field drives
                                                             the interrupt pin. (Associated irq enable bit must
                                                             be set)

      Field Name         Bits     Type   Reset Value                        Description
MultipleParityErr       1         wtc    0x0            Status of OCM multiple parity error. This is a
                                                        sticky bit. Once set it can only be cleared by
                                                        explicitly writing a 1 to this field. This field drives
                                                        the interrupt pin. (Associated irq enable bit must
                                                        be set)
                                                        0: Multiple OCM parity Errors have not occurred
                                                        1: Multiple OCM parity Errors have occurred
SingleParityErr         0         wtc    0x0            Status of OCM single parity error. This is a sticky
                                                        bit. Once set it can only be cleared by explicitly
                                                        writing a 1 to this field. This field drives the
                                                        interrupt pin (Associated irq enable bit must be
                                                        set)
                                                        0: Single OCM parity Error has not occurred
                                                        1: Single OCM parity Error has occurred

                    <-----  ------>Register (OCM*) OCM_CTRL

Name                    OCM_CTRL_REG
Relative Address        0x0000000C
Absolute Address        0xF800C00C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Control fields for OCM

        Register OCM_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:3      ro     0x0            Return 0 when read
ArbShareTopSwScuWr      2         rw     0x0            Controls the arbitration to memory between the
DIs                                                     topswitch port and the scuwr port.
                                                        0: The topsw and the scuWr porst share the
                                                        memory bandwith - 50% each.
                                                        1: The scuWr takes higher priority over the
                                                        topswitch port (unless the ScuWrPriorityLo bit is
                                                        set)
reserved                1         rw     0x0            Reserved. Do not modify.
ScuWrPriorityLo         0         rw     0x0            When set (1), changes the priority of the SCU
                                                        write port to LOW from Medium

<---- 
<====    ====>B.26 Quad-SPI Flash Controller (QSPI)
Module Name             QSPI
Software Name           XQSPIPS
Base Address            0xE000D000 qspi
Description             QSPI module Registers
Vendor Info             Xilinx lqspi

                  Register Summary

    Register Name          Address        Width   Type     Reset Value             Description
QSPI_CONFIG_REG              0x00000000        32      mixed    0x80020000    QSPI configuration register
QSPI_INT_STS_REG             0x00000004        32      mixed    0x00000004    QSPI interrupt status register
QSPI_INT_EN_REG              0x00000008        32      mixed    0x00000000    Interrupt Enable register.
QSPI_INT_DIS_REG             0x0000000C        32      mixed    0x00000000    Interrupt disable register.
QSPI_INT_MASK_REG            0x00000010        32      ro       0x00000000    Interrupt mask register
QSPI_EN_REG                  0x00000014        32      mixed    0x00000000    SPI_Enable Register
QSPI_DELAY_REG               0x00000018        32      rw       0x00000000    Delay Register
QSPI_TXD0_REG                0x0000001C        32      wo       0x00000000    Transmit Data Register. Keyhole addresses for the Transmit data FIFO.
QSPI_RX_DATA_REG             0x00000020        32      ro       0x00000000    Receive Data Register
QSPI_SLAVE_IDLE_COUNT_REG    0x00000024        32      mixed    0x000000FF    Slave Idle Count Register
QSPI_TX_THRES_REG            0x00000028        32      rw       0x00000001    TX_FIFO Threshold Register
QSPI_RX_THRES_REG            0x0000002C        32      rw       0x00000001    RX FIFO Threshold Register
QSPI_GPIO_REG                0x00000030        32      rw       0x00000001    General Purpose Inputs and Outputs Register for the Quad-SPI Controller core
QSPI_LPBK_DLY_ADJ_REG        0x00000038        32      rw       0x00000033    Loopback Master Clock Delay Adjustment Register
QSPI_TXD1_REG                0x00000080        32      wo       0x00000000    Transmit Data Register. Keyhole addresses for the Transmit data FIFO.
QSPI_TXD2_REG                0x00000084        32      wo       0x00000000    Transmit Data Register. Keyhole addresses for the Transmit data FIFO.
QSPI_TXD3_REG                0x00000088        32      wo       0x00000000    Transmit Data Register. Keyhole addresses for the Transmit data FIFO.
QSPI_LQSPI_CFG_REG           0x000000A0        32      rw       x             Configuration Register specifically for the Linear Quad-SPI Controller
QSPI_LQSPI_STS_REG           0x000000A4        9       rw       0x00000000    Status Register specifically for the Linear Quad-SPI Controller QSPI_MOD_ID                   0x000000FC       32      rw      0x01090101      Module Identification register

<-----  ------>Register (QSPI*) CONFIG
Name                     QSPI_CONFIG_REG
Software Name            CR
Relative Address         0x00000000
Absolute Address         0xE000D000
Width                    32 bits
Access Type              mixed
Reset Value              0x80020000
Description              QSPI configuration register

           Register QSPI_CONFIG_REG Details

      Field Name          Bits     Type    Reset Value                     Description
IFMODE                   31        rw     0x1            Flash memory interface mode control:
(IFMODE)                                                 0: legacy SPI mode
                                                         1: Flash memory interface mode
                                                         This control is required to enable or disable
                                                         automatic recognition of instruction bytes in the
                                                         first byte of a transfer.
                                                         If this mode is disabled, the core will operate in
                                                         standard SPI mode, with no dual- or quad-bit
                                                         input or output capability; the extended bits will
                                                         be configured as inputs to prevent any driver
                                                         contention on these pins.
                                                         If enabled, flash memory interface instructions
                                                         are automatically recognized and the I/O
                                                         configured accordingly.
reserved                 30:27     ro     0x0            Reserved, read as zero, ignored on write.

      Field Name         Bits   Type    Reset Value                       Description
endian                  26      rw     0x0            0 for little endian format when writing to the
(ENDIAN)                                              transmit data register 0x1C or reading from the
                                                      receive data register 0x20.
                                                      1 for big endian format when writing to the
                                                      transmit data register 0x1C or reading from the
                                                      receive data register 0x20.
reserved                25:20   ro     0x0            Reserved, read as zero, ignored on write.
Holdb_dr                19      rw     0x0            If set, Holdb and WPn pins are actively driven by
                                                      the qspi controller in 1-bit and 2-bit modes .
                                                      If not set, then external pull up is required on
                                                      HOLDb and WPn pins .
                                                      Note that this bit doesn't affect the quad(4-bit)
                                                      mode as Controller always drives these pins in
                                                      quad mode.
                                                      It is highly recommended to set this bit
                                                      always(irrespective of mode of operation) while
                                                      using QSPI
reserved                18      rw     0x0            Reserved
reserved                17      rw     0x1            Reserved
Man_start_com           16      wo     0x0            Manual Start Command
(MANSTRT)                                             1: start transmission of data
                                                      0: don't care
Man_start_en            15      rw     0x0            Manual Start Enable
(MANSTRTEN)                                           1: enables manual start
                                                      0: auto mode
Manual_CS               14      rw     0x0            Manual CS
(SSFORCE)                                             1: manual CS mode
                                                      0: auto mode
reserved                13:11   rw     0x0            Reserved
PCS                     10      rw     0x0            Peripheral chip select line, directly drive n_ss_out
                                                      if Manual_C is set
reserved                9       rw     0x0            Reserved
REF_CLK                 8       rw     0x0            Reserved. Must be 0
FIFO_WIDTH              7:6     rw     0x0            FIFO width
                                                      Must be set to 2'b11 (32bits). All other settings are
                                                      not supported.

      Field Name         Bits     Type    Reset Value                         Description
BAUD_RATE_DIV           5:3       rw      0x0            Master mode baud rate divisor
                                                         000: divide by 2. This is the only baud rate setting
                                                         that can be used if the loopback clock is enabled
                                                         (USE_LPBK). This setting also works in
                                                         non-loopback mode.
                                                         001: divide by 4
                                                         010: divide by 8
                                                         011: divide by 16
                                                         100: divide by 32
                                                         101: divide by 64
                                                         110: divide by 128
                                                         111: divide by 256
CLK_PH                  2         rw      0x0            Clock phase
(CPHA)                                                   1: the QSPI clock is inactive outside the word
                                                         0: the QSPI clock is active outside the word
                                                         Note : For {CLK_PH, CLK_POL}, only 2'b11 and
                                                         2'b00 are supported.
CLK_POL                 1         rw      0x0            Clock polarity outside QSPI word
(CPOL)                                                   1: The QSPI clock is quiescent high
                                                         0: The QSPI clock is quiescent low
                                                         Note : For {CLK_PH, CLK_POL}, only 2'b11 and
                                                         2'b00 are supported.
MODE_SEL                0         rw      0x0            Mode select
(MSTREN)                                                 1: The QSPI is in master mode
                                                         0: RESERVED
                                                         In QSPI boot mode, ROM code will set this bit. In
                                                         other boot modes, this bit must be set before using
                                                         QSPI.

<-----  ------>Register (QSPI*) INT_STS*    
Name                    QSPI_INT_STS_REG
Software Name           SR
Relative Address        0x00000004
Absolute Address        0xE000D004
Width                   32 bits
Access Type             mixed
Reset Value             0x00000004
Description             QSPI interrupt status register

        Register QSPI_INT_STS_REG Details
        This register is set when the described event occurs. Interrupt mask value does not affect interrupt status
        register. Mask value is only used to mask interrupt output.
        Bit 0 and 6 are write to clear. All other bits are read only.

      Field Name           Bits     Type    Reset Value                            Description
reserved                  31:7      ro     0x0               Reserved, read as zero, ignored on write.
TX_FIFO_underflow         6         wtc    0x0               TX FIFO underflow, write one to this bit location
(IXR_TXUF)                                                   to clear.
                                                             1: underflow is detected
                                                             0: no underflow has been detected
                                                             Write 1 to this bit location to clear
RX_FIFO_full              5         ro     0x0               RX FIFO full (current FIFO status)
(IXR_RXFULL)                                                 1: FIFO is full
                                                             0: FIFO is not full
RX_FIFO_not_empty         4         ro     0x0               RX FIFO not empty (current FIFO status)
(IXR_RXNEMPTY)                                               1: FIFO has more than or equal to THRESHOLD
                                                             entries
                                                             0: FIFO has less than RX THRESHOLD entries
TX_FIFO_full              3         ro     0x0               TX FIFO full (current FIFO status)
(IXR_TXFULL)                                                 1: FIFO is full
                                                             0: FIFO is not full
TX_FIFO_not_full          2         ro     0x1               TX FIFO not full (current FIFO status)
(IXR_TXOW)                                                   1: FIFO has less than THRESHOLD entries
                                                             0: FIFO has more than or equal toTHRESHOLD
                                                             entries
reserved                  1         ro     0x0               Reserved, read as zero, ignored on write.
_RX_OVERFLOW              0         wtc    0x0               Receive Overflow interrupt, write one to this bit
(IXR_RXOVR)                                                  location to clear.
                                                             1: overflow occurred
                                                             0: no overflow occurred
                                                             Write 1 to this bit location to clear

<-----  ------>Register (QSPI*) INT_EN*
Name                      QSPI_INT_EN_REG
Software Name             IER
Relative Address          0x00000008
Absolute Address          0xE000D008
Width                     32 bits
Access Type               mixed
Reset Value              0x00000000
Description              Interrupt Enable register.

        Register QSPI_INT_EN_REG Details
        Writing a 1 to this register sets the corresponding bits of the interrupt mask register.

      Field Name          Bits     Type    Reset Value                          Description
reserved                 31:7      ro     0x0                Reserved, read as zero, ignored on write.
TX_FIFO_underflow        6         wo     0x0                TX FIFO underflow
(IXR_TXUF)                                                   enable
                                                             1: enable the interrupt
                                                             0: no effect
RX_FIFO_full             5         wo     0x0                RX FIFO full
(IXR_RXFULL)                                                 enable
                                                             1: enable the interrupt
                                                             0: no effect
RX_FIFO_not_empty        4         wo     0x0                RX FIFO not empty
(IXR_RXNEMPTY)                                               enable
                                                             1: enable the interrupt
                                                             0: no effect
TX_FIFO_full             3         wo     0x0                TX FIFO full
(IXR_TXFULL)                                                 enable
                                                             1: enable the interrupt
                                                             0: no effect
TX_FIFO_not_full         2         wo     0x0                TX FIFO not full
(IXR_TXOW)                                                   enable
                                                             1: enable the interrupt
                                                             0: no effect
reserved                 1         wo     0x0                Reserved, read as zero, ignored on write.
RX_OVERFLOW              0         wo     0x0                Receive Overflow interrupt enable
(IXR_RXOVR)                                                  1: enable the interrupt
                                                             0: no effect

<-----  ------>Register (QSPI*) INT_DIS*
Name                     QSPI_INT_DIS_REG
Software Name            IDR
Relative Address         0x0000000C
Absolute Address         0xE000D00C
Width                    32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Interrupt disable register.

        Register QSPI_INT_DIS_REG Details

      Field Name         Bits     Type     Reset Value   Description
reserved                   31:7      ro      0x0        Reserved, read as zero, ignored on write.
TX_FIFO_underflow          6         wo      0x0        TX FIFO underflow
(IXR_TXUF)                                              enable
                                                        1: disables the interrupt
                                                        0: no effect
RX_FIFO_full               5         wo      0x0        RX FIFO full
(IXR_RXFULL)                                            enable
                                                        1: disables the interrupt
                                                        0: no effect
RX_FIFO_not_empty          4         wo      0x0        RX FIFO not empty
(IXR_RXNEMPTY)                                          enable
                                                        1: disables the interrupt
                                                        0: no effect
TX_FIFO_full               3         wo      0x0        TX FIFO full
(IXR_TXFULL)                                            enable
                                                        1: disables the interrupt
                                                        0: no effect
TX_FIFO_not_full           2         wo      0x0        TX FIFO not full
(IXR_TXOW)                                              enable
                                                        1: disables the interrupt
                                                        0: no effect
reserved                   1         wo      0x0        Reserved
RX_OVERFLOW                0         wo      0x0        Receive Overflow interrupt enable
(IXR_RXOVR)                                             1: disables the interrupt
                                                        0: no effect

<-----  ------>Register (QSPI*) INT_MASK*
Name                    QSPI_INT_MASK_REG
Software Name           IMR
Relative Address        0x00000010
Absolute Address        0xE000D010
Width                   32 bits

Access Type             ro
Reset Value             0x00000000
Description             Interrupt mask register

        Register QSPI_INT_MASK_REG Details

      Field Name             Bits     Type   Reset Value     Description
reserved                      31:7      ro     0x0         Reserved, read as zero, ignored on write.
TX_FIFO_underflow             6         ro     0x0         TX FIFO underflow
(IXR_TXUF)                                                 enable
                                                           0: interrupt is disabled
                                                           1: interrupt is enabled
RX_FIFO_full                  5         ro     0x0         RX FIFO full
(IXR_RXFULL)                                               enable
                                                           0: interrupt is disabled
                                                           1: interrupt is enabled
RX_FIFO_not_empty             4         ro     0x0         RX FIFO not empty
(IXR_RXNEMPTY)                                             enable
                                                           0: interrupt is disabled
                                                           1: interrupt is enabled
TX_FIFO_full                  3         ro     0x0         TX FIFO full
(IXR_TXFULL)                                               enable
                                                           0: interrupt is disabled
                                                           1: interrupt is enabled
TX_FIFO_not_full              2         ro     0x0         TX FIFO not full
(IXR_TXOW)                                                 enable
                                                           0: interrupt is disabled
                                                           1: interrupt is enabled
reserved                      1         ro     0x0         Reserved
RX_OVERFLOW                   0         ro     0x0         Receive Overflow interrupt enable
(IXR_RXOVR)                                                0: interrupt is disabled
                                                           1: interrupt is enabled

<-----  ------>Register (QSPI*) EN   
Name                    QSPI_EN_REG
Software Name           ER
Relative Address        0x00000014
Absolute Address        0xE000D014
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             SPI_Enable Register

          Register QSPI_EN_REG Details

        Field Name         Bits     Type    Reset Value                         Description
reserved                  31:1      ro     0x0             Reserved, read as zero, ignored on write.
SPI_EN                    0         rw     0x0             SPI_Enable
(ENABLE)                                                   1: enable the SPI
                                                           0: disable the SPI

<-----  ------>Register (QSPI*) DELAY    
Name                      QSPI_DELAY_REG
Software Name             DR
Relative Address          0x00000018
Absolute Address          0xE000D018
Width                     32 bits
Access Type               rw
Reset Value               0x00000000
Description               Delay Register

          Register QSPI_DELAY_REG Details
          This register is only used in master mode to introduce relative delays into the generation of the master
          output signals. All timings are defined in cycles of the SPI REFERENCE CLOCK/ext_clk, defined in this
          table as SPI master ref clock.

        Field Name         Bits     Type    Reset Value                         Description
d_nss                     31:24     rw     0x0             Delay in SPI REFERENCE CLOCK or ext_clk
                                                           cycles for the length that the master mode chip
                                                           select outputs are de-asserted between words
                                                           when cpha=0.
d_btwn                    23:16     rw     0x0             Delay in SPI REFERENCE CLOCK or ext_clk
(BTWN)                                                     cycles between one chip select being de-activated
                                                           and the activation of another
d_after                   15:8      rw     0x0             Delay in SPI REFERENCE CLOCK or ext_clk
(AFTER)                                                    cycles between last bit of current word and the
                                                           first bit of the next word.
d_int                     7:0       rw     0x0             Added delay in SPI REFERENCE CLOCK or
(INIT)                                                     ext_clk cycles between setting n_ss_out low and
                                                           first bit transfer.

<-----  ------>Register (QSPI*) TXD0*
Name                    QSPI_TXD0_REG
Software Name           TXD_00
Relative Address        0x0000001C
Absolute Address        0xE000D01C
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Transmit Data Register. Keyhole addresses for the Transmit data FIFO. See also
                        TXD1-3.

        Register QSPI_TXD0_REG Details

      Field Name         Bits     Type   Reset Value                       Description
TXD                     31:0      wo     0x0             Data to TX FIFO, for 4-byte instruction for normal
                                                         read/write data transfer.

<-----  ------>Register (QSPI*) RX_DATA    
Name                    QSPI_RX_DATA_REG
Software Name           RXD
Relative Address        0x00000020
Absolute Address        0xE000D020
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Receive Data Register

        Register QSPI_RX_DATA_REG Details

      Field Name         Bits     Type   Reset Value     Description
RX_FIFO_data            31:0      ro     0x0             Data from TX FIFO

<-----  ------>Register (QSPI*) SLAVE_IDLE_COUNT
Name                    QSPI_SLAVE_IDLE_COUNT_REG
Software Name           SICR
Relative Address        0x00000024
Absolute Address        0xE000D024
Width                   32 bits
Access Type             mixed
Reset Value             0x000000FF
Description             Slave Idle Count Register

        Register QSPI_SLAVE_IDLE_COUNT_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:8      ro     0x0           Reserved, read as zero, ignored on write.
Slave_Idle_count        7:0       rw     0xFF          SPI in slave mode detects a start only when the
(MASK)                                                 external SPI master serial clock (sclk_in) is stable
                                                       (quiescent state) for SPI REFERENCE CLOCK
                                                       cycles specified by slave idle count register or
                                                       when the SPI
                                                       is deselected.

<-----  ------>Register (QSPI*) TX_THRES
Name                    QSPI_TX_THRES_REG
Software Name           TXWR
Relative Address        0x00000028
Absolute Address        0xE000D028
Width                   32 bits
Access Type             rw
Reset Value             0x00000001
Description             TX_FIFO Threshold Register

        Register QSPI_TX_THRES_REG Details

      Field Name    Bits     Type   Reset Value             Description
Threshold_TX_FIFO   31:0       rw     0x1           Defines the level at which the TX FIFO not full
                                                    interrupt is generated

                   <-----  ------>Register (QSPI*) RX_THRES_REG
Name                    QSPI_RX_THRES_REG
Relative Address        0x0000002C
Absolute Address        0xE000D02C
Width                   32 bits
Access Type             rw
Reset Value             0x00000001
Description             RX FIFO Threshold Register

        Register QSPI_RX_THRES_REG Details

      Field Name      Bits     Type   Reset Value               Description
Threshold_RX_FIFO     31:0      rw     0x1             Defines the level at which the RX FIFO not empty
                                                       interrupt is generated

                   <-----  ------>Register (QSPI*) GPIO*
Name                    QSPI_GPIO_REG
Relative Address        0x00000030
Absolute Address        0xE000D030
Width                   32 bits
Access Type             rw
Reset Value             0x00000001
Description             General Purpose Inputs and Outputs Register for the Quad-SPI Controller core

        Register QSPI_GPIO_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:1      rw     0x0             Reserved for future GPIO.
WP_N                    0         rw     0x1             Write Protect.
                                                         Write Protect output for flash devices supporting
                                                         this function.
                                                         Active low (may be inverted externally to the core
                                                         if required for flash devices requiring active high
                                                         write protect signal.)

                   <-----  ------>Register (QSPI*) LPBK_DLY_ADJ

Name                    QSPI_LPBK_DLY_ADJ_REG
Relative Address        0x00000038
Absolute Address        0xE000D038
Width                   32 bits
Access Type             rw
Reset Value             0x00000033
Description             Loopback Master Clock Delay Adjustment Register

        Register QSPI_LPBK_DLY_ADJ_REG Details
        Register for adjusting the internal loopback clock delay for read data capturing.
        This feature is only active if bit 5 is set AND if the baud rate divisor in reg 0x00 is programmed to 2 (i.e.,
        000).

      Field Name          Bits     Type     Reset Value                        Description
reserved                 31:9      rw      0x0              Reserved.
LPBK_SEL                 8         rw      0x0              Set to 0, do not modify
LPBK_PH                  7         rw      0x0              Set to 0, do not modify
reserved                 6         rw      0x0              Set to 0, do not modify
USE_LPBK                 5         rw      0x1              Use internal loopback master clock for read data
                                                            capturing when baud rate divisor (reg 0x00) is 2
DLY1                     4:3       rw      0x2              Must be set to 00 if Loopback clk used
DLY0                     2:0       rw      0x3              Must be set to 00 if Loopback clk used

<-----  ------>Register (QSPI*) TXD1
Name                     QSPI_TXD1_REG
Software Name            TXD_01
Relative Address         0x00000080
Absolute Address         0xE000D080
Width                    32 bits
Access Type              wo
Reset Value              0x00000000
Description              Transmit Data Register. Keyhole addresses for the Transmit data FIFO.

        Register QSPI_TXD1_REG Details

      Field Name          Bits     Type     Reset Value                        Description
TXD1                     31:0      wo      0x0              Data to TX FIFO, for 1-byte instruction, not for
                                                            normal data transfer.
                                                            In little endian mode (default), only bits 7:0 are
                                                            valid, bits 31:8 are ignored.
                                                            In big endian mode, only the 8 MS bits are valid.

<-----  ------>Register (QSPI*) TXD2
Name                     QSPI_TXD2_REG
Software Name            TXD_10
Relative Address         0x00000084
Absolute Address        0xE000D084
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Transmit Data Register. Keyhole addresses for the Transmit data FIFO.

        Register QSPI_TXD2_REG Details

      Field Name         Bits     Type   Reset Value                        Description
TXD2                    31:0      wo     0x0             Data to TX FIFO, for 2-byte instruction, not for
                                                         normal data transfer.
                                                         In little endian mode (default), only bits 15:0 are
                                                         valid, bits 31:16 are ignored.
                                                         In big endian mode, only the 16 MS bits are valid.

<-----  ------>Register (QSPI*) TXD3
Name                    QSPI_TXD3_REG
Software Name           TXD_11
Relative Address        0x00000088
Absolute Address        0xE000D088
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             Transmit Data Register. Keyhole addresses for the Transmit data FIFO.

        Register QSPI_TXD3_REG Details

      Field Name         Bits     Type   Reset Value                        Description
TXD3                    31:0      wo     0x0             Data to TX FIFO, for 3-byte instruction, not for
                                                         normal data transfer.
                                                         In little endian mode (default), only bits 23:0 are
                                                         valid, bits 31:24 are ignored.
                                                         In big endian mode, only the 24 MS bits are valid.

<-----  ------>Register (QSPI*) LQSPI_CFG    
Name                    QSPI_LQSPI_CFG_REG
Software Name           LQSPI_CR
Relative Address        0x000000A0
Absolute Address        0xE000D0A0
Width                   32 bits
Access Type             rw
Reset Value             x
Description             Configuration Register specifically for the Linear Quad-SPI Controller

        Register QSPI_LQSPI_CFG_REG Details

      Field Name         Bits     Type    Reset Value                          Description
LQ_MODE                 31        rw     0x0              Linear quad SPI mode, if set, else quad SPI mode
(LINEAR)
TWO_MEM                 30        rw     0x0              Both upper and lower memories are active, if set
SEP_BUS                 29        rw     0x0              Separate memory bus, if set.
                                                          Only has meaning if bit 30 is set
U_PAGE                  28        rw     0x0              Upper memory page, if set.
                                                          Only has meaning if bit 30 is set AND bit 29 is
                                                          clear AND bit 31 is clear.
                                                          In LQSPI mode, address bit 25 will indicate lower
                                                          (0) or upper (1) page.
                                                          In IO mode, this bit is used to select the lower or
                                                          upper memory for configuration or read/write
                                                          operations.
reserved                27        rw     0x0              Reserved
reserved                26        rw     0x1              This field should be set to 1'b0.
MODE_EN                 25        rw     0x1              Enable MODE_BITS[23:16] to be sent, if set.
                                                          This bit MUST BE SET for dual I/O or quad I/O
                                                          read (specified through [7:0]).
                                                          This bit MUST BE CLEAR for all other read
                                                          modes as they do not have mode bits.
                                                          If this bit is 0, bits 24, and [23:16] are ignored.
                                                          Here is a summary of how bits 25, 24 and 23:16 are
                                                          related:
                                                          if ( [ Bit25 == 0 ] && [ Bit24 == x ] ) then [ Bits23:16
                                                          =x]
                                                          if ( [ Bit25 == 1 ] && [ Bit24 == 0 ] ) then [ Bits23:16
                                                          = ~(8'bxx10xxxx) ]
                                                          if ( [ Bit25 == 1 ] && [ Bit24 == 1 ] ) then [ Bits23:16
                                                          = 8'bxx10xxxx ]

      Field Name         Bits    Type   Reset Value                        Description
MODE_ON                 24       rw     0x1           This bit is only relevant if bit 25 is set, else it is
                                                      ignored.
                                                      If this bit is set, instruction code is only sent for the
                                                      very first read transfer.
                                                      If this bit is clear, instruction code will be sent for
                                                      all read transfers.
                                                      This bit is configured in association with the
                                                      MODE_BITS.
                                                      For Winbond devices, this bit MUST BE SET if the
                                                      MODE_BITS are 8'bxx10xxxx, else this bit MUST
                                                      BE CLEAR.
MODE_BITS               23:16    rw     0xA0          These bits are only relevant if bit 25 is set, else it is
                                                      ignored.
                                                      If bit 25 is set, this value is required for both dual
                                                      I/O read and quad I/O read.
                                                      See vendor's datasheet for more information.
                                                      For Winbond's device, the continuous read mode
                                                      value is 8'bxx10xxxx to skip the instruction code
                                                      for the next read transfer, else instruction code is
                                                      sent for all read transfers.
                                                      Bit 24 has to be configured accordingly with this
                                                      value.
reserved                15:11    rw     x             Reserved, value is undefined when read.
DUMMY_BYTE              10:8     rw     0x2           Number of dummy bytes between address and
(DUMMY)                                               return read data

INST_CODE               7:0      rw     0xEB          Read instruction code.
(INST)                                                 The known read instruction codes are:
                                                       8'h03 - Read
                                                       8'h0B - Fast read
                                                       8'h3B - Fast read dual output
                                                       8'h6B - Fast read quad output
                                                       8'hBB - Fast read dual I/O
                                                       8'hEB - Fast read quad I/O

<-----  ------>Register (QSPI*) LQSPI_STS    
Name                    QSPI_LQSPI_STS_REG
Software Name           LQSPI_SR
Relative Address        0x000000A4
Absolute Address        0xE000D0A4
Width                   9 bits
Access Type             rw
Reset Value             0x00000000
Description             Status Register specifically for the Linear Quad-SPI Controller

        Register QSPI_LQSPI_STS_REG Details

      Field Name         Bits     Type    Reset Value                        Description
reserved                8:3       rw     0x0              Reserved
D_FSM_ERR               2         rw     0x0              Data FSM error, if set
(FB_RECVD)
WR_RECVD                1         rw     0x0              AXI write command received, if set
reserved                0         rw     0x0              Reserved

                   <-----  ------>Register (QSPI*) MOD_ID

Name                    QSPI_MOD_ID_REG
Relative Address        0x000000FC
Absolute Address        0xE000D0FC
Width                   32 bits
Access Type             rw
Reset Value             0x01090101
Description             Module Identification register

        Register QSPI_MOD_ID_REG Details

      Field Name         Bits     Type    Reset Value                        Description
VAL                        31:0      rw     0x1090101        Module ID value.

<---- 

<====    ====>B.27 SD Controller (SDIO)
Module Name              SDIO
Base Address             0xE0100000 sd0
                         0xE0101000 sd1
Suffixes                 0 1                         
Description              SD2.0/ SDIO2.0/ MMC3.31 AHB Host ControllerRegisters
Vendor Info

                   Register Summary

    Register Name         Address        Width   Type    Reset Value             Description
SD_SDMA_ADDR_REG         0x00000000       32      rw      0x00000000    System DMA Address Register
SD_BLOCK_SIZE_COUNT_REG  0x00000004       32      mixed   0x00000000    Block Size/Block count register
SD_ARGUMENT_REG          0x00000008       32      rw      0x00000000    Argument register
SD_TRANSFER_MODE_CMD_REG 0x0000000C       32      mixed   0x00000000    Transfer Mode/Command register
SD_RESPONSE_REG0         0x00000010       32      ro      0x00000000    Response register
SD_RESPONSE_REG1         0x00000014       32      ro      0x00000000    Response register
SD_RESPONSE_REG2         0x00000018       32      ro      0x00000000    Response register
SD_RESPONSE_REG3         0x0000001C       32      ro      0x00000000    Response register
SD_BUFFER_DATA_PORT_REG  0x00000020       32      rw      0x00000000    Buffer data port register
SD_PRESENT_STATE_REG     0x00000024       25      ro      0x01F20000    Present State register
SD_HS_PWR_BGAP_WKUP_REG  0x00000028       32      mixed   0x00000000    Host/Power/Block gap/Wake-up control register 
SD_CLK_TOUT_SWRST_REG    0x0000002C       27      mixed   0x00000000    Clock/Timeout/Software reset control register
SD_INT_STS_REG           0x00000030       30      mixed   0x00000000    Normal/Error interrupt status register
SD_INT_STS_EN_REG        0x00000034       30      mixed   0x00000000    Normal/Error interrupt status enable register

    Register Name          Address      Width   Type     Reset Value               Description
SD_INT_EN_REG            0x00000038      30       mixed   0x00000000     Normal/Error interrupt signal enable register
SD_AUTO_CMD12_ERRST_REG  0x0000003C      8        ro      0x00000000     Auto CMD12 error status register
SD_CAPABILITIES_REG      0x00000040      31       ro      0x69EC0080     Capabilities register
SD_MAX_CURR_CAP_REG      0x00000048      24       ro      0x00000001     Maximum current capabilities register
SD_FORCE_EVENT_REG       0x00000050      32       mixed   0x00000000     Force event register for Auto CMD12 error status/error interrupt status register 
SD_ADMA_ERR_STS_REG      0x00000054      3        mixed   0x00000000     ADMA error status register
SD_ADMA_SYS_ADDR_REG     0x00000058      32       rw      0x00000000     ADMA system address register
SD_BOOT_TOUT_CTRL_REG    0x00000060      32       rw      0x00000000     Boot Timeout control register
SD_DEBUG_SELECTION_REG   0x00000064      1        wo      0x00000000     Debug Selection Register
SD_SPI_INT_SUPPORT_REG   0x000000F0      8        rw      0x00000000     SPI interrupt support register
SD_SLOT_INT_STS_HCV_REG  0x000000FC      32       ro      0x89010000     Slot interrupt status register and Host controller version register

                   <-----  ------>Register (SD*) SDMA_ADDR
Name                     SD_SDMA_ADDR_REG
Relative Address         0x00000000
Absolute Address         sd0: 0xE0100000
                         sd1: 0xE0101000
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              System DMA Address Register

        Register SD_SDMA_ADDR_REG Details
        This register contains the system memory address for a DMA transfer. When the Host Controller (HC)
        stops a DMA transfer, this register shall point to the system address of the next contiguous data position.
        It can be accessed only if no transaction is executing (i.e. after a transaction has stopped). Read operations
        during transfer return an invalid value. The Host Driver (HD) shall initialize this register before starting a
        DMA transaction. After DMA has stopped, the next system address of the next contiguous data position
        can be read from this register. The DMA transfer waits at every boundary specified by the Host DMA

        Buffer Size in the Block Size register. The Host Controller generates DMA Interrupt to request to update
        this register. The HD sets the next system address of the next data position to this register. When most
        upper byte of this register (003h) is written, the HC restart the DMA transfer. When restarting DMA by the
        resume command or by setting Continue Request in the Block Gap Control register, the HC shall start at
        the next contiguous address stored here in the System Address register

      Field Name          Bits     Type        Reset Value                     Description
SDMA_System_Addre        31:0      rw      0x0               Watchdog enable - if set, the watchdog is enabled
ss                                                           and can generate any signals that are enabled.

                   <-----  ------>Register (SD*) BLOCK_SIZE_COUNT
Name                     SD_BLOCK_SIZE_COUNT_REG
Relative Address         0x00000004
Absolute Address         sd0: 0xE0100004
                         sd1: 0xE0101004
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Block size register
                         Block count register

        Register SD_BLOCK_SIZE_COUNT_REG Details

      Field Name         Bits   Type    Reset Value                       Description
Blocks_Count_for_Cur    31:16   rw     0x0            This register is enabled when Block Count Enable
rent_Transfer                                         in the Transfer
                                                      Mode register is set to 1 and is valid only for
                                                      multiple block transfers. The HC decrements the
                                                      block count after each block transfer and stops
                                                      when the count reaches zero. It can be accessed
                                                      only if no transaction is
                                                      executing (i.e. after a transaction has stopped).
                                                      Read operations
                                                      during transfer return an invalid value and write
                                                      operations shall
                                                      be ignored. When saving transfer context as a
                                                      result of Suspend command, the number of blocks
                                                      yet to be transferred can be determined
                                                      by reading this register. When restoring transfer
                                                      context prior to
                                                      issuing a Resume command, the HD shall restore
                                                      the previously
                                                      save block count.
                                                      0000h - Stop Count
                                                      0001h - 1 block
                                                      0002h - 2 blocks
                                                      --- ---
                                                      FFFFh - 65535 blocks
reserved                15      ro     0x0            Reserved

      Field Name         Bits   Type      Reset Value                        Description
Host_SDMA_Buffer_Si     14:12   rw        0x0           To perform long DMA transfer, the System
ze                                                      Address register shall be updated at every system
                                                        boundary during a DMA transfer. These bits
                                                        specify the size of contiguous buffer in the system
                                                        memory. The DMA transfer shall wait at every
                                                        boundary specified by these fields and the HC
                                                        generates the DMA Interrupt to request the HD to
                                                        update the System Address register.
                                                        These bits shall support when the DMA Support
                                                        in the Capabilities register is set to 1 and this
                                                        function is active when the DMA Enable in the
                                                        Transfer Mode register is set to 1.
                                                        000b - 4KB(Detects A11 Carry out)
                                                        001b - 8KB(Detects A12 Carry out)
                                                        010b - 16KB(Detects A13 Carry out)
                                                        011b - 32KB(Detects A14 Carry out)
                                                        100b - 64KB(Detects A15 Carry out)
                                                        101b -128KB(Detects A16 Carry out)
                                                        110b - 256KB(Detects A17 Carry out)
                                                        111b - 512KB(Detects A18 Carry out)
Transfer_Block_Size     11:0    rw        0x0           This register specifies the block size for block data
                                                        transfers for CMD17, CMD18, CMD24, CMD25,
                                                        and CMD53. It can be accessed only if no
                                                        transaction is executing (i.e. after a transaction has
                                                        stopped). Read operations during transfer return
                                                        an invalid value and write operations shall be
                                                        ignored.
                                                        0000h - No Data Transfer
                                                        0001h - 1 Byte
                                                        0002h - 2 Bytes
                                                        0003h - 3 Bytes
                                                        0004h - 4 Bytes
                                                        --- ---
                                                        01FFh - 511 Bytes
                                                        0200h - 512 Bytes
                                                        --- ---
                                                        0800h - 2048 Bytes

                   <-----  ------>Register (SD*) ARGUMENT
Name                    SD_ARGUMENT_REG
Relative Address        0x00000008
Absolute Address        sd0: 0xE0100008
                        sd1: 0xE0101008
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Argument register

        Register SD_ARGUMENT_REG Details

      Field Name         Bits     Type    Reset Value                    Description
Command_Argument        31:0      rw      0x0            The SD Command Argument is specified as bit
                                                         39-8 of Command-Format.

                   <-----  ------>Register (SD*) TRANSFER_MODE_CMD
Name                    SD_TRANSFER_MODE_CMD_REG
Relative Address        0x0000000C
Absolute Address        sd0: 0xE010000C
                        sd1: 0xE010100C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Transfer mode register
                        Command register

        Register SD_TRANSFER_MODE_CMD_REG Details

      Field Name         Bits     Type    Reset Value                    Description
reserved                31:30     ro      0x0           Reserved
Command_Index           29:24     rw      0x0           This bit shall be set to the command number
                                                        (CMD0-63, ACMD0-63).

      Field Name         Bits   Type    Reset Value                       Description
Command_Type            23:22   rw     0x0            There are three types of special commands.
                                                      Suspend, Resume and Abort. These bits shall bet
                                                      set to 00b for all other commands. Suspend
                                                      Command If the Suspend command succeeds, the
                                                      HC shall assume the SD Bus has been released
                                                      and that it is possible to issue the next command
                                                      which uses the DAT line. The HC shall de-assert
                                                      Read Wait for read transactions and stop checking
                                                      busy for write transactions. The Interrupt cycle
                                                      shall start, in 4-bit mode. If the Suspend command
                                                      fails, the HC shall maintain its current state. and
                                                      the HD shall restart the transfer by setting
                                                      Continue Request in the Block Gap Control
                                                      Register. Resume Command The HD re-starts the
                                                      data transfer by restoring the registers in the
                                                      range of 000-00Dh. The HC shall check for busy
                                                      before starting write transfers. Abort Command If
                                                      this command is set when executing a read
                                                      transfer, the HC shall stop reads to the buffer. If
                                                      this command is set when executing a write
                                                      transfer, the HC shall stop driving the DAT line.
                                                      After issuing the Abort command, the HD should
                                                      issue a software reset
                                                      00b - Normal
                                                      01b - Suspend
                                                      10b - Resume
                                                      11b - Abort
Data_Present_Select     21      rw     0x0            This bit is set to 1 to indicate that data is present
                                                      and shall be transferred using the DAT line. If is
                                                      set to 0 for the following:
                                                      1. Commands using only CMD line (ex. CMD52)
                                                      2. Commands with no data transfer but using
                                                      busy signal on DAT[0]
                                                      line (R1b or R5b ex. CMD38)
                                                      3. Resume Command
                                                      0 - No Data Present
                                                      1 - Data Present
Command_Index_Che       20      rw     0x0            If this bit is set to 1, the HC shall check the index
ck_Enable                                             field in the response to see if it has the same value
                                                      as the command index. If it is not, it is reported as
                                                      a Command Index Error. If this bit is set to 0, the
                                                      Index field is not checked.
                                                      0 - Disable
                                                      1 - Enable

      Field Name          Bits   Type   Reset Value                        Description
Command_CRC_Chec         19      rw     0x0           If this bit is set to 1, the HC shall check the CRC
k_Enable                                              field in the response. If an error is detected, it is
                                                      reported as a Command CRC Error. If this bit is
                                                      set to 0, the CRC field is not checked.
                                                      0 - Disable
                                                      1 - Enable
reserved                 18      ro     0x0           Reserved
Response_Type_Select     17:16   rw     0x0           Response Type Select
                                                      00 - No Response
                                                      01 - Response length 136
                                                      10 - Response length 48
                                                      11 - Response length 48 check
                                                      Busy after response
reserved                 15:6    ro     0x0           Reserved
Multi_Single_Block_Sel 5         rw     0x0           This bit enables multiple block DAT line data
ect                                                   transfers.
                                                      0 - Single Block
                                                      1 - Multiple Block
Data_Transfer_Directio   4       rw     0x0           This bit defines the direction of DAT line data
n_Select                                              transfers.
                                                      0 - Write (Host to Card)
                                                      1 - Read (Card to Host)
reserved                 3       ro     0x0           Reserved
Auto_CMD12_Enable        2       rw     0x0           Multiple block transfers for memory require
                                                      CMD12 to stop the transaction. When this bit is
                                                      set to 1, the HC shall issue CMD12 automatically
                                                      when last block transfer is completed. The HD
                                                      shall not set this bit to issue commands that do not
                                                      require CMD12 to stop data transfer.
                                                      0 - Disable
                                                      1 - Enable
Block_Count_Enable       1       rw     0x0           This bit is used to enable the Block count register,
                                                      which is only relevant for multiple block
                                                      transfers. When this bit is 0, the Block Count
                                                      register is disabled, which is useful in executing
                                                      an infinite transfer.
                                                      0 - Disable
                                                      1 - Enable
DMA_Enable               0       rw     0x0           DMA can be enabled only if DMA Support bit in
                                                      the Capabilities register is set. If this bit is set to 1,
                                                      a DMA operation shall begin when the HD writes
                                                      to the upper byte of Command register (00Fh).
                                                      0 - Disable
                                                      1 - Enable

                   <-----  ------>Register (SD*) RESPONSE
Name                      SD_RESPONSE_REG
Relative Address          0x00000010
Absolute Address          sd0: 0xE0100010
                          sd1: 0xE0101010
Width                     32 bits
Access Type               ro
Reset Value               0x00000000
Description               Response register

        Note: This register is the first in an array of 4 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

        Name                        Address
Response0                 0xe0100010
Response1                 0xe0100014
Response2                 0xe0100018
Response3                 0xe010001c

        Register Response0 to Response3 Details

      Field Name           Bits      Type     Reset Value                       Description
Command_Response          31:0       ro       0x0            command responses registers

                   <-----  ------>Register (SD*) BUFFER_DATA_PORT
Name                      SD_BUFFER_DATA_PORT_REG
Relative Address          0x00000020
Absolute Address          sd0: 0xE0100020
                          sd1: 0xE0101020
Width                     32 bits
Access Type               rw
Reset Value               0x00000000
Description               Buffer data port register

        Register SD_RESPONSE_REG Details

      Field Name           Bits      Type     Reset Value                       Description
Buffer_Data_Port          31:0       rw       0x0            The Host Controller Buffer can be accessed
                                                             through this 32-bit Data Port Register.

                    <-----  ------>Register (SD*) PRESENT_STATE
Name                     SD_PRESENT_STATE_REG
Relative Address         0x00000024
Absolute Address         sd0: 0xE0100024
                         sd1: 0xE0101024
Width                    25 bits
Access Type              ro
Reset Value              0x01F20000
Description              Present State register

        Register SD_PRESENT_STATE_REG Details

      Field Name          Bits     Type     Reset Value                        Description
CMD_Line_Signal_Lev      24        ro      0x1            This status is used to check CMD line level to
el                                                        recover from errors, and for debugging.
DAT_Bit3_Bit0_Line_Si 23:20        ro      0xF            This status is used to check DAT line level to
gnal_Level                                                recover from errors, and for debugging. This is
                                                          especially useful in detecting the busy signal level
                                                          from DAT[0].
                                                          D23 - DAT[3]
                                                          D22 - DAT[2]
                                                          D21 - DAT[1]
                                                          D20 - DAT[0]
Write_Protect_Switch_    19        ro      0x0            The Write Protect Switch is supported for
Pin_Level                                                 memory and combo cards. This bit reflects the
                                                          SDWP# pin.
                                                          0 - Write protected (SDWP# = 0)
                                                          1 - Write enabled (SDWP# = 1)
Card_Detect_Pin_Level 18           ro      0x0            This bit reflects the inverse value of the SDCD#
                                                          pin.
                                                          0 - No Card present (SDCD# = 1)
                                                          1 - Card present (SDCD# = 0)
Card_State_Stable        17        ro      0x1            This bit is used for testing. If it is 0, the Card
                                                          Detect Pin Level is not stable. If this bit is set to 1,
                                                          it means the Card Detect Pin Level is stable. The
                                                          Software Reset For All in the Software Reset
                                                          Register shall not affect this bit.
                                                          0 - Reset of Debouncing
                                                          1 - No Card or Inserted

      Field Name         Bits   Type    Reset Value                        Description
Card_Inserted           16      ro     0x0            This bit indicates whether a card has been
                                                      inserted. Changing from 0 to 1 generates a Card
                                                      Insertion interrupt in the Normal Interrupt Status
                                                      register and changing from 1 to 0 generates a Card
                                                      Removal Interrupt in the Normal Interrupt Status
                                                      register. The Software Reset For All in the
                                                      Software Reset register shall not affect this bit. If a
                                                      Card is removed while its power is on and its
                                                      clock is oscillating, the HC shall clear SD Bus
                                                      Power in the Power Control register and SD Clock
                                                      Enable in the Clock control register. In addition
                                                      the HD should clear the HC by the Software Reset
                                                      For All in Software register. The card detect is
                                                      active regardless of the SD Bus Power.
                                                      0 - Reset or Debouncing or No Card
                                                      1 - Card Inserted
reserved                15:12   ro     0x0            Reserved
Buffer_Read_Enable      11      ro     0x0            This status is used for non-DMA read transfers.
                                                      This read only flag indicates that valid data exists
                                                      in the host side buffer status. If this bit is 1,
                                                      readable data exists in the buffer. A change of this
                                                      bit from 1 to 0 occurs when all the block data is
                                                      read from the buffer. A change of this bit from 0 to
                                                      1 occurs when all the block data is ready in the
                                                      buffer and generates the Buffer Read Ready
                                                      Interrupt.
                                                      0 - Read Disable
                                                      1 - Read Enable.
Buffer_Write_Enable     10      ro     0x0            This status is used for non-DMA write transfers.
                                                      This read only flag indicates if space is available
                                                      for write data. If this bit is 1, data can be written to
                                                      the buffer. A change of this bit from 1 to 0 occurs
                                                      when all the block data is written to the buffer. A
                                                      change of this bit from 0 to 1 occurs when top of
                                                      block data can be written to the buffer and
                                                      generates the Buffer Write Ready Interrupt.
                                                      0 - Write Disable
                                                      1 - Write Enable.

      Field Name         Bits   Type    Reset Value                       Description
Read_Transfer_Active    9       ro     0x0            This status is used for detecting completion of a
                                                      read transfer.
                                                      This bit is set to 1 for either of the following
                                                      conditions:
                                                      1. After the end bit of the read command
                                                      2. When writing a 1 to continue Request in the
                                                      Block Gap Control register to restart a read
                                                      transfer
                                                      This bit is cleared to 0 for either of the following
                                                      conditions:
                                                      1. When the last data block as specified by block
                                                      length is transferred to the system.
                                                      2. When all valid data blocks have been
                                                      transferred to the system and no current block
                                                      transfers are being sent as a result of the Stop At
                                                      Block Gap Request set to 1. A transfer complete
                                                      interrupt is generated when this bit changes to 0.
                                                      1 - Transferring data
                                                      0 - No valid data
Write_Transfer_Active   8       ro     0x0            This status indicates a write transfer is active. If
                                                      this bit is 0, it means no valid write data exists in
                                                      the HC. This bit is set in either of the following
                                                      cases:
                                                      1. After the end bit of the write command.
                                                      2. When writing a 1 to Continue Request in the
                                                      Block Gap Control register to restart a write
                                                      transfer.
                                                      This bit is cleared in either of the following cases:
                                                      1. After getting the CRC status of the last data
                                                      block as specified by the transfer count (Single or
                                                      Multiple)
                                                      2. After getting a CRC status of any block where
                                                      data transmission is about to be stopped by a Stop
                                                      At Block Gap Request.
                                                      During a write transaction, a Block Gap Event
                                                      interrupt is generated when this bit is changed to
                                                      0, as a result of the Stop At Block Gap Request
                                                      being set. This status is useful for the HD in
                                                      determining when to issue commands during
                                                      write busy.
                                                      1 - transferring data
                                                      0 - No valid data
reserved                7:3     ro     0x0            Reserved
DAT_Line_Active         2       ro     0x0            This bit indicates whether one of the DAT line on
                                                      SD bus is in use.
                                                      1 - DAT line active
                                                      0 - DAT line inactive

      Field Name         Bits     Type    Reset Value                       Description
Command_Inhibit_DA      1         ro      0x0           This status bit is generated if either the DAT Line
T                                                       Active or the Read transfer Active is set to 1. If this
                                                        bit is 0, it indicates the HC can issue the next SD
                                                        command. Commands with busy signal belong to
                                                        Command Inhibit (DAT) (ex. R1b, R5b type).
                                                        Changing from 1 to 0 generates a Transfer
                                                        Complete interrupt in the Normal interrupt status
                                                        register.
                                                        Note: The SD Host Driver can save registers in the
                                                        range of 000-00Dh for a suspend transaction after
                                                        this bit has changed from 1 to 0.
                                                        1 - cannot issue command which uses the DAT
                                                        line
                                                        0 - Can issue command which uses the DAT line
Command_Inhibit_CM      0         ro      0x0           If this bit is 0, it indicates the CMD line is not in
D                                                       use and the HC can issue a SD command using
                                                        the CMD line. This bit is set immediately after the
                                                        Command register (00Fh) is written. This bit is
                                                        cleared when the command response is received.
                                                        Even if the Command Inhibit (DAT) is set to 1,
                                                        Commands using only the CMD line can be
                                                        issued if this bit is 0. Changing from 1 to 0
                                                        generates a Command complete interrupt in the
                                                        Normal Interrupt Status register. If the HC cannot
                                                        issue the command because of a command
                                                        conflict error or because of Command Not Issued
                                                        By Auto CMD12 Error, this bit shall remain 1 and
                                                        the Command Complete is not set. Status issuing
                                                        Auto CMD12 is not read from this bit. Note: The
                                                        SD host controller requires couple of clocks to
                                                        update this register bit after the command is
                                                        posted to command register.

                   Register (SD*) HS_PWR_BGAP_WKUP
Name                    SD_HS_PWR_BGAP_WKUP_REG
Relative Address        0x00000028
Absolute Address        sd0: 0xE0100028
                        sd1: 0xE0101028
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000

Description             Host control register
                        Power control register
                        Block gap control register
                        Wake-up control register

        Register Host_control_Power_control_Block_Gap_Control_Wakeup_control Details

      Field Name         Bits    Type     Reset Value                         Description
reserved                31:27   ro       0x0              Reserved
Wakeup_Event_Enable     26      rw       0x0              This bit enables wakeup event via
_On_SD_Card_Remov                                         Card Removal assertion in the
al
                                                          Normal Interrupt Status register.
                                                          FN_WUS (Wake up Support) in
                                                          CIS does not affect this bit.
                                                          1 - Enable
                                                          0 - Disable
Wakeup_Event_Enable     25      rw       0x0              This bit enables wakeup event via Card Insertion
_On_SD_Card_Insertio                                      assertion in the Normal Interrupt Status register.
n                                                         FN_WUS (Wake up Support) in CIS does not
                                                          affect this bit.
                                                          1 - Enable
                                                          0 - Disable
Wakeup_Event_Enable     24      rw       0x0              This bit enables wakeup event via
_On_Card_Interrupt                                        Card Interrupt assertion in the
                                                          Normal Interrupt Status register.
                                                          This bit can be set to 1 if FN_WUS
                                                          (Wake Up Support) in CIS is set to
                                                          1.
                                                          1 - Enable
                                                          0 - Disable
reserved                23:20   ro       0x0              Reserved
Interrupt_At_Block_Ga   19      rw       0x0              This bit is valid only in 4-bit mode of the SDIO
p                                                         card and selects a sample point in the interrupt
                                                          cycle. Setting to 1 enables interrupt detection at
                                                          the block gap for a multiple block transfer. If the
                                                          SD card cannot signal an interrupt during a
                                                          multiple
                                                          block transfer, this bit should be set to 0.
                                                          When the HD detects an SD card insertion, it shall
                                                          set this bit according to the CCCR of the SDIO
                                                          card.

      Field Name         Bits   Type    Reset Value                       Description
Read_Wait_Control       18      rw     0x0            The read wait function is optional for SDIO cards.
                                                      If the card supports read wait, set this bit to
                                                      enable use of the read wait protocol to stop read
                                                      data using DAT[2] line. Otherwise the HC has to
                                                      stop the SD clock to hold read data, which
                                                      restricts commands generation. When the HD
                                                      detects an SD card insertion, it shall set this bit
                                                      according to the CCCR of the SDIO card. If the
                                                      card does not support read wait, this bit shall
                                                      never be set to 1 otherwise DAT line conflict may
                                                      occur. If this bit is set to 0, Suspend / Resume
                                                      cannot be supported
                                                      1 - Enable Read Wait Control
                                                      0 - Disable Read Wait Control
Continue_Request        17      rw     0x0            This bit is used to restart a transaction which was
                                                      stopped using the Stop At Block Gap Request. To
                                                      cancel stop at the block gap, set Stop At block
                                                      Gap Request to 0 and set this bit to restart the
                                                      transfer.
                                                      The HC automatically clears this bit in either of
                                                      the following cases:
                                                      1) In the case of a read transaction, the DAT Line
                                                      Active changes from 0 to 1 as a read transaction
                                                      restarts.
                                                      2) In the case of a write transaction, the Write
                                                      transfer active changes from 0 to 1 as the write
                                                      transaction restarts.
                                                      Therefore it is not necessary for Host driver to set
                                                      this bit to 0. If Stop At Block Gap Request is set to
                                                      1, any write to this bit is ignored.
                                                      1 - Restart
                                                      0 - Ignored

      Field Name         Bits   Type    Reset Value                          Description
Stop_At_Block_Gap_R     16      rw     0x0            This bit is used to stop executing a transaction at
equest                                                the next block gap for non- DMA,SDMA and
                                                      ADMA transfers. Until the transfer complete is set
                                                      to 1, indicating a transfer completion the HD shall
                                                      leave this bit set to 1. Clearing both the Stop At
                                                      Block Gap Request and Continue Request shall
                                                      not cause the transaction to restart. Read Wait is
                                                      used to stop the read transaction at the block gap.
                                                      The HC shall honor Stop At Block Gap Request
                                                      for write transfers, but for read transfers it
                                                      requires that the SD card support Read Wait.
                                                      Therefore the HD shall not set this bit during read
                                                      transfers unless the SD card supports Read Wait
                                                      and has set Read Wait Control to 1. In case of write
                                                      transfers in which the HD writes data to the
                                                      Buffer Data Port register, the HD shall set this bit
                                                      after all block data is written. If this bit is set to 1,
                                                      the HD shall not write data to Buffer data port
                                                      register. This bit affects Read Transfer Active,
                                                      Write Transfer Active, DAT line active and
                                                      Command Inhibit (DAT) in the Present State
                                                      register.
                                                      1 - Stop
                                                      0 - Transfer
reserved                15:12   ro     0x0            Reserved
SD_Bus_Voltage_Select 11:9      rw     0x0            By setting these bits, the HD selects the voltage
                                                      level for the SD card. Before setting this register,
                                                      the HD shall check the voltage support bits
                                                      in the capabilities register. If an unsupported
                                                      voltage is selected, the
                                                      Host System shall not supply SD bus voltage
                                                      111b - 3.3 Flattop.)
                                                      110b - 3.0 V(Typ.)
                                                      101b - 1.8 V(Typ.)
                                                      100b - 000b - Reserved
SD_Bus_Power            8       rw     0x0            Before setting this bit, the SD host driver shall set
                                                      SD Bus Voltage Select. If the HC detects the No
                                                      Card State, this bit shall be cleared.
                                                      1 - Power on
                                                      0 - Power off
Card_detect_signal_det 7        rw     0x0            This bit selects source for card detection.
etction                                               1- The card detect test level is selected
                                                      0 -SDCD# is selected (for normal use)

      Field Name         Bits   Type    Reset Value                         Description
Card_Detect_Test_Leve 6         rw     0x0             This bit is enabled while the Card Detect Signal
l                                                      Selection is set to 1 and it
                                                       indicates card inserted or not. Generates (card ins
                                                       or card removal) interrupt when the normal int sts
                                                       enable bit is set.
                                                       1 - Card Inserted
                                                       0 - No Card
reserved                5       ro     0x0             Reserved
DMA_Select              4:3     rw     0x0             One of supported DMA modes can be selected.
                                                       The host driver shall check support of DMA
                                                       modes by referring the Capabilities register.
                                                       00 - SDMA is selected
                                                       01 - 32-bit Address ADMA1 is selected
                                                       10 -32-bit Address ADMA2 is selected
                                                       11 - 64-bit Address ADMA2 is selected
High_Speed_Enable       2       rw     0x0             This bit is optional. Before setting this bit, the HD
                                                       shall check the High Speed Support in the
                                                       capabilities register. If this bit is set to 0 (default),
                                                       the HC outputs CMD line and DAT lines at the
                                                       falling edge of the SD clock (up to 25 MHz/20
                                                       MHz for MMC). If this bit is set to 1, the HC
                                                       outputs CMD line and DAT lines at the rising
                                                       edge of the SD clock (up to 50 MHz for SD/52
                                                       MHz for MMC)
                                                       1 - High Speed Mode
                                                       0 - Normal Speed Mode
Data_Transfer_Width_    1       rw     0x0             This bit selects the data width of the HC. The HD
SD1_or_SD4                                             shall select it to match the data width of the SD
                                                       card.
                                                       1 - 4 bit mode
                                                       0 - 1 bit mode
LED_Control             0       rw     0x0             This bit is used to caution the user not to remove
                                                       the card while the SD card is being accessed. If the
                                                       software is going to issue multiple SD commands,
                                                       this bit can be set during all transactions. It is not
                                                       necessary to change for each transaction.
                                                       1 - LED on
                                                       0 - LED off

                   <-----  ------>Register (SD*) CLK_TOUT_SWRST
Name                    SD_CLK_TOUT_SWRST_REG
Relative Address        0x0000002C
Absolute Address        sd0: 0xE010002C
                        sd1: 0xE010102C
Width                   27 bits
Access Type             mixed
Reset Value             0x00000000
Description             Clock Control register
                        Timeout control register
                        Software reset register

        Register SD_CLK_TOUT_SWRST_REG Details

      Field Name         Bits     Type    Reset Value                        Description
Software_Reset_for_D    26        rw      0x0             Only part of data circuit is reset. The following
AT_Line                                                   registers and bits are cleared by this bit:
                                                          Buffer Data Port Register
                                                          Buffer is cleared and Initialized.
                                                          Present State register
                                                          Buffer read Enable
                                                          Buffer write Enable
                                                          Read Transfer Active
                                                          Write Transfer Active
                                                          DAT Line Active
                                                          Command Inhibit (DAT)
                                                          Block Gap Control register
                                                          Continue Request
                                                          Stop At Block Gap Request
                                                          Normal Interrupt Status register
                                                          Buffer Read Ready
                                                          Buffer Write Ready
                                                          Block Gap Event
                                                          Transfer Complete
                                                          1 - Reset
                                                          0 - Work
Software_Reset_for_C    25        rw      0x0             Only part of command circuit is reset. The
MD_Line                                                   following registers and bits are cleared by this bit:
                                                          Present State register
                                                          Command Inhibit (CMD)
                                                          Normal Interrupt Status register
                                                          Command Complete
                                                          1 - Reset
                                                          0 - Work

      Field Name         Bits   Type    Reset Value                           Description
Software_Reset_for_All 24       rw     0x0            This reset affects the entire HC except for the card
                                                      detection circuit. Register bits of type ROC, RW,
                                                      RW1C, RWAC are cleared to 0. During its
                                                      initialization, the HD shall set this bit to 1 to reset
                                                      the HC. The HC shall reset this bit to 0 when
                                                      capabilities registers are valid and the HD
                                                      can read them. Additional use of Software Reset
                                                      For All may not affect the value of the Capabilities
                                                      registers. If this bit is set to 1, the SD card shall
                                                      reset itself and must be re initialized by the HD.
                                                      1 - Reset
                                                      0 - Work
reserved                23:20   ro     0x0            Reserved
Data_Timeout_Counter 19:16      rw     0x0            This value determines the interval by which DAT
_Value_                                               line time-outs are detected. Refer to the Data
                                                      Timeout Error in the Error Interrupt Status
                                                      register for information on factors that dictate
                                                      Timeout generation. Timeout clock frequency will
                                                      be generated by dividing the sdclockTMCLK by
                                                      this value. When setting this register, prevent
                                                      inadvertent Timeout events by clearing the Data
                                                      Time-out Error Status Enable (in the Error
                                                      Interrupt Status Enable register)
                                                      1111 - Reserved
                                                      1110 - TMCLK * 2^27
                                                      ------------------------------
                                                      ------------------------------
                                                      0001 - TMCLK * 2^14
                                                      0000 - TMCLK * 2^13

      Field Name         Bits   Type    Reset Value                      Description
SDCLK_Frequency_Sel     15:8    rw     0x0            This register is used to select the frequency of the
ect                                                   SDCLK pin. The frequency is not programmed
                                                      directly; rather this register holds the divisor of
                                                      the Base Clock Frequency For SD clock in the
                                                      capabilities register. Only the following settings
                                                      are allowed.
                                                      80h - base clock divided by 256
                                                      40h - base clock divided by 128
                                                      20h - base clock divided by 64
                                                      10h - base clock divided by 32
                                                      08h - base clock divided by 16
                                                      04h - base clock divided by 8
                                                      02h - base clock divided by 4
                                                      01h - base clock divided by 2
                                                      00h - base clock(10MHz-63MHz)
                                                      Setting 00h specifies the highest frequency of the
                                                      SD Clock. When setting multiple bits, the most
                                                      significant bit is used as the divisor. But multiple
                                                      bits should not be set. The two default divider
                                                      values can be calculated by the frequency that is
                                                      defined by the Base Clock Frequency For SD
                                                      Clock in the Capabilities register.
                                                      1) 25 MHz divider value
                                                      2) 400 KHz divider value
                                                      The frequency of the SDCLK is set by the
                                                      following formula:
                                                      Clock Frequency = (Baseclock) / divisor.
                                                      Thus choose the smallest possible divisor which
                                                      results in a clock frequency that is less than or
                                                      equal to the target frequency.
                                                      Maximum Frequency for SD = 50Mhz (base clock)
                                                      Maximum Frequency for MMC = 52Mhz (base
                                                      clock)
                                                      Minimum Frequency = 195.3125Khz (50Mhz /
                                                      256), same calc for MMC also
reserved                7:3     ro     0x0            Reserved
SD_Clock_Enable         2       rw     0x0            The HC shall stop SDCLK when writing this bit to
                                                      0. SDCLK frequency Select can be changed when
                                                      this bit is 0. Then, the HC shall maintain the same
                                                      clock frequency until SDCLK is stopped (Stop at
                                                      SDCLK = 0). If the HC detects the No Card state,
                                                      this bit shall be cleared.
                                                      1 - Enable
                                                      0 - Disable

      Field Name         Bits     Type     Reset Value                         Description
Internal_Clock_Stable   1         ro      0x0              This bit is set to 1 when SD clock is stable after
                                                           writing to Internal Clock Enable in this register to
                                                           1. The SD Host Driver shall wait to set SD Clock
                                                           Enable until this bit is set to 1.
                                                           Note: This is useful when using PLL for a clock
                                                           oscillator that requires setup time.
                                                           1 - Ready
                                                           0 - Not Ready
Internal_Clock_Enable   0         rw      0x0              This bit is set to 0 when the HD is not using the
                                                           HC or the HC awaits a wakeup event. The HC
                                                           should stop its internal clock to go very low
                                                           power state. Still, registers shall be able to be read
                                                           and written. Clock starts to oscillate when this bit
                                                           is set to 1. When clock oscillation is stable, the HC
                                                           shall set Internal Clock Stable in this register to 1.
                                                           This bit shall not affect card detection.
                                                           1 - Oscillate
                                                           0 - Stop

                   <-----  ------>Register (SD*) INT_STS
Name                    SD_INT_STS_REG
Relative Address        0x00000030
Absolute Address        sd0: 0xE0100030
                        sd1: 0xE0101030
Width                   30 bits
Access Type             mixed
Reset Value             0x00000000
Description             Normal interrupt status register
                        Error interrupt status register

        Register SD_INT_STS_REG Details

      Field Name         Bits     Type     Reset Value        Description
Ceata_Error_Status      29        wtc     0x0            Occurs when ATA command termination has
                                                         occurred due to an error condition the device has
                                                         encountered.
                                                         0 - no error
                                                         1 - error
Target_Response_error   28        wtc     0x0            Occurs when detecting ERROR in m_hresp(dma
                                                         transaction)
                                                         0 - no error
                                                         1 - error

      Field Name            Bits   Type    Reset Value       Description
reserved                   27:26   ro     0x0            Reserved
ADMA_Error                 25      wtc    0x0            This bit is set when the Host Controller detects
                                                         errors during ADMA based data transfer. The
                                                         state of the ADMA at an error occurrence is saved
                                                         in the ADMA Error Status Register.
                                                         1- Error
                                                         0 -No error
INT_STATUS_Auto_CMD12_Err  24      wtc    0x0            Occurs when detecting that one of the bits in Auto
                                                         CMD12 Error Status register has changed from 0
                                                         to 1. This bit is set to 1 also when Auto CMD12 is
                                                         not executed due to the previous command error.
                                                         0 - No Error
                                                         1 - Error
Current_Limit_Error     23      wtc    0x0               By setting the SD Bus Power bit in the Power
                                                         Control Register, the HC is requested to supply
                                                         power for the SD Bus. If the HC supports the
                                                         Current Limit Function, it can be protected from
                                                         an Illegal card by stopping power supply to the
                                                         card in which case this bit indicates a failure
                                                         status. Reading 1 means the HC is not supplying
                                                         power to SD card due to some failure. Reading 0
                                                         means that the HC is supplying power and no
                                                         error has occurred. This bit shall always set to be
                                                         0, if the HC does not support this function.
                                                         0 - No Error
                                                         1 - Power Fail
Data_End_Bit_Error      22      wtc    0x0               Occurs when detecting 0 at the end bit position of
                                                         read data which uses the DAT line or the end bit
                                                         position of the CRC status.
                                                         0 - No Error
                                                         1 - Error
Data_CRC_Error          21      wtc    0x0               Occurs when detecting CRC error when
                                                         transferring read data which uses the DAT line or
                                                         when detecting the Write CRC Status having a
                                                         value of other than '010'.
                                                         0 - No Error
                                                         1 - Error
Data_Timeout_Error      20      wtc    0x0               Occurs when detecting one of following timeout
                                                         conditions.
                                                         1. Busy Timeout for R1b, R5b type.
                                                         2. Busy Timeout after Write CRC status
                                                         3. Write CRC status Timeout
                                                         4. Read Data Timeout
                                                         0 - No Error
                                                         1 - Timeout

      Field Name         Bits   Type    Reset Value                       Description
Command_Index_Erro      19      wtc    0x0            Occurs if a Command Index error occurs in the
r                                                     Command Response.
                                                      0 - No Error
                                                      1 - Error
Command_End_Bit_Er      18      wtc    0x0            Occurs when detecting that the end bit of a
ror                                                   command response is 0.
                                                      0 - No Error
                                                      1 - End Bit Error Generated
Command_CRC_Error       17      wtc    0x0            Command CRC Error is generated in two cases.
                                                      1. If a response is returned and the Command
                                                      Timeout Error is set to 0, this bit is set to 1 when
                                                      detecting a CRT error in the command response
                                                      2. The HC detects a CMD line conflict by
                                                      monitoring the CMD line when a command is
                                                      issued. If the HC drives the CMD line to 1 level,
                                                      but detects 0 level on the CMD line at the next
                                                      SDCLK edge, then the HC shall abort the
                                                      command (Stop driving CMD line) and set this bit
                                                      to 1. The Command Timeout Error shall also be
                                                      set to 1 to distinguish CMD line conflict.
                                                      0 - No Error
                                                      1 - CRC Error Generated
Command_Timeout_Er    16        wtc    0x0            Occurs only if the no response is returned within 64
ror                                                   SDCLK cycles from the end bit of the
                                                      command. If the HC detects a CMD line conflict,
                                                      in which case Command CRC Error shall also be
                                                      set. This bit shall be set without waiting for 64
                                                      SDCLK cycles because the command will be
                                                      aborted by the HC.
                                                      0 - No Error
                                                      1 - Timeout
Error_Interrupt         15      ro     0x0            If any of the bits in the Error Interrupt Status
                                                      Register are set, then this bit is set. Therefore the
                                                      HD can test for an error by checking this bit first.
                                                      0 - No Error.
                                                      1 - Error.
reserved                14:11   ro     0x0            Reserved
Boot_terminate_Interru 10       wtc    0x0            This status is set if the boot operation get
pt                                                    terminated
                                                      0 - Boot operation is not terminated.
                                                      1 - Boot operation is terminated
Boot_ack_rcv            9       wtc    0x0            This status is set if the boot acknowledge is
                                                      received from device.
                                                      0 - Boot ack is not received.
                                                      1 - Boot ack is received.

      Field Name         Bits   Type    Reset Value                       Description
Card_Interrupt          8       ro     0x0            Writing this bit to 1 does not clear this bit. It is
                                                      cleared by resetting the SD card interrupt factor.
                                                      In 1-bit mode, the HC shall detect the Card
                                                      Interrupt without SD Clock to support wakeup.
                                                      In 4-bit mode, the card interrupt signal is sampled
                                                      during the interrupt cycle, so there are some
                                                      sample delays between the interrupt signal from
                                                      the card and the interrupt to the Host system.
                                                      when this status has been set and the HD needs to
                                                      start this interrupt service, Card Interrupt Status
                                                      Enable in the Normal Interrupt Status register
                                                      shall be set to 0 in order to clear the card interrupt
                                                      statuses latched in the HC and stop driving the
                                                      Host System. After completion of the card
                                                      interrupt service (the reset factor in the SD card
                                                      and the interrupt signal may not be asserted), set
                                                      Card Interrupt Status Enable to 1 and start
                                                      sampling the interrupt signal again.
                                                      0 - No Card Interrupt
                                                      1 - Generate Card Interrupt
Card_Removal            7       wtc    0x0            This status is set if the Card Inserted in the Present
                                                      State register changes from 1 to 0. When the HD
                                                      writes this bit to 1 to clear this status the status of
                                                      the Card Inserted in the Present State register
                                                      should be confirmed.
                                                      Because the card detect may possibly be changed
                                                      when the HD clear this bit an Interrupt event may
                                                      not be generated.
                                                      0 - Card State Stable or Debouncing
                                                      1 - Card Removed
Card_Insertion          6       wtc    0x0            This status is set if the Card Inserted in the Present
                                                      State register changes from 0 to 1. When the HD
                                                      writes this bit to 1 to clear this status the status of
                                                      the Card Inserted in the Present State register
                                                      should be confirmed.
                                                      Because the card detect may possibly be changed
                                                      when the HD clear this bit an Interrupt event may
                                                      not be generated.
                                                      0 - Card State Stable or Debouncing
                                                      1 - Card Inserted
Buffer_Read_Ready       5       wtc    0x0            This status is set if the Buffer Read Enable
                                                      changes from 0 to 1.
                                                      0 - Not Ready to read Buffer.
                                                      1 - Ready to read Buffer.

      Field Name         Bits   Type    Reset Value                        Description
Buffer_Write_Ready      4       wtc    0x0            This status is set if the Buffer Write Enable
                                                      changes from 0 to 1.
                                                      0 - Not Ready to Write Buffer.
                                                      1 - Ready to Write Buffer.
DMA_Interrupt           3       wtc    0x0            This status is set if the HC detects the Host
                                                      DMA Buffer Boundary in the Block Size
                                                      register.
                                                      0 - No DMA Interrupt
                                                      1 - DMA Interrupt is Generated
Block_Gap_Event         2       wtc    0x0            If the Stop At Block Gap Request in the Block
                                                      Gap Control Register is set, this bit is set.
                                                      Read Transaction:
                                                      This bit is set at the falling edge of the DAT
                                                      Line Active Status (When the transaction is
                                                      stopped at SD Bus timing. The Read Wait
                                                      must be supported in order to use this function).
                                                      Write Transaction:
                                                      This bit is set at the falling edge of Write
                                                      Transfer Active Status (After getting CRC status
                                                      at SD Bus timing).
                                                      0 - No Block Gap Event
                                                      1 - Transaction stopped at Block Gap

      Field Name         Bits   Type     Reset Value                        Description
Transfer_Complete       1       wtc     0x0             This bit is set when a read / write transaction is
                                                        completed.
                                                        Read Transaction:
                                                        This bit is set at the falling edge of Read Transfer
                                                        Active Status.
                                                        There are two cases in which the Interrupt is
                                                        generated. The first is when a data transfer is
                                                        completed as specified by data length (After the
                                                        last data has been read to the Host System). The
                                                        second is when data has stopped at the block gap
                                                        and completed the data transfer by setting the
                                                        Stop At Block Gap Request in the Block Gap
                                                        Control Register (After valid
                                                        data has been read to the Host System).
                                                        Write Transaction:
                                                        This bit is set at the falling edge of the DAT
                                                        Line Active Status.
                                                        There are two cases in which the Interrupt is
                                                        generated. The first is when the last data is written
                                                        to the card as specified by data length and Busy
                                                        signal is released. The second is when data
                                                        transfers are stopped at the block gap by setting
                                                        Stop At Block Gap Request in the Block Gap
                                                        Control Register and data transfers completed.
                                                        (After valid data is written to the SD card and the
                                                        busy signal is released).
                                                        Note: Transfer Complete has higher priority than
                                                        Data Timeout Error. If both bits are set to 1, the
                                                        data transfer can be considered complete
                                                        0 - No Data Transfer Complete
                                                        1 - Data Transfer Complete
Command_Complete        0       wtc     0x0             This bit is set when get the end bit of the
                                                        command response (Except Auto CMD12).
                                                        Note: Command Timeout Error has higher
                                                        priority than Command Complete. If both are set
                                                        to 1, it can be considered that the response was not
                                                        received correctly.
                                                        0 - No Command Complete
                                                        1 - Command Complete

                   <-----  ------>Register (SD*) INT_STS_EN
Name                    SD_INT_STS_EN_REG
Relative Address        0x00000034
Absolute Address        sd0: 0xE0100034
                        sd1: 0xE0101034
Width                   30 bits
Access Type             mixed
Reset Value             0x00000000
Description             Normal interrupt status enable register
                        Error interrupt status enable register

        Register SD_INT_STS_EN_REG Details

      Field Name         Bits     Type    Reset Value      Description
Ceata_Error_Status_En    29        rw      0x0              0 - Masked
able                                                        1 - Enabled
Target_Response_Error    28        rw      0x0              0 - Masked
_Status_Enable                                              1 - Enabled
reserved                 27:26     ro      0x0              Reserved
ADMA_Error_Status_E 25             rw      0x0              0 - Masked
nable                                                       1 - Enabled
Auto_CMD12_Error_St      24        rw      0x0              0 - Masked
atus_Enable                                                 1 - Enabled
Current_Limit_Error_S    23        rw      0x0              0 - Masked
tatus_Enable                                                1 - Enabled
Data_End_Bit_Error_St    22        rw      0x0              0 - Masked
atus_Enable                                                 1 - Enabled
Data_CRC_Error_Statu     21        rw      0x0              0 - Masked
s_Enable                                                    1 - Enabled
Data_Timeout_Error_S     20        rw      0x0              0 - Masked
tatus_Enable                                                1 - Enabled
Command_Index_Erro       19        rw      0x0              0 - Masked
r_Status_Enable                                             1 - Enabled
Command_End_Bit_Er       18        rw      0x0              0 - Masked
ror_Status_Enable                                           1 - Enabled
Command_CRC_Error        17        rw      0x0              0 - Masked
_Status_Enable                                              1 - Enabled
Command_Timeout_Er       16        rw      0x0              0 - Masked
ror_Status_Enable                                           1 - Enabled
Fixed_to_0_Status_Enable 15        ro      0x0              The HC shall control error Interrupts using the
                                                            Error Interrupt Status Enable register.
reserved                 14:11     ro      0x0              Reserved

      Field Name          Bits     Type    Reset Value                       Description
Boot_terminate_Interru 10          rw      0x0           0 - Masked
pt_enable                                                1 - Enabled
Boot_ack_rcv_enable      9         rw      0x0           0 - Masked
                                                         1 - Enabled
Card_Interrupt_Status    8         rw      0x0           If this bit is set to 0, the HC shall clear Interrupt
_Enable                                                  request to the System. The Card Interrupt
                                                         detection is stopped when this bit is cleared and
                                                         restarted when this bit is set to 1. The HD should
                                                         clear the Card Interrupt Status Enable before
                                                         servicing the Card Interrupt and should set this
                                                         bit again after all Interrupt requests from the card
                                                         are cleared to prevent inadvertent Interrupts.
                                                         0 - Masked
                                                         1 - Enabled
Card_Removal_Status_     7         rw      0x0           0 - Masked
Enable                                                   1 - Enabled
Card_Insertion_Status_   6         rw      0x0           0 - Masked
Enable                                                   1 - Enabled
Buffer_Read_Ready_St     5         rw      0x0           0 - Masked
atus_Enable                                              1 - Enabled
Buffer_Write_Ready_St 4            rw      0x0           0 - Masked
atus_Enable                                              1 - Enabled
DMA_Interrupt_Status     3         rw      0x0           0 - Masked
_Enable                                                  1 - Enabled
Block_Gap_Event_Stat     2         rw      0x0           0 - Masked
us_Enable                                                1 - Enabled
Transfer_Complete_Sta 1            rw      0x0           0 - Masked
tus_Enable                                               1 - Enabled
Command_Complete_        0         rw      0x0           0 - Masked
Status_Enable                                            1 - Enabled

                   <-----  ------>Register (SD*) INT_EN
Name                     SD_INT_EN_REG
Relative Address         0x00000038
Absolute Address         sd0: 0xE0100038
                         sd1: 0xE0101038
Width                    30 bits
Access Type              mixed
Reset Value              0x00000000
Description              Normal interrupt signal enable register
                         Error interrupt signal enable register

        Register SD_INT_EN_REG Details

      Field Name         Bits    Type     Reset Value                        Description
Ceata_Error_Signal_En   29      rw       0x0               0 - Masked
able                                                       1 - Enabled
Target_Response_Error   28      rw       0x0               0 - Masked
_Signal_Enable                                             1 - Enabled
reserved                27:26   ro       0x0               Reserved
ADMA_Error_Signal_      25      rw       0x0               0 - Masked
Enable                                                     1 - Enabled
Auto_CMD12_Error_Si     24      rw       0x0               0 - Masked
gnal_Enable                                                1 - Enabled
Current_Limit_Error_S   23      rw       0x0               0 - Masked
ignal_Enable                                               1 - Enabled
Data_End_Bit_Error_Si   22      rw       0x0               0 - Masked
gnal_Enable                                                1 - Enabled
Data_CRC_Error_Sign     21      rw       0x0               0 - Masked
al_Enable                                                  1 - Enabled
Data_Timeout_Error_Si 20        rw       0x0               0 - Masked
gnal_Enable                                                1 - Enabled
Command_Index_Erro      19      rw       0x0               0 - Masked
r_Signal_Enable                                            1 - Enabled
Command_End_Bit_Er      18      rw       0x0               0 - Masked
ror_Signal_Enable                                          1 - Enabled
Command_CRC_Error       17      rw       0x0               0 - Masked
_Signal_Enable                                             1 - Enabled
Command_Timeout_Er 16           rw       0x0               0 - Masked
ror_Signal_Enable                                          1 - Enabled
Fixed_to_0_Sign         15      ro       0x0               The HD shall control error Interrupts using the
al_Enable                                                  Error Interrupt Signal Enable register.
reserved                14:11   ro       0x0               Reserved
Boot_terminate_Interru 10       rw       0x0               0 - Masked
pt_signal_enable                                           1 - Enabled
Boot_ack_rcv_signal_e   9       rw       0x0               0 - Masked
nable                                                      1 - Enabled

      Field Name         Bits    Type     Reset Value                     Description
Card_Interrupt_Signal   8        rw       0x0              0 - Masked
_Enable                                                    1 - Enabled
Card_Removal_Signal_    7        rw       0x0              0 - Masked
Enable                                                     1 - Enabled
Card_Insertion_Signal_  6        rw       0x0              0 - Masked
Enable                                                     1 - Enabled
Buffer_Read_Ready_Si    5        rw       0x0              0 - Masked
gnal_Enable                                                1 - Enabled
Buffer_Write_Ready_Si   4        rw       0x0              0 - Masked
gnal_Enable                                                1 - Enabled
DMA_Interrupt_Signal    3        rw       0x0              0 - Masked
_Enable                                                    1 - Enabled
Block_Gap_Event_Sign    2        rw       0x0              0 - Masked
al_Enable                                                  1 - Enabled
Transfer_Complete_Sig   1        rw       0x0              0 - Masked
nal_Enable                                                 1 - Enabled
Command_Complete_       0        rw       0x0              0 - Masked
Signal_Enable                                              1 - Enabled

                   <-----  ------>Register (SD*) AUTO_CMD12_ERRST
Name                    SD_AUTO_CMD12_ERRST_REG
Relative Address        0x0000003C
Absolute Address        sd0: 0xE010003C
                        sd1: 0xE010103C
Width                   8 bits
Access Type             ro
Reset Value             0x00000000
Description             Auto CMD12 error status register

        Register SD_AUTO_CMD12_ERRST_REG Details
        When Auto CMD12 Error Status is set, the HD shall check this register to identify what kind of error Auto
        CMD12 indicated. This register is valid only when the Auto CMD12 Error is set.

      Field Name         Bits     Type    Reset Value                        Description
Command_Not_Issued      7         ro      0x0           Setting this bit to 1 means CMD_wo_DAT is not
_By_Auto_CMD12_Err                                      executed due to an Auto CMD12 error (D04 - D01)
or                                                      in this register.
                                                        0 - No Error
                                                        1 - Not Issued
reserved                6:5       ro      0x0           Reserved
Auto_CMD12_Index_E      4         ro      0x0           Occurs if the Command Index error occurs in
rror                                                    response to a command.
                                                        0 - No Error
                                                        1 - Error
Auto_CMD12_End_Bit      3         ro      0x0           Occurs when detecting that the end bit of
_Error                                                  command response is 0.
                                                        0 - No Error
                                                        1 - End Bit Error Generated
Auto_CMD12_CRC_Er       2         ro      0x0           Occurs when detecting a CRC error in the
ror                                                     command response.
                                                        0 - No Error
                                                        1 - CRC Error Generated
Auto_CMD12_Timeout 1              ro      0x0           Occurs if the no response is returned within 64
_Error                                                  SDCLK cycles from the end bit of the command. If
                                                        this bit is set to 1, the other error status bits (D04 -
                                                        D02) are meaningless.
                                                        0 - No Error
                                                        1 - Timeout
Auto_CMD12_not_Exe      0         ro      0x0           If memory multiple block data transfer is not
cuted                                                   started due to command
                                                        error, this bit is not set because it is not necessary
                                                        to issue Auto CMD12. Setting this bit to 1 means
                                                        the HC cannot issue Auto CMD12 to stop
                                                        memory multiple block transfer due to some
                                                        error. If this bit is set to 1, other error status bits
                                                        (D04 - D01) are meaningless.
                                                        0 - Executed
                                                        1 - Not Executed

                   <-----  ------>Register (SD*) CAPABILITIES
Name                    SD_CAPABILITIES_REG
Relative Address        0x00000040
Absolute Address        sd0: 0xE0100040
                        sd1: 0xE0101040
Width                   31 bits
Access Type             ro
Reset Value             0x69EC0080
Description             Capabilities register

        Register SD_CAPABILITIES_REG Details
        This register provides the HD with information specific to the HC implementation. The HC may
        implement these values as fixed or loaded from flash memory during power on initialization.

      Field Name         Bits    Type      Reset Value                       Description
Spi_block_mode          30       ro       0x1            Spi block mode
                                                         0 - Not Supported
                                                         1 - Supported
Spi_mode                29      ro       0x1             Spi mode
                                                         0 - Not Supported
                                                         1 - Supported
64_bit_System_Bus_Su    28      ro       0x0             1 - supports 64 bit system address
pport                                                    0 - Does not support 64 bit system
                                                         address
Interrupt_mode          27      ro       0x1             Interrupt mode
                                                         0 - Not Supported
                                                         1 - Supported
Voltage_Support_1_8_    26      ro       0x0             0 - 1.8 V Not Supported
V                                                        1 - 1.8 V Supported
Voltage_Support_3_0_    25      ro       0x0             0 - 3.0 V Not Supported
V                                                        1 - 3.0 V Supported
Voltage_Support_3_3_    24      ro       0x1             0 - 3.3 V Not Supported
V                                                        1 - 3.3 V Supported
Suspend_Resume_Sup      23      ro       0x1             This bit indicates whether the HC supports
port                                                     Suspend / Resume functionality. If this bit is 0, the
                                                         Suspend and Resume mechanism are not
                                                         supported and the HD shall not issue either
                                                         Suspend / Resume commands.
                                                         0 - Not Supported
                                                         1 - Supported
SDMA_Support            22      ro       0x1             This bit indicates whether the HC is capable of
                                                         using DMA to transfer data between system
                                                         memory and the HC directly.
                                                         0 - SDMA Not Supported
                                                         1 - SDMA Supported.

      Field Name         Bits     Type    Reset Value                     Description
High_Speed_Support      21        ro      0x1           This bit indicates whether the HC and the Host
                                                        System support High Speed mode and they can
                                                        supply SD Clock frequency from 25Mhz to 50
                                                        MHz (for SD)/ 20MHz to 52MHz (for MMC).
                                                        0 - High Speed Not Supported
                                                        1 - High Speed Supported
reserved                20        ro      0x0           Reserved
ADMA2_Support           19        ro      0x1           1 - ADMA2 support.
                                                        0 - ADMA2 not support
Extended_Media_Bus_     18        ro      0x1           This bit indicates whether the Host Controller is
Support                                                 capable bus.
                                                        1 - Extended Media Bus Supported
                                                        0 - Extended Media Bus not Supported
Max_Block_Length        17:16     ro      0x0           This value indicates the maximum block size that
                                                        the HD can read and write to the buffer in the HC.
                                                        The buffer shall transfer this block size without
                                                        wait cycles. Three sizes can be defined as
                                                        indicated below.
                                                        00 - 512 byte
                                                        01 - 1024 byte
                                                        10 - 2048 byte
                                                        11 - 4096 byte
reserved                15:14     ro      0x0           Reserved
reserved                13:8      ro      0x0           Reserved. Do not modify.
Timeout_Clock_Unit      7         ro      0x1           This bit shows the unit of base clock frequency
                                                        used to detect Data Timeout Error.
                                                        0 - KHz
                                                        1 - MHz
reserved                6         ro      0x0           Reserved
reserved                5:0       ro      0x0           Reserved. Do not modify.

                   <-----  ------>Register (SD*) MAX_CURR_CAP
Name                    SD_MAX_CURR_CAP_REG
Relative Address        0x00000048
Absolute Address        sd0: 0xE0100048
                        sd1: 0xE0101048
Width                   24 bits
Access Type             ro
Reset Value             0x00000001

Description              Maximum current capabilities register

        Register SD_MAX_CURR_CAP_REG Details

      Field Name          Bits     Type     Reset Value                      Description
Maximum_Current_for 23:16          ro      0x0               Maximum Current for 1.8V
_1_8V
Maximum_Current_for 15:8           ro      0x0               Maximum Current for 3.0V
_3_0V
Maximum_Current_for 7:0            ro      0x1               Maximum Current for 3.3V
_3_3V

                   <-----  ------>Register (SD*) FORCE_EVENT
Name                     SD_FORCE_EVENT_REG
Relative Address         0x00000050
Absolute Address         sd0: 0xE0100050
                         sd1: 0xE0101050
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Force event register for Auto CMD12 error status register
                         Force event register for error interrupt status

        Register SD_FORCE_EVENT_REG Details
        The Force Event Register is not a physically implemented register. Rather, it is an address at which the
        Auto CMD12 Error Status Register can be written.
        Writing 1:set each bit of the Auto CMD12 Error Status Register
        Writing 0:no effect.
        The Force Event Register is not a physically implemented register. Rather, it is an address at which the
        Error Interrupt Status register can be written. The effect of a write to this address will be reflected in the
        Error Interrupt Status Register if the corresponding bit of the Error Interrupt Status Enable Register is set.
        Writing 1:set each bit of the Error Interrupt Status Register
        Writing 0:no effect

      Field Name          Bits   Type   Reset Value                      Description
Force_Event_for_Vend     31:30   wo     0x0           Additional status bits can be defined in
or_Specific_Error_Stat                                this register by the vendor.
us
                                                      1 - Interrupt is generated
                                                      0 - No interrupt
Force_Event_for_Ceata    29      wo     0x0           Force Event for Ceata Error
_error                                                1 - Interrupt is generated
                                                      0 - No interrupt
Force_event_for_Target 28        wo     0x0           Force Event for Target Response Error
_Response_error                                       1 - Interrupt is generated
                                                      0 - No interrupt
reserved                 27:26   ro     0x0           Reserved
Force_Event_for_ADM      25      wo     0x0           Force Event for ADMA Error
A_Error                                               1 - Interrupt is generated
                                                      0 - No interrupt
Force_Event_for_Auto     24      wo     0x0           Force Event for Auto CMD12 Error
_CMD12_Error                                          1 - Interrupt is generated
                                                      0 - No interrupt
Force_Event_for_Curre    23      wo     0x0           Force Event for Current Limit Error
nt_Limit_Error                                        1 - Interrupt is generated
                                                      0 - No interrupt
Force_Event_for_Data_    22      wo     0x0           Force Event for Data End Bit Error
End_Bit_Error                                         1 - Interrupt is generated
                                                      0 - No interrupt
Force_Event_for_Data_    21      wo     0x0           Force Event for Data CRC Error
CRC_Error                                             1 - Interrupt is generated
                                                      0 - No interrupt
Force_Event_for_Data_    20      wo     0x0           Force Event for Data Timeout Error
_Timeout_Error                                        1 - Interrupt is generated
                                                      0 - No interrupt
Force_Event_for_Com      19      wo     0x0           Force Event for Command Index Error
mand_Index_Error                                      1 - Interrupt is generated
                                                      0 - No interrupt
Force_Event_for_Com      18      wo     0x0           Force Event for Command End Bit Error
mand_End_Bit_Error                                    1 - Interrupt is generated
                                                      0 - No interrupt
Force_Event_for_Com      17      wo     0x0           Force Event for Command CRC Error
mand_CRC_Error                                        1 - Interrupt is generated
                                                      0 - No interrupt

      Field Name         Bits    Type     Reset Value                      Description
Force_Event_for_Com     16       wo       0x0           Force Event for Command Timeout Error
mand_Timeout_Error                                      1 - Interrupt is generated
                                                        0 - No interrupt
reserved                15:8     ro       0x0           Reserved
Force_Event_for_com     7        wo       0x0           1 - Interrupt is generated
mand_not_issued_by_                                     0 - no interrupt
Auto_CMD12_Error
reserved                6:5      ro       0x0           Reserved
Force_Event_for_Auto    4        wo       0x0           1 - Interrupt is generated
_CMD12_Index_Error                                      0 - no interrupt
Force_Event_for_Auto    3        wo       0x0           1 - Interrupt is generated
_CMD12_End_bit_Erro                                     0 - no interrupt
r
Force_Event_for_Auto    2        wo       0x0           1 - Interrupt is generated
_CMD12_CRC_Error                                        0 - no interrupt
Force_Event_for_Auto    1        wo       0x0           1 - Interrupt is generated
_CMD12_timeout_Erro                                     0 - no interrupt
r
Force_Event_for_Auto    0        wo       0x0           1 - Interrupt is generated
_CMD12_NOT_Execut                                       0 - no interrupt
ed

                   <-----  ------>Register (SD*) ADMA_ERR_ST
Name                    SD_ADMA_ERR_ST_REG
Relative Address        0x00000054
Absolute Address        sd0: 0xE0100054
                        sd1: 0xE0101054
Width                   3 bits
Access Type             mixed
Reset Value             0x00000000
Description             ADMA error status register

        Register SD_ADMA_ERR_ST_REG Details
        When ADMA Error Interrupt occurs, the ADMA Error States field in this register holds the ADMA state
        and the ADMA System Address Register holds the address around the error descriptor.

      Field Name         Bits     Type    Reset Value                       Description
ADMA_Length_Mism        2         wtc     0x0           This error occurs in the following 2 cases.
atch_Error                                              1. While Block Count Enable being set, the total
                                                        data length specified by the
                                                        Descriptor table is different from that specified by
                                                        the Block Count and
                                                        Block Length.
                                                        2. Total data length can not be divided by the
                                                        block
                                                        length.
                                                        1 - Error
                                                        0 - No error
ADMA_Error_State        1:0       ro      0x0           This field indicates the state of ADMA when error
                                                        is occurred during ADMA data transfer. This field
                                                        never indicates "10" because ADMA never stops
                                                        in this state.
                                                        D01 - D00 : ADMA Error State when
                                                        error is occurred
                                                        Contents of SYS_SDR register
                                                        00 - ST_STOP (Stop DMA) Points next of the error
                                                        descriptor
                                                        01 - ST_FDS (Fetch Descriptor) Points the error
                                                        descriptor
                                                        10 - Never set this state (Not used)
                                                        11 - ST_TFR (Transfer Data) Points the next of the
                                                        error descriptor

                   <-----  ------>Register (SD*) ADMA_SYS_ADDR
Name                    SD_ADMA_SYS_ADDR_REG
Relative Address        0x00000058
Absolute Address        sd0: 0xE0100058
                        sd1: 0xE0101058
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             ADMA system address register

        Register SD_ADMA_SYS_ADDR_REG Details

      Field Name         Bits     Type    Reset Value                      Description
ADMA_System_Addre       31:0      rw      0x0           This register holds byte address of executing
ss                                                      command of the Descriptor table.
                                                        32-bit Address Descriptor uses lower 32-
                                                        bit of this register. At the start of ADMA,
                                                        the Host Driver shall set start address of
                                                        the Descriptor table. The ADMA
                                                        increments this register address, which
                                                        points to next line, when every fetching a
                                                        Descriptor line. When the ADMA Error
                                                        Interrupt is generated, this register shall
                                                        hold valid Descriptor address depending
                                                        on the ADMA state. The Host Driver shall
                                                        program Descriptor Table on 32-bit
                                                        boundary and set 32-bit boundary
                                                        address to this register. ADMA2 ignores
                                                        lower 2-bit of this register and assumes it
                                                        to be 00b.
                                                        32-bit Address ADMA Register Value 32-
                                                        bit System Address
                                                        0x00000000 0x00000000
                                                        0x00000004 0x00000004
                                                        to
                                                        0xFFFFFFFC 0xFFFFFFFC

                   <-----  ------>Register (SD*) BOOT_TOUT_CTRL
Name                    SD_BOOT_TOUT_CTRL_REG
Relative Address        0x00000060
Absolute Address        sd0: 0xE0100060
                        sd1: 0xE0101060
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Boot Timeout control register

        Register SD_BOOT_TOUT_CTRL_REG Details

      Field Name         Bits    Type     Reset Value                        Description
Boot_Data_Timeout_C     31:0     rw       0x0             This value determines the interval by
ounter_Value                                              which DAT line time-outs are detected
                                                          during boot operation for MMC3.31
                                                          card.
                                                          The value is in number of sd clock.

                   <-----  ------>Register (SD*) DEBUG_SELECTION
Name                    SD_DEBUG_SELECTION_REG
Relative Address        0x00000064
Absolute Address        sd0: 0xE0100064
                        sd1: 0xE0101064
Width                   1 bits
Access Type             wo
Reset Value             0x00000000
Description             Debug Selection Register

        Register SD_DEBUG_SELECTION_REG Details

      Field Name         Bits    Type     Reset Value                        Description
Debug_sel               0        wo       0x0             1- cmd register, Interrupt status, transmitter
                                                          module, ahb_iface module and clk
                                                          sdcard signals are probed out.
                                                          0 - receiver module and fifo_ctrl module
                                                          signals are probed out

                   <-----  ------>Register (SD*) SPI_INT_SUPPORT
Name                    SD_SPI_INT_SUPPORT_REG
Relative Address        0x000000F0
Absolute Address        sd0: 0xE01000F0
                        sd1: 0xE01010F0
Width                   8 bits
Access Type             rw
Reset Value             0x00000000
Description             SPI interrupt support register

        Register SD_SPI_INT_SUPPORT_REG Details

      Field Name          Bits     Type     Reset Value                            Description
SPI_INT_SUPPORT          7:0       rw      0x0                This bit is set to indicate the assertion of interrupts
                                                              in the SPI mode at any time, irrespective of the
                                                              status of the card select (CS) line. If this bit is zero,
                                                              then SDIO card can only assert the interrupt line
                                                              in the SPI mode when the CS line is asserted.

                   <-----  ------>Register (SD*) SLOT_INT_ST_HCV

Name                     SD_SLOT_INT_ST_HCV_REG
Relative Address         0x000000FC
Absolute Address         sd0: 0xE01000FC
                         sd1: 0xE01010FC
Width                    32 bits
Access Type              ro
Reset Value              0x89010000
Description              Slot interrupt status register and
                         Host controller version register

        Register SD_SLOT_INT_ST_HCV_REG Details

      Field Name          Bits     Type     Reset Value                            Description
Vendor_Version_Numb 31:24          ro      0x89               This status is reserved for the vendor version
er                                                            number. The HD should not use this status.
Specification_Version_   23:16     ro      0x1                This status indicates the Host Controller Spec.
Number                                                        Version. The upper and lower 4-bits indicate the
                                                              version.
                                                              00 - SD Host Specification version 1.0
                                                              01 - SD Host Specification version 2.00 including
                                                              only the feature of the Test Register
                                                              others - Reserved

      Field Name          Bits   Type   Reset Value                      Description
reserved                 15:8    ro     0x0           Reserved
Interrupt_Signal_for_E   7:0     ro     0x0           These status bit indicate the logical OR of
ach_Slot                                              Interrupt signal and Wakeup signal for each slot.
                                                      A maximum of 8 slots can be defined. If one
                                                      interrupt signal is associated with multiple slots.
                                                      the HD can know which interrupt is generated by
                                                      reading these status bits. By a power on reset or by
                                                      Software Reset For All, the Interrupt signal shall
                                                      be de asserted and this status shall read 00h.
                                                      Bit 00 - Slot 1
                                                      Bit 01 - Slot 2
                                                      Bit 02 - Slot 3
                                                      ----- -----
                                                      Bit 07 - Slot 8

<---- 
<====    ====>B.28 System Level Control Registers (SLCR)
Module Name             SLCR
Base Address            0xF8000000 slcr
Description             System Level Control Registers
Vendor Info             Xilinx Zynq slcr

                 Register Summary

    Register Name                 Address         Width   Type    Reset Value            Description
SCL_REG                        0x00000000         32      rw      0x00000000    Secure Configuration Lock
SLCR_LOCK_REG                  0x00000004         32      wo      0x00000000    SLCR Write Protection Lock
SLCR_UNLOCK_REG                0x00000008         32      wo      0x00000000    SLCR Write Protection Unlock
SLCR_LOCKSTA_REG               0x0000000C         32      ro      0x00000001    SLCR Write Protection Status
ARM_PLL_CTRL_REG               0x00000100         32      rw      0x0001A008    ARM PLL Control
DDR_PLL_CTRL_REG               0x00000104         32      rw      0x0001A008    DDR PLL Control
IO_PLL_CTRL_REG                0x00000108         32      rw      0x0001A008    IO PLL Control
PLL_STATUS_REG                 0x0000010C         32      ro      0x0000003F    PLL Status
ARM_PLL_CFG_REG                0x00000110         32      rw      0x00177EA0    ARM PLL Configuration
DDR_PLL_CFG_REG                0x00000114         32      rw      0x00177EA0    DDR PLL Configuration
IO_PLL_CFG_REG                 0x00000118         32      rw      0x00177EA0    IO PLL Configuration
ARM_CLK_CTRL_REG               0x00000120         32      rw      0x1F000400    CPU Clock Control
DDR_CLK_CTRL_REG               0x00000124         32      rw      0x18400003    DDR Clock Control
DCI_CLK_CTRL_REG               0x00000128         32      rw      0x01E03201    DCI clock control
APER_CLK_CTRL_REG              0x0000012C         32      rw      0x01FFCCCD    AMBA Peripheral Clock Control
USB0_CLK_CTRL_REG              0x00000130         32      rw      0x00101941    USB 0 ULPI Clock Control
USB1_CLK_CTRL_REG              0x00000134         32      rw      0x00101941    USB 1 ULPI Clock Control
GEM0_RCLK_CTRL_REG             0x00000138         32      rw      0x00000001    GigE 0 Rx Clock and Rx Signals Select
GEM1_RCLK_CTRL_REG             0x0000013C         32      rw      0x00000001    GigE 1 Rx Clock and Rx Signals Select
GEM0_CLK_CTRL_REG              0x00000140         32      rw      0x00003C01    GigE 0 Ref Clock Control
GEM1_CLK_CTRL_REG              0x00000144         32      rw      0x00003C01    GigE 1 Ref Clock Control
SMC_CLK_CTRL_REG               0x00000148         32      rw      0x00003C21    SMC Ref Clock Control
QSPI_CLK_CTRL_REG              0x0000014C         32      rw      0x00002821    Quad SPI Ref Clock Control
SDIO_CLK_CTRL_REG              0x00000150         32      rw      0x00001E03    SDIO Ref Clock Control
UART_CLK_CTRL_REG              0x00000154         32      rw      0x00003F03    UART Ref Clock Control
SPI_CLK_CTRL_REG               0x00000158         32      rw      0x00003F03    SPI Ref Clock Control
CAN_CLK_CTRL_REG               0x0000015C         32      rw      0x00501903    CAN Ref Clock Control
CAN_MIOCLK_CTRL_REG            0x00000160         32      rw      0x00000000    CAN MIO Clock Control
DBG_CLK_CTRL_REG               0x00000164         32      rw      0x00000F03    SoC Debug Clock Control
PCAP_CLK_CTRL_REG              0x00000168         32      rw      0x00000F01    PCAP Clock Control
TOPSW_CLK_CTRL_REG             0x0000016C         32      rw      0x00000000    Central Interconnect Clock Control
FPGA0_CLK_CTRL_REG             0x00000170         32      rw      0x00101800    PL Clock 0 Output control
FPGA0_THR_CTRL_REG             0x00000174         32      rw      0x00000000    PL Clock 0 Throttle control
FPGA0_THR_CNT_REG              0x00000178         32      rw      0x00000000    PL Clock 0 Throttle Count control
FPGA0_THR_STA_REG              0x0000017C         32      ro      0x00010000    PL Clock 0 Throttle Status read
FPGA1_CLK_CTRL_REG             0x00000180         32      rw      0x00101800    PL Clock 1 Output control
FPGA1_THR_CTRL_REG             0x00000184         32      rw      0x00000000    PL Clock 1 Throttle control
FPGA1_THR_CNT_REG              0x00000188         32      rw      0x00000000    PL Clock 1 Throttle Count
FPGA1_THR_STA_REG              0x0000018C         32      ro      0x00010000    PL Clock 1 Throttle Status control
FPGA2_CLK_CTRL_REG             0x00000190         32      rw      0x00101800    PL Clock 2 output control
FPGA2_THR_CTRL_REG             0x00000194         32      rw      0x00000000    PL Clock 2 Throttle Control
FPGA2_THR_CNT_REG              0x00000198         32      rw      0x00000000    PL Clock 2 Throttle Count
FPGA2_THR_STA_REG              0x0000019C         32      ro      0x00010000    PL Clock 2 Throttle Status
FPGA3_CLK_CTRL_REG             0x000001A0         32      rw      0x00101800    PL Clock 3 output control
FPGA3_THR_CTRL_REG             0x000001A4         32      rw      0x00000000    PL Clock 3 Throttle Control
FPGA3_THR_CNT_REG              0x000001A8         32      rw      0x00000000    PL Clock 3 Throttle Count
FPGA3_THR_STA_REG              0x000001AC         32      ro      0x00010000    PL Clock 3 Throttle Status
CLK_621_TRUE_REG               0x000001C4         32      rw      0x00000001    CPU Clock Ratio Mode select
PSS_RST_CTRL_REG               0x00000200         32      rw      0x00000000    PS Software Reset Control
DDR_RST_CTRL_REG               0x00000204         32      rw      0x00000000    DDR Software Reset Control
TOPSW_RST_CTRL_REG             0x00000208         32      rw      0x00000000    Central Interconnect Reset Control
DMAC_RST_CTRL_REG              0x0000020C         32      rw      0x00000000    DMAC Software Reset Control
USB_RST_CTRL_REG               0x00000210         32      rw      0x00000000    USB Software Reset Control
GEM_RST_CTRL_REG               0x00000214         32      rw      0x00000000    Gigabit Ethernet SW Reset Control
SDIO_RST_CTRL_REG              0x00000218         32      rw      0x00000000    SDIO Software Reset Control
SPI_RST_CTRL_REG               0x0000021C         32      rw      0x00000000    SPI Software Reset Control
CAN_RST_CTRL_REG               0x00000220         32      rw      0x00000000    CAN Software Reset Control
I2C_RST_CTRL_REG               0x00000224         32      rw      0x00000000    I2C Software Reset Control
UART_RST_CTRL_REG              0x00000228         32      rw      0x00000000    UART Software Reset Control
GPIO_RST_CTRL_REG              0x0000022C         32      rw      0x00000000    GPIO Software Reset Control
QSPI_RST_CTRL_REG              0x00000230         32      rw      0x00000000    Quad SPI Software Reset Control
SMC_RST_CTRL_REG               0x00000234         32      rw      0x00000000    SMC Software Reset Control
OCM_RST_CTRL_REG               0x00000238         32      rw      0x00000000    OCM Software Reset Control
FPGA_RST_CTRL_REG              0x00000240         32      rw      0x01F33F0F    FPGA Software Reset Control
A9_CPU_RST_CTRL_REG            0x00000244         32      rw      0x00000000    CPU Reset and Clock control
AWDT_RST_CTRL_REG              0x0000024C         32      rw      0x00000000    Watchdog Timer Reset Control
REBOOT_STATUS_REG              0x00000258         32      rw      0x00400000    Reboot Status, persistent
BOOT_MODE_REG                  0x0000025C         32      mixed   x             Boot Mode Strapping Pins
APU_CTRL_REG                   0x00000300         32      rw      0x00000000    APU Control
WDT_CLK_SEL_REG                0x00000304         32      rw      0x00000000    SWDT clock source select
TZ_DMA_NS_REG                  0x00000440         32      rw      0x00000000    DMAC TrustZone Config
TZ_DMA_IRQ_NS_REG              0x00000444         32      rw      0x00000000    DMAC TrustZone Config for Interrupts
TZ_DMA_PERIPH_NS_REG           0x00000448         32      rw      0x00000000    DMAC TrustZone Config for Peripherals
PSS_IDCODE_REG                 0x00000530         32      ro      x             PS IDCODE
DDR_URGENT_REG                 0x00000600         32      rw      0x00000000    DDR Urgent Control
DDR_CAL_START_REG              0x0000060C         32      mixed   0x00000000    DDR Calibration Start Triggers
DDR_REF_START_REG              0x00000614         32      mixed   0x00000000    DDR Refresh Start Triggers
DDR_CMD_STA_REG                0x00000618         32      mixed   0x00000000    DDR Command Store Status
DDR_URGENT_SEL_REG             0x0000061C         32      rw      0x00000000    DDR Urgent Select
DDR_DFI_STATUS_REG             0x00000620         32      mixed   0x00000000    DDR DFI status
MIO_PIN_00_REG                 0x00000700         32      rw      0x00001601    MIO Pin 0 Control
MIO_PIN_01_REG                 0x00000704         32      rw      0x00001601    MIO Pin 1 Control
MIO_PIN_02_REG                 0x00000708         32      rw      0x00000601    MIO Pin 2 Control
MIO_PIN_03_REG                 0x0000070C         32      rw      0x00000601    MIO Pin 3 Control
MIO_PIN_04_REG                 0x00000710         32      rw      0x00000601    MIO Pin 4 Control
MIO_PIN_05_REG                 0x00000714         32      rw      0x00000601    MIO Pin 5 Control
MIO_PIN_06_REG                 0x00000718         32      rw      0x00000601    MIO Pin 6 Control
MIO_PIN_07_REG                 0x0000071C         32      rw      0x00000601    MIO Pin 7 Control
MIO_PIN_08_REG                 0x00000720         32      rw      0x00000601    MIO Pin 8 Control
MIO_PIN_09_REG                 0x00000724         32      rw      0x00001601    MIO Pin 9 Control
MIO_PIN_10_REG                 0x00000728         32      rw      0x00001601    MIO Pin 10 Control
MIO_PIN_11_REG                 0x0000072C         32      rw      0x00001601    MIO Pin 11 Control
MIO_PIN_12_REG                 0x00000730         32      rw      0x00001601    MIO Pin 12 Control
MIO_PIN_13_REG                 0x00000734         32      rw      0x00001601    MIO Pin 13 Control
MIO_PIN_14_REG                 0x00000738         32      rw      0x00001601    MIO Pin 14 Control
MIO_PIN_15_REG                 0x0000073C         32      rw      0x00001601    MIO Pin 15 Control
MIO_PIN_16_REG                 0x00000740         32      rw      0x00001601    MIO Pin 16 Control
MIO_PIN_17_REG                 0x00000744         32      rw      0x00001601    MIO Pin 17 Control
MIO_PIN_18_REG                 0x00000748         32      rw      0x00001601    MIO Pin 18 Control
MIO_PIN_19_REG                 0x0000074C         32      rw      0x00001601    MIO Pin 19 Control
MIO_PIN_20_REG                 0x00000750         32      rw      0x00001601    MIO Pin 20 Control
MIO_PIN_21_REG                 0x00000754         32      rw      0x00001601    MIO Pin 21 Control
MIO_PIN_22_REG                 0x00000758         32      rw      0x00001601    MIO Pin 22 Control
MIO_PIN_23_REG                 0x0000075C         32      rw      0x00001601    MIO Pin 23 Control
MIO_PIN_24_REG                 0x00000760         32      rw      0x00001601    MIO Pin 24 Control
MIO_PIN_25_REG                 0x00000764         32      rw      0x00001601    MIO Pin 25 Control
MIO_PIN_26_REG                 0x00000768         32      rw      0x00001601    MIO Pin 26 Control
MIO_PIN_27_REG                 0x0000076C         32      rw      0x00001601    MIO Pin 27 Control
MIO_PIN_28_REG                 0x00000770         32      rw      0x00001601    MIO Pin 28 Control
MIO_PIN_29_REG                 0x00000774         32      rw      0x00001601    MIO Pin 29 Control
MIO_PIN_30_REG                 0x00000778         32      rw      0x00001601    MIO Pin 30 Control
MIO_PIN_31_REG                 0x0000077C         32      rw      0x00001601    MIO Pin 31 Control
MIO_PIN_32_REG                 0x00000780         32      rw      0x00001601    MIO Pin 32 Control
MIO_PIN_33_REG                 0x00000784         32      rw      0x00001601    MIO Pin 33 Control
MIO_PIN_34_REG                 0x00000788         32      rw      0x00001601    MIO Pin 34 Control
MIO_PIN_35_REG                 0x0000078C         32      rw      0x00001601    MIO Pin 35 Control
MIO_PIN_36_REG                 0x00000790         32      rw      0x00001601    MIO Pin 36 Control
MIO_PIN_37_REG                 0x00000794         32      rw      0x00001601    MIO Pin 37 Control
MIO_PIN_38_REG                 0x00000798         32      rw      0x00001601    MIO Pin 38 Control
MIO_PIN_39_REG                 0x0000079C         32      rw      0x00001601    MIO Pin 39 Control
MIO_PIN_40_REG                 0x000007A0         32      rw      0x00001601    MIO Pin 40 Control
MIO_PIN_41_REG                 0x000007A4         32      rw      0x00001601    MIO Pin 41 Control
MIO_PIN_42_REG                 0x000007A8         32      rw      0x00001601    MIO Pin 42 Control
MIO_PIN_43_REG                 0x000007AC         32      rw      0x00001601    MIO Pin 43 Control
MIO_PIN_44_REG                 0x000007B0         32      rw      0x00001601    MIO Pin 44 Control
MIO_PIN_45_REG                 0x000007B4         32      rw      0x00001601    MIO Pin 45 Control
MIO_PIN_46_REG                 0x000007B8         32      rw      0x00001601    MIO Pin 46 Control
MIO_PIN_47_REG                 0x000007BC         32      rw      0x00001601    MIO Pin 47 Control
MIO_PIN_48_REG                 0x000007C0         32      rw      0x00001601    MIO Pin 48 Control
MIO_PIN_49_REG                 0x000007C4         32      rw      0x00001601    MIO Pin 49 Control
MIO_PIN_50_REG                 0x000007C8         32      rw      0x00001601    MIO Pin 50 Control
MIO_PIN_51_REG                 0x000007CC         32      rw      0x00001601    MIO Pin 51 Control
MIO_PIN_52_REG                 0x000007D0         32      rw      0x00001601    MIO Pin 52 Control
MIO_PIN_53_REG                 0x000007D4         32      rw      0x00001601    MIO Pin 53 Control
MIO_LOOPBACK_REG               0x00000804         32      rw      0x00000000    Loopback function within MIO
MIO_MST_TRI0_REG               0x0000080C         32      rw      0xFFFFFFFF    MIO pin Tri-state Enables, 31:0
MIO_MST_TRI1_REG               0x00000810         32      rw      0x003FFFFF    MIO pin Tri-state Enables, 53:32
SD0_WP_CD_SEL_REG              0x00000830         32      rw      0x00000000    SDIO 0 WP CD select
SD1_WP_CD_SEL_REG              0x00000834         32      rw      0x00000000    SDIO 1 WP CD select
LVL_SHFTR_EN_REG               0x00000900         32      rw      0x00000000    Level Shifters Enable
OCM_CFG_REG                    0x00000910         32      rw      0x00000000    OCM Address Mapping
Reserved_REG                   0x00000A1C         32      rw      0x00010101    Reserved
GPIOB_CTRL_REG                 0x00000B00         32      rw      0x00000000    PS IO Buffer Control
GPIOB_CFG_CMOS18_REG           0x00000B04         32      rw      0x00000000    MIO GPIOB CMOS 1.8V config
GPIOB_CFG_CMOS25_REG           0x00000B08         32      rw      0x00000000    MIO GPIOB CMOS 2.5V config
GPIOB_CFG_CMOS33_REG           0x00000B0C         32      rw      0x00000000    MIO GPIOB CMOS 3.3V config
GPIOB_CFG_HSTL_REG             0x00000B14         32      rw      0x00000000    MIO GPIOB HSTL config
GPIOB_DRVR_BIAS_CTRL_REG       0x00000B18         32      mixed   0x00000000    MIO GPIOB Driver Bias Control
DDRIOB_ADDR0_REG               0x00000B40         32      rw      0x00000800    DDR IOB Config for A[14:0], CKE and DRST_B
DDRIOB_ADDR1_REG               0x00000B44         32      rw      0x00000800    DDR IOB Config for BA[2:0], ODT, CS_B, WE_B, RAS_B and CAS_B
DDRIOB_DATA0_REG               0x00000B48         32      rw      0x00000800    DDR IOB Config for Data 15:0
DDRIOB_DATA1_REG               0x00000B4C         32      rw      0x00000800    DDR IOB Config for Data 31:16
DDRIOB_DIFF0_REG               0x00000B50         32      rw      0x00000800    DDR IOB Config for DQS 1:0
DDRIOB_DIFF1_REG               0x00000B54         32      rw      0x00000800    DDR IOB Config for DQS 3:2
DDRIOB_CLOCK_REG               0x00000B58         32      rw      0x00000800    DDR IOB Config for Clock Output
DDRIOB_DRIVE_SLEW_ADDR_REG     0x00000B5C         32      rw      0x00000000    Drive and Slew controls for Address and Command pins of the DDR Interface
DDRIOB_DRIVE_SLEW_DATA_REG     0x00000B60         32      rw      0x00000000    Drive and Slew controls for DQ pins of the DDR Interface
DDRIOB_DRIVE_SLEW_DIFF_REG     0x00000B64         32      rw      0x00000000    Drive and Slew controls for DQS pins of the DDR Interface
DDRIOB_DRIVE_SLEW_CLOCK_REG    0x00000B68         32      rw      0x00000000    Drive and Slew controls for Clock pins of the DDR Interface
DDRIOB_DDR_CTRL_REG            0x00000B6C         32      rw      0x00000000    DDR IOB Buffer Control
DDRIOB_DCI_CTRL_REG            0x00000B70         32      rw      0x00000020    DDR IOB DCI Config
DDRIOB_DCI_STATUS_REG          0x00000B74         32      mixed   0x00000000    DDR IO Buffer DCI Status


                   <-----  ------>Register (SLCR) SLCR_SCL*

Name                    SCL_REG
Relative Address        0x00000000
Absolute Address        0xF8000000
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Secure Configuration Lock

        Register SCL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:1      rw     0x0           Reserved. Writes are ignored, read data is zero.
LOCK                    0         rw     0x0           Secure configuration lock for these slcr registers:
                                                       SCL, PSS_RST_CTRL, APU_CTRL, and
                                                       WDT_CLK_SEL.
                                                       Read:
                                                       0: unlocked, Secure writes to secure configuration
                                                       registers are enabled.
                                                       1: locked, all writes to secure configuration
                                                       registers are ignored.
                                                       Write:
                                                       0: noaffect.
                                                       1: lock the secure configuration registers.
                                                       Once the secure registers are locked, they remain
                                                       locked until a power-on reset cycle (PS_POR_B).

                   <-----  ------>Register (SLCR) SLCR_LOCK*

Name                    SLCR_LOCK_REG
Relative Address        0x00000004
Absolute Address        0xF8000004
Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             SLCR Write Protection Lock

        Register SLCR_LOCK_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:16     wo     0x0           Reserved. Writes are ignored, read data is zero.
LOCK_KEY                15:0      wo     0x0           Write the lock key, 0x767B, to write protect the slcr
                                                       registers: all slcr registers, 0xF800_0000 to
                                                       0xF800_0B74, are write protected until the unlock
                                                       key is written to the SLCR_UNLOCK register. A
                                                       read of this register returns zero.

                   <-----  ------>Register (SLCR) SLCR_UNLOCK*

Name                    SLCR_UNLOCK_REG
Relative Address        0x00000008
Absolute Address        0xF8000008

Width                   32 bits
Access Type             wo
Reset Value             0x00000000
Description             SLCR Write Protection Unlock

        Register SLCR_UNLOCK_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:16     wo     0x0           Reserved. Writes are ignored, read data is zero.
UNLOCK_KEY              15:0      wo     0x0           Write the unlock key, 0xDF0D, to enable writes to
                                                       the slcr registers. All slcr registers, 0xF800_0000 to
                                                       0xF800_0B74, are writeable until locked using the
                                                       SLCR_LOCK register. A read of this register
                                                       returns zero.

                   <-----  ------>Register (SLCR) SLCR_LOCKSTA*

Name                    SLCR_LOCKSTA_REG
Relative Address        0x0000000C
Absolute Address        0xF800000C
Width                   32 bits
Access Type             ro
Reset Value             0x00000001
Description             SLCR Write Protection Status

        Register SLCR_LOCKSTA_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:1      ro     0x0           Reserved. Writes are ignored, read data is zero.
LOCK_STATUS             0         ro     0x1           Current state of write protection mode of SLCR:
                                                       0: Registers are writeable. Use the
                                                       slcr.SLCR_LOCK register to lock the slcr registers.
                                                       1: Registers are not writeable.
                                                       Any attempt to write to an slcr register is ignored,
                                                       but reads will return valid register values.
                                                       Use the slcr.SLCR_UNLOCK register to unlock
                                                       the slcr registers.

                   <-----  ------>Register (SLCR) ARM_PLL_CTRL*

Name                    ARM_PLL_CTRL_REG
Relative Address        0x00000100

Absolute Address        0xF8000100
Width                   32 bits
Access Type             rw
Reset Value             0x0001A008
Description             ARM PLL Control

        Register ARM_PLL_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:19     rw     0x0           Reserved. Writes are ignored, read data is zero.
PLL_FDIV                18:12     rw     0x1A          Provide the feedback divisor for the PLL. Note:
                                                       Before changing this value, the PLL must first be
                                                       bypassed and then put into reset mode. Refer to
                                                       the Zynq-7000 TRM, UG585, Clocks chapter for
                                                       CP/RES/CNT values for the PLL.
reserved                11:5      rw     0x0           Reserved. Writes are ignored, read data is zero.
PLL_BYPASS_FORCE        4         rw     0x0           ARM PLL Bypass override control:
                                                       PLL_BYPASS_QUAL = 0:
                                                       0: enabled, not bypassed.
                                                       1: bypassed.
                                                       PLL_BYPASS_QUAL = 1 (QUAL bit default
                                                       value):
                                                       0: PLL mode is set based on pin strap setting.
                                                       1: PLL bypassed regardless of the pin strapping.
PLL_BYPASS_QUAL         3         rw     0x1           Select the source for the ARM PLL Bypass
                                                       Control:
                                                       0: controlled by the PLL_BYPASS_FORCE bit, bit
                                                       4.
                                                       1: controlled by the value of the sampled
                                                       BOOT_MODE pin strapping resistor
                                                       PLL_BYPASS. This can be read using the
                                                       BOOT_MODE[4] bit.
reserved                2         rw     0x0            Reserved. Writes are ignored, read data is zero.
PLL_PWRDWN              1         rw     0x0           PLL Power-down control:
                                                       0: PLL powered up
                                                       1: PLL powered down
PLL_RESET               0         rw     0x0           PLL reset control:
                                                       0: de-assert (PLL operating)
                                                       1: assert (PLL held in reset)

<-----  ------>Register (SLCR) DDR_PLL_CTRL*    
Name                    DDR_PLL_CTRL_REG

Relative Address        0x00000104
Absolute Address        0xF8000104
Width                   32 bits
Access Type             rw
Reset Value             0x0001A008
Description             DDR PLL Control

        Register DDR_PLL_CTRL_REG Details

      Field Name         Bits     Type    Reset Value                        Description
reserved                31:19     rw     0x0            Reserved. Writes are ignored, read data is zero.
PLL_FDIV                18:12     rw     0x1A           Provide the feedback divisor for the PLL. Note:
                                                        Before changing this value, the PLL must first be
                                                        bypassed and then put into reset mode. Refer to
                                                        the Zynq-7000 TRM, UG585, Clocks chapter for
                                                        CP/RES/CNT values for the PLL.
reserved                11:5      rw     0x0            Reserved. Writes are ignored, read data is zero.
PLL_BYPASS_FORCE        4         rw     0x0            DDR PLL Bypass override control:
                                                        PLL_BYPASS_QUAL = 0
                                                        0: enabled, not bypassed.
                                                        1: bypassed.
                                                        PLL_BYPASS_QUAL = 1 (QUAL bit default
                                                        value)
                                                        0: PLL mode is set based on pin strap setting.
                                                        1: PLL bypass is enabled regardless of the pin
                                                        strapping.
PLL_BYPASS_QUAL         3         rw     0x1            Select the source for the DDR PLL Bypass:
                                                        0: controlled by the PLL_BYPASS_FORCE bit.
                                                        1: controlled by the value of the sampled
                                                        BOOT_MODE pin strapping resistor
                                                        PLL_BYPASS. This can be read using the
                                                        slcr.BOOT_MODE[4] bit.
reserved                2         rw     0x0            Reserved. Writes are ignored, read data is zero.
PLL_PWRDWN              1         rw     0x0            PLL Power-down control:
                                                        0: PLL powered up
                                                        1: PLL powered down
PLL_RESET               0         rw     0x0            PLL reset control:
                                                        0: de-assert (PLL operating)
                                                        1: assert (PLL held in reset)

                   <-----  ------>Register (SLCR) IO_PLL_CTRL*

Name                    IO_PLL_CTRL_REG
Relative Address        0x00000108
Absolute Address        0xF8000108
Width                   32 bits
Access Type             rw
Reset Value             0x0001A008
Description             IO PLL Control

        Register IO_PLL_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:19     rw     0x0           Reserved. Writes are ignored, read data is zero.
PLL_FDIV                18:12     rw     0x1A          Provide the feedback divisor for the PLL. Note:
                                                       Before changing this value, the PLL must first be
                                                       bypassed and then put into reset mode. Refer to
                                                       the Zynq-7000 TRM, UG585, Clocks chapter for
                                                       CP/RES/CNT values for programming the PLL.
reserved                11:5      rw     0x0           Reserved. Writes are ignored, read data is zero.
PLL_BYPASS_FORCE        4         rw     0x0            IO PLL Bypass override control:
                                                       PLL_BYPASS_QUAL = 0
                                                       0: enabled, not bypassed.
                                                       1: bypassed.
                                                       PLL_BYPASS_QUAL = 1 (QUAL bit default
                                                       value)
                                                       0: PLL mode is set based on pin strap setting.
                                                       1: PLL bypass is enabled regardless of the pin
                                                       strapping.
PLL_BYPASS_QUAL         3         rw     0x1            Select the source for the IO PLL Bypass:
                                                       0: controlled by the PLL_BYPASS_FORCE bit.
                                                       1: controlled by the value of the sampled
                                                       BOOT_MODE pin strapping resistor
                                                       PLL_BYPASS. This can be read using the
                                                       slcr.BOOT_MODE[4] bit.
reserved                2         rw     0x0           Reserved. Writes are ignored, read data is zero.
PLL_PWRDWN              1         rw     0x0           PLL Power-down control:
                                                       0: PLL powered up
                                                       1: PLL powered down
PLL_RESET               0         rw     0x0           PLL Reset control:
                                                       0: de-assert (PLL operating)
                                                       1: assert (PLL held in reset)

                   <-----  ------>Register (SLCR) PLL_STS*

Name                     PLL_STATUS_REG
Relative Address         0x0000010C
Absolute Address         0xF800010C
Width                    32 bits
Access Type              ro
Reset Value              0x0000003F
Description               PLL Status

        Register PLL_STATUS_REG Details
        Note: Reset condition is actually 0, but will read a 1 by the time this register can be read by software if PLLs
        are enabled by BOOT_MODE.

      Field Name           Bits    Type     Reset Value                        Description
reserved                 31:6      ro      0x0              Reserved. Writes are ignored, read data is zero.
IO_PLL_STABLE             5        ro      0x1              IO PLL clock stable status:
                                                            0: not locked and not in bypass
                                                            1: locked or bypassed
DDR_PLL_STABLE           4         ro      0x1              DDR PLL clock stable status:
                                                            0: not locked and not in bypass
                                                            1: locked or bypassed
ARM_PLL_STABLE           3         ro      0x1              ARM PLL clock stable status:
                                                            0: not locked and not in bypass
                                                            1: locked or bypassed
IO_PLL_LOCK              2         ro      0x1              IO PLL lock status:
                                                            0: not locked, 1: locked
DDR_PLL_LOCK             1         ro      0x1              DDR PLL lock status:
                                                            0: not locked, 1: locked
ARM_PLL_LOCK              0        ro      0x1              ARM PLL lock status:
                                                            0: not locked, 1: locked

                   <-----  ------>Register (SLCR) ARM_PLL_CFG*

Name                     ARM_PLL_CFG_REG
Relative Address          0x00000110
Absolute Address         0xF8000110
Width                    32 bits
Access Type              rw

Reset Value             0x00177EA0
Description             ARM PLL Configuration

        Register ARM_PLL_CFG_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:22     rw     0x0            Reserved. Writes are ignored, read data is zero.
LOCK_CNT                21:12     rw     0x177          Drive the LOCK_CNT[9:0] input of the PLL to set
                                                        the number of clock cycles the PLL needs to have
                                                        clkref and clkfb aligned with a certain window
                                                        before syaing locked.
PLL_CP                  11:8      rw     0xE            Drive the PLL_CP[3:0] input of the PLL to set the
                                                        PLL charge pump control
PLL_RES                 7:4       rw     0xA            Drive the PLL_RES[3:0] input of the PLL to set the
                                                        PLL loop filter resistor control
reserved                3:0       rw     0x0            Reserved. Writes are ignored, read data is zero.

                   <-----  ------>Register (SLCR) DDR_PLL_CFG*

Name                    DDR_PLL_CFG_REG
Relative Address        0x00000114
Absolute Address        0xF8000114
Width                   32 bits
Access Type             rw
Reset Value             0x00177EA0
Description             DDR PLL Configuration

        Register DDR_PLL_CFG_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:22     rw     0x0            Reserved. Writes are ignored, read data is zero.
LOCK_CNT                21:12     rw     0x177          Drive the LOCK_CNT[9:0] input of the PLL to set
                                                        the number of clock cycles the PLL needs to have
                                                        clkref and clkfb aligned with a certain window
                                                        before staying locked.
PLL_CP                  11:8      rw     0xE            Drive the PLL_CP[3:0] input of the PLL to set the
                                                        PLL charge pump control.
PLL_RES                 7:4       rw     0xA            Drive the PLL_RES[3:0] input of the PLL to set the
                                                        PLL loop filter resistor control.
reserved                3:0       rw     0x0            Reserved. Writes are ignored, read data is zero.

                   <-----  ------>Register (SLCR) IO_PLL_CFG*

Name                    IO_PLL_CFG_REG
Relative Address        0x00000118
Absolute Address        0xF8000118
Width                   32 bits
Access Type             rw
Reset Value             0x00177EA0
Description             IO PLL Configuration

        Register IO_PLL_CFG_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:22     rw     0x0            Reserved. Writes are ignored, read data is zero.
LOCK_CNT                21:12     rw     0x177          Drive the LOCK_CNT[9:0] input of the PLL to set
                                                        the number of clock cycles the PLL needs to have
                                                        clkref and clkfb aligned with a certain window
                                                        before staying locked.
PLL_CP                  11:8      rw     0xE            Drive the PLL_CP[3:0] input of the PLL to set the
                                                        PLL charge pump control.
PLL_RES                 7:4       rw     0xA            Drive the PLL_RES[3:0] input of the PLL to set the
                                                        PLL loop filter resistor control.
reserved                3:0       rw     0x0            Reserved. Writes are ignored, read data is zero.

                   <-----  ------>Register (SLCR) ARM_CLK_CTRL*

Name                    ARM_CLK_CTRL_REG
Relative Address        0x00000120
Absolute Address        0xF8000120
Width                   32 bits
Access Type             rw
Reset Value             0x1F000400
Description             CPU Clock Control

        Register ARM_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:29     rw     0x0            Reserved. Writes are ignored, read data is zero.
CPU_PERI_CLKACT         28        rw     0x1             Clock active:
                                                        0: Clock is disabled
                                                        1: Clock is enabled

      Field Name         Bits     Type   Reset Value                        Description
CPU_1XCLKACT            27        rw     0x1            CPU_1x Clock control:
                                                        0: disable, 1: enable
CPU_2XCLKACT            26        rw     0x1            CPU_2x Clock control:
                                                        0: disable, 1: enable
CPU_3OR2XCLKACT         25        rw     0x1            CPU_3x2x Clock control:
                                                        0: disable, 1: enable
CPU_6OR4XCLKACT         24        rw     0x1            CPU_6x4x Clock control:
                                                        0: disable, 1: enable
reserved                23:14     rw     0x0            Reserved. Writes are ignored, read data is zero.
DIVISOR                 13:8      rw     0x4            Frequency divisor for the CPU clock source.
                                                        (When PLL is being used, 1&3 are illegal values)
reserved                7:6       rw     0x0            Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x0            Select the source used to generate the CPU clock:
                                                        0x: ARM PLL
                                                        10: DDR PLL
                                                        11: IO PLL
                                                        This field is reset by POR only.
reserved                3:0       rw     0x0            Reserved. Writes are ignored, read data is zero.

                   <-----  ------>Register (SLCR) DDR_CLK_CTRL*

Name                    DDR_CLK_CTRL_REG
Relative Address        0x00000124
Absolute Address        0xF8000124
Width                   32 bits
Access Type             rw
Reset Value             0x18400003
Description             DDR Clock Control

        Register DDR_CLK_CTRL_REG Details
        Note: the DDR_3x and DDR_2x clocks are asynchronous to each other and without a fixed frequency ratio.
        The frequency of each DDR clock is independently programed. Generally, the DDR_3x clock runs faster
        than the DDR2x clock.

      Field Name         Bits     Type   Reset Value                        Description
DDR_2XCLK_DIVISO        31:26     rw     0x6            Frequency divisor for the ddr_2x clock
R
DDR_3XCLK_DIVISO        25:20     rw     0x4            Frequency divisor for the ddr_3x clock. (Only
R                                                       even divisors are allowed)

      Field Name         Bits     Type      Reset Value                       Description
reserved                19:2      rw     0x0              Reserved. Writes are ignored, read data is zero.
DDR_2XCLKACT            1         rw     0x1              DDR_2x Clock control:
                                                          0: disable, 1: enable
DDR_3XCLKACT            0         rw     0x1              DDR_3x Clock control:
                                                          0: disable, 1: enable

                   <-----  ------>Register (SLCR) DCI_CLK_CTRL*

Name                    DCI_CLK_CTRL_REG
Relative Address        0x00000128
Absolute Address        0xF8000128
Width                   32 bits
Access Type             rw
Reset Value             0x01E03201
Description             DCI clock control

        Register DCI_CLK_CTRL_REG Details

      Field Name         Bits     Type      Reset Value                       Description
reserved                31:26     rw     0x0              Reserved. Writes are ignored, read data is zero.
DIVISOR1                25:20     rw     0x1E             Provides the divisor used to divide the source
                                                          clock to generate the required generated clock
                                                          frequency. Second cascade divider
reserved                19:14     rw     0x0              Reserved. Writes are ignored, read data is zero.
DIVISOR0                13:8      rw     0x32             Provides the divisor used to divide the source
                                                          clock to generate the required generated clock
                                                          frequency.
reserved                7:1       rw     0x0              Reserved. Writes are ignored, read data is zero.
CLKACT                  0         rw     0x1              DCI clock control
                                                          0: Disable
                                                          1: Enable

                   <-----  ------>Register (SLCR) APER_CLK_CTRL*

Name                    APER_CLK_CTRL_REG
Relative Address        0x0000012C
Absolute Address        0xF800012C
Width                   32 bits

Access Type              rw
Reset Value              0x01FFCCCD
Description              AMBA Peripheral Clock Control

        Register APER_CLK_CTRL_REG Details
        Please note that these clocks must be enabled if you want to read from the peripheral register space.

      Field Name          Bits   Type     Reset Value                         Description
reserved                 31:25   rw      0x0              Reserved. Writes are ignored, read data is zero.
SMC_CPU_1XCLKAC          24      rw      0x1              SMC AMBA Clock control
T                                                         0: disable, 1: enable
QSPI_CPU_1XCLKA          23      rw      0x1              Quad SPI AMBA Clock control
CT                                                        0: disable, 1: enable
GPIO_CPU_1XCLKAC         22      rw      0x1              GPIO AMBA Clock control
T                                                         0: disable, 1: enable
UART1_CPU_1XCLKA 21              rw      0x1              UART 1 AMBA Clock control
CT                                                        0: disable, 1: enable
UART0_CPU_1XCLKA 20              rw      0x1              UART 0 AMBA Clock control
CT                                                        0: disable, 1: enable
I2C1_CPU_1XCLKAC         19      rw      0x1              I2C 1 AMBA Clock control
T                                                         0: disable, 1: enable
I2C0_CPU_1XCLKAC         18      rw      0x1              I2C 0 AMBA Clock control
T                                                         0: disable, 1: enable
CAN1_CPU_1XCLKA          17      rw      0x1              CAN 1 AMBA Clock control
CT                                                        0: disable, 1: enable
CAN0_CPU_1XCLKA          16      rw      0x1              CAN 0 AMBA Clock control
CT                                                        0: disable, 1: enable
SPI1_CPU_1XCLKACT        15      rw      0x1              SPI 1 AMBA Clock control
                                                          0: disable, 1: enable
SPI0_CPU_1XCLKACT        14      rw      0x1              SPI 0 AMBA Clock control
                                                          0: disable, 1: enable
reserved                 13      rw      0x0              Reserved. Writes are ignored, read data is zero.
reserved                 12      rw      0x0              Reserved. Writes are ignored, read data is zero.
SDI1_CPU_1XCLKAC         11      rw      0x1              SDIO controller 1 AMBA Clock control
T                                                         0: disable, 1: enable
SDI0_CPU_1XCLKAC         10      rw      0x1              SDIO controller 0 AMBA Clock
T                                                         0: disable,
                                                          1: enable
reserved                 9       rw      0x0              Reserved. Writes are ignored, read data is zero.

      Field Name         Bits     Type   Reset Value                       Description
reserved                8         rw     0x0           Reserved. Writes are ignored, read data is zero.
GEM1_CPU_1XCLKA         7         rw     0x1           Gigabit Ethernet 1 AMBA Clock control
CT                                                     0: disable, 1: enable
GEM0_CPU_1XCLKA         6         rw     0x1           Gigabit Ethernet 0 AMBA Clock control
CT                                                     0: disable, 1: enable
reserved                5         rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                4         rw     0x0           Reserved. Writes are ignored, read data is zero.
USB1_CPU_1XCLKAC        3         rw     0x1           USB controller 1 AMBA Clock control
T                                                      0: disable, 1: enable
USB0_CPU_1XCLKAC        2         rw     0x1           USB controller 0 AMBA Clock control
T                                                      0: disable, 1: enable
reserved                1         rw     0x0           Reserved. Writes are ignored, read data is zero.
DMA_CPU_2XCLKAC         0         rw     0x1           DMA controller AMBA Clock control
T                                                      0: disable, 1: enable

                   <-----  ------>Register (SLCR) USB0_CLK_CTRL*

Name                    USB0_CLK_CTRL_REG
Relative Address        0x00000130
Absolute Address        0xF8000130
Width                   32 bits
Access Type             rw
Reset Value             0x00101941
Description             USB 0 ULPI Clock Control

        Register USB0_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:26     rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                25:20     rw     0x1           Reserved. Do not modify.
reserved                19:14     rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                13:8      rw     0x19          Reserved. Do not modify.
reserved                7         rw     0x0           Reserved. Writes are ignored, read data is zero.
SRCSEL                  6:4       rw     0x4           Select the source to generate USB controller 0
                                                       ULPI clock:
                                                       1xx: USB 0 MIO ULPI clock (top level MIO ULPI
                                                       clock is an input)

      Field Name         Bits     Type   Reset Value                       Description
reserved                3:1       rw     0x0             Reserved. Writes are ignored, read data is zero.
reserved                0         rw     0x1             Reserved. Do not modify.

                   <-----  ------>Register (SLCR) USB1_CLK_CTRL*

Name                    USB1_CLK_CTRL_REG
Relative Address        0x00000134
Absolute Address        0xF8000134
Width                   32 bits
Access Type             rw
Reset Value             0x00101941
Description             USB 1 ULPI Clock Control

        Register USB1_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:26     rw     0x0             Reserved. Writes are ignored, read data is zero.
reserved                25:20     rw     0x1             Reserved. Do not modify.
reserved                19:14     rw     0x0             Reserved. Writes are ignored, read data is zero.
reserved                13:8      rw     0x19            Reserved. Do not modify.
reserved                7         rw     0x0             Reserved. Writes are ignored, read data is zero.
SRCSEL                  6:4       rw     0x4             Select the source to generate USB controller 1
                                                         ULPI clock:
                                                         1xx: USB 1 MIO ULPI clock (top level MIO ULPI
                                                         clock is an input)
reserved                3:1       rw     0x0             Reserved. Writes are ignored, read data is zero.
reserved                0         rw     0x1             Reserved. Do not modify.

                   <-----  ------>Register (SLCR) GEM0_RCLK_CTRL*

Name                    GEM0_RCLK_CTRL_REG
Relative Address        0x00000138
Absolute Address        0xF8000138
Width                   32 bits
Access Type             rw
Reset Value             0x00000001
Description             GigE 0 Rx Clock and Rx Signals Select

        Register GEM0_RCLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                         Description
reserved                31:5      rw     0x0             Reserved. Writes are ignored, read data is zero.
SRCSEL                  4         rw     0x0             Select the source of the Rx clock, control and data
                                                         signals:
                                                         0: MIO
                                                         1: EMIO
reserved                3:1       rw     0x0             Reserved. Writes are ignored, read data is zero.
CLKACT                  0         rw     0x1             Ethernet Controler 0 Rx Clock control
                                                         0: disable, 1: enable

                   <-----  ------>Register (SLCR) GEM1_RCLK_CTRL*

Name                    GEM1_RCLK_CTRL_REG
Relative Address        0x0000013C
Absolute Address        0xF800013C
Width                   32 bits
Access Type             rw
Reset Value             0x00000001
Description             GigE 1 Rx Clock and Rx Signals Select

        Register GEM1_RCLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                         Description
reserved                31:5      rw     0x0             Reserved. Writes are ignored, read data is zero.
SRCSEL                  4         rw     0x0             Select the source of the Rx clock, control and data
                                                         signals:
                                                         0: MIO
                                                         1: EMIO
reserved                3:1       rw     0x0             Reserved. Writes are ignored, read data is zero.
CLKACT                  0         rw     0x1             Ethernet Controller 1 Rx Clock control
                                                         0: disable, 1: enable

                   <-----  ------>Register (SLCR) GEM0_CLK_CTRL*

Name                    GEM0_CLK_CTRL_REG
Relative Address        0x00000140
Absolute Address        0xF8000140
Width                   32 bits

Access Type             rw
Reset Value             0x00003C01
Description             GigE 0 Ref Clock Control

        Register GEM0_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                          Description
reserved                31:26     rw     0x0              Reserved. Writes are ignored, read data is zero.
DIVISOR1                25:20     rw     0x0              Second divisor for Ethernet controller 0 source
                                                          clock.
reserved                19:14     rw     0x0              Reserved. Writes are ignored, read data is zero.
DIVISOR                 13:8      rw     0x3C             First divisor for Ethernet controller 0 source clock.
reserved                7         rw     0x0              Reserved. Writes are ignored, read data is zero.
SRCSEL                  6:4       rw     0x0              Selects the source to generate the reference clock
                                                          00x: IO PLL.
                                                          010: ARM PLL.
                                                          011: DDR PLL
                                                          1xx: Ethernet controller 0 EMIO clock
reserved                3:1       rw     0x0              Reserved. Writes are ignored, read data is zero.
CLKACT                  0         rw     0x1              Ethernet Controller 0 Reference Clock control
                                                          0: disable, 1: enable

                   <-----  ------>Register (SLCR) GEM1_CLK_CTRL*

Name                    GEM1_CLK_CTRL_REG
Relative Address        0x00000144
Absolute Address        0xF8000144
Width                   32 bits
Access Type             rw
Reset Value             0x00003C01
Description             GigE 1 Ref Clock Control

        Register GEM1_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                          Description
reserved                31:26     rw     0x0              Reserved. Writes are ignored, read data is zero.
DIVISOR1                25:20     rw     0x0              Second divisor for Ethernet controller 1 source
                                                          clock.
reserved                19:14     rw     0x0              Reserved. Writes are ignored, read data is zero.

      Field Name         Bits     Type   Reset Value                       Description
DIVISOR                 13:8      rw     0x3C          First divisor for Ethernet controller 1 source clock.
reserved                7         rw     0x0           Reserved. Writes are ignored, read data is zero.
SRCSEL                  6:4       rw     0x0           Selects the source to generate the reference clock
                                                       00x: IO PLL.
                                                       010: ARM PLL.
                                                       011: DDR PLL
                                                       1xx: Ethernet controller 1 EMIO clock
reserved                3:1       rw     0x0           Reserved. Writes are ignored, read data is zero.
CLKACT                  0         rw     0x1           Ethernet Controller 1 Reference Clock control
                                                       0: disable, 1: enable

                   <-----  ------>Register (SLCR) SMC_CLK_CTRL*

Name                    SMC_CLK_CTRL_REG
Relative Address        0x00000148
Absolute Address        0xF8000148
Width                   32 bits
Access Type             rw
Reset Value             0x00003C21
Description             SMC Ref Clock Control

        Register SMC_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:14     rw     0x0           Reserved. Writes are ignored, read data is zero.
DIVISOR                 13:8      rw     0x3C          Divisor for SMC source clock.
reserved                7:6       rw     0x0           Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x2           Select clock source generate SMC clock:
                                                       0x: IO PLL, 10: ARM PLL, 11: DDR PLL
reserved                3:1       rw     0x0           Reserved. Writes are ignored, read data is zero.
CLKACT                  0         rw     0x1           SMC Reference Clock control
                                                       0: disable, 1: enable

                   <-----  ------>Register (SLCR) QSPI_CLK_CTRL*

Name                    QSPI_CLK_CTRL_REG
Relative Address        0x0000014C

Absolute Address        0xF800014C
Width                   32 bits
Access Type             rw
Reset Value             0x00002821
Description             Quad SPI Ref Clock Control

        Register QSPI_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:14     rw     0x0            Reserved. Writes are ignored, read data is zero.
DIVISOR                 13:8      rw     0x28           Divisor for Quad SPI Controller source clock.
reserved                7:6       rw     0x0            Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x2            Select clock source generate Quad SPI clock:
                                                        0x: IO PLL, 10: ARM PLL, 11: DDR PLL
reserved                3:1       rw     0x0            Reserved. Writes are ignored, read data is zero.
CLKACT                  0         rw     0x1            Quad SPI Controller Reference Clock control
                                                        0: disable, 1: enable

                   <-----  ------>Register (SLCR) SDIO_CLK_CTRL*

Name                    SDIO_CLK_CTRL_REG
Relative Address        0x00000150
Absolute Address        0xF8000150
Width                   32 bits
Access Type             rw
Reset Value             0x00001E03
Description             SDIO Ref Clock Control

        Register SDIO_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:14     rw     0x0            Reserved. Writes are ignored, read data is zero.
DIVISOR                 13:8      rw     0x1E           Provides the divisor used to divide the source
                                                        clock to generate the required generated clock
                                                        frequency.
reserved                7:6       rw     0x0            Reserved. Writes are ignored, read data is zero.

      Field Name         Bits     Type   Reset Value                         Description
SRCSEL                  5:4       rw     0x0            Select the source used to generate the clock.
                                                        0x: Source for generated clock is IO PLL.
                                                        10: Source for generated clock is ARM PLL.
                                                        11: Source for generated clock is DDR PLL.
reserved                3:2       rw     0x0            Reserved. Writes are ignored, read data is zero.
CLKACT1                 1         rw     0x1            SDIO Controller 1 Clock control.
                                                        0: disable, 1: enable
CLKACT0                 0         rw     0x1            SDIO Controller 0 Clock control.
                                                        0: disable, 1: enable

                   <-----  ------>Register (SLCR) UART_CLK_CTRL*

Name                    UART_CLK_CTRL_REG
Relative Address        0x00000154
Absolute Address        0xF8000154
Width                   32 bits
Access Type             rw
Reset Value             0x00003F03
Description             UART Ref Clock Control

        Register UART_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                         Description
reserved                31:14     rw     0x0            Reserved. Writes are ignored, read data is zero.
DIVISOR                 13:8      rw     0x3F           Divisor for UART Controller source clock.
reserved                7:6       rw     0x0            Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x0            Selects the PLL source
                                                        to generate the clock.
                                                        0x: IO PLL
                                                        10: ARM PLL
                                                        11: DDR PLL
reserved                3:2       rw     0x0            Reserved. Writes are ignored, read data is zero.
CLKACT1                 1         rw     0x1            UART 1 reference clock active:
                                                        0: Clock is disabled
                                                        1: Clock is enabled
CLKACT0                 0         rw     0x1            UART 0 Reference clock control.
                                                        0: disable, 1: enable

                   <-----  ------>Register (SLCR) SPI_CLK_CTRL*

Name                    SPI_CLK_CTRL_REG
Relative Address        0x00000158
Absolute Address        0xF8000158
Width                   32 bits
Access Type             rw
Reset Value             0x00003F03
Description             SPI Ref Clock Control

        Register SPI_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           Reserved. Writes are ignored, read data is zero.
DIVISOR                 13:8      rw     0x3F          Provides the divisor used to divide the source
                                                       clock to generate the required generated clock
                                                       frequency.
reserved                7:6       rw     0x0           Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x0           Select the source used to generate the clock:
                                                       0x: Source for generated clock is IO PLL.
                                                       10: Source for generated clock is ARM PLL.
                                                       11: Source for generated clock is DDR PLL.
reserved                3:2       rw     0x0           Reserved. Writes are ignored, read data is zero.
CLKACT1                 1         rw     0x1           SPI 1 reference clock active:
                                                       0: Clock is disabled
                                                       1: Clock is enabled
CLKACT0                 0         rw     0x1           SPI 0 reference clock active:
                                                       0: Clock is disabled
                                                       1: Clock is enabled

                   <-----  ------>Register (SLCR) CAN_CLK_CTRL*

Name                    CAN_CLK_CTRL_REG
Relative Address        0x0000015C
Absolute Address        0xF800015C
Width                   32 bits
Access Type             rw
Reset Value             0x00501903
Description             CAN Ref Clock Control

        Register CAN_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:26     rw     0x0           Reserved. Writes are ignored, read data is zero.
DIVISOR1                25:20     rw     0x5           Provides the divisor used to divide the source
                                                       clock to generate the required generated clock
                                                       frequency. Second cascade divider.
reserved                19:14     rw     0x0           Reserved. Writes are ignored, read data is zero.
DIVISOR0                13:8      rw     0x19          Provides the divisor used to divide the source
                                                       clock to generate the required generated clock
                                                       frequency. First cascade divider
reserved                7:6       rw     0x0           Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x0           Select the source used to generate the clock:
                                                       0x: Source for generated clock is IO PLL.
                                                       10: Source for generated clock is ARM PLL.
                                                       11: Source for generated clock is DDR PLL.
reserved                3:2       rw     0x0           Reserved. Writes are ignored, read data is zero.
CLKACT1                 1         rw     0x1           CAN 1 Reference Clock active:
                                                       0: Clock is disabled
                                                       1: Clock is enabled
CLKACT0                 0         rw     0x1           CAN 0 Reference Clock active:
                                                       0: Clock is disabled
                                                       1: Clock is enabled

                   <-----  ------>Register (SLCR) CAN_MIOCLK_CTRL*

Name                    CAN_MIOCLK_CTRL_REG
Relative Address        0x00000160
Absolute Address        0xF8000160
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             CAN MIO Clock Control

        Register CAN_MIOCLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:23     rw     0x0           Reserved. Writes are ignored, read data is zero.
CAN1_REF_SEL            22        rw     0x0           CAN 1 Reference Clock selection:
                                                       0: From internal PLL.
                                                       1: From MIO based on the next field

      Field Name         Bits     Type   Reset Value                      Description
CAN1_MUX                21:16     rw     0x0           CAN 1 mux selection for MIO. Setting this to zero
                                                       will select MIO[0] as the clock source.
                                                       Only values 0-53 are valid.
reserved                15:7      rw     0x0           Reserved. Writes are ignored, read data is zero.
CAN0_REF_SEL            6         rw     0x0           CAN 0 Reference Clock selection:
                                                       0: From internal PLL
                                                       1: From MIO based on the next field
CAN0_MUX                5:0       rw     0x0           CAN 0 mux selection for MIO.
                                                       Setting this to zero will select MIO[0] as the clock
                                                       source.
                                                       Only values 0-53 are valid.

                   <-----  ------>Register (SLCR) DBG_CLK_CTRL*

Name                    DBG_CLK_CTRL_REG
Relative Address        0x00000164
Absolute Address        0xF8000164
Width                   32 bits
Access Type             rw
Reset Value             0x00000F03
Description             SoC Debug Clock Control

        Register DBG_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           Reserved. Writes are ignored, read data is zero.
DIVISOR                 13:8      rw     0xF           Provides the divisor used to divide the source
                                                       clock to generate the required generated debug
                                                       trace clock frequency.
reserved                7         rw     0x0           Reserved. Writes are ignored, read data is zero.
SRCSEL                  6:4       rw     0x0           Select the source used to generate the clock:
                                                       1xx: Source for generated clock EMIO trace clock
                                                       00x: Source for generated clock is IO PLL
                                                       010: Source for generated clock is ARM PLL
                                                       011: Source for generated clock is DDR PLL
reserved                3:2       rw     0x0           Reserved. Writes are ignored, read data is zero.

      Field Name         Bits     Type   Reset Value                      Description
CPU_1XCLKACT            1         rw     0x1           Debug
                                                       CPU 1x Clock active. 0 - Clocks are disabled. 1 -
                                                       Clocks are enabled
CLKACT_TRC              0         rw     0x1           Debug Trace Clock active:
                                                       0: Clock is disabled
                                                       1: Clock is enabled

                   <-----  ------>Register (SLCR) PCAP_CLK_CTRL*

Name                    PCAP_CLK_CTRL_REG
Relative Address        0x00000168
Absolute Address        0xF8000168
Width                   32 bits
Access Type             rw
Reset Value             0x00000F01
Description             PCAP Clock Control

        Register PCAP_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           Reserved. Writes are ignored, read data is zero.
DIVISOR                 13:8      rw     0xF           Provides the divisor used to divide the source
                                                       clock to generate the required generated clock
                                                       frequency.
reserved                7:6       rw     0x0           Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x0           Select the source used to generate the clock:
                                                       0x: Source for generated clock is IO PLL.
                                                       10: Source for generated clock is ARM PLL.
                                                       11: Source for generated clock is DDR PLL.
reserved                3:1       rw     0x0           Reserved. Writes are ignored, read data is zero.
CLKACT                  0         rw     0x1           Clock active:
                                                       0: Clock is disabled
                                                       1: Clock is enabled

                   <-----  ------>Register (SLCR) TOPSW_CLK_CTRL*

Name                    TOPSW_CLK_CTRL_REG
Relative Address        0x0000016C
Absolute Address        0xF800016C

Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Central Interconnect Clock Control

        Register TOPSW_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:1      rw     0x0             Reserved. Writes are ignored, read data is zero.
CLK_DIS                 0         rw     0x0             Clock disable control:
                                                         0: Clock is not disabled
                                                         1: Clock can be disabled

                   <-----  ------>Register (SLCR) FPGA0_CLK_CTRL*

Name                    FPGA0_CLK_CTRL_REG
Relative Address        0x00000170
Absolute Address        0xF8000170
Width                   32 bits
Access Type             rw
Reset Value             0x00101800
Description             PL Clock 0 Output control

        Register FPGA0_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:26     rw     0x0             Reserved. Writes are ignored, read data is zero.
DIVISOR1                25:20     rw     0x1             Provides the divisor used to divide the source
                                                         clock to generate the required generated clock
                                                         frequency. Second cascade divide
reserved                19:14     rw     0x0             Reserved. Writes are ignored, read data is zero.
DIVISOR0                13:8      rw     0x18            Provides the divisor used to divide the source
                                                         clock to generate the required generated clock
                                                         frequency. First cascade divider.
reserved                7:6       rw     0x0             Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x0             Select the source used to generate the clock:
                                                         0x: Source for generated clock is IO PLL.
                                                         10: Source for generated clock is ARM PLL.
                                                         11: Source for generated clock is DDR PLL.
reserved                3:0       rw     0x0             Reserved. Writes are ignored, read data is zero.

                   <-----  ------>Register (SLCR) FPGA0_THR_CTRL*

Name                    FPGA0_THR_CTRL_REG
Relative Address        0x00000174
Absolute Address        0xF8000174
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             PL Clock 0 Throttle control

        Register FPGA0_THR_CTRL_REG Details

      Field Name         Bits     Type    Reset Value                          Description
reserved                31:4      rw     0x0                Reserved. Writes are ignored, read data is zero.
reserved                3         rw     0x0                Must be set to 1'b0 to use this feature
reserved                2         rw     0x0                Must be set to 1'b1 to use this feature
CNT_RST                 1         rw     0x0                Reset clock throttle counter when in halt state:
                                                            0: No effect
                                                            1: Causes counter to be reset once HALT state is
                                                            entered
CPU_START               0         rw     0x0                Start or restart count on detection of 0 to 1
                                                            transition in the value of this bit. A read will
                                                            return the written value. (Reminder that bits 2&3
                                                            must be programmed according to description.)
                                                            0: No effect
                                                            1: Start count or restart count if previous value
                                                            was 0

                   <-----  ------>Register (SLCR) FPGA0_THR_CNT*

Name                    FPGA0_THR_CNT_REG
Relative Address        0x00000178
Absolute Address        0xF8000178
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             PL Clock 0 Throttle Count control

        Register FPGA0_THR_CNT_REG Details

      Field Name         Bits     Type    Reset Value                       Description
reserved                31:20     rw     0x0              Reserved. Writes are ignored, read data is zero.
reserved                19:16     rw     0x0              Reserved. Do not modify.
LAST_CNT                15:0      rw     0x0              Last count value. Specifies the total number of
                                                          clocks output in debug mode by the clock throttle
                                                          logic.

                   <-----  ------>Register (SLCR) FPGA0_THR_STA*

Name                    FPGA0_THR_STA_REG
Relative Address        0x0000017C
Absolute Address        0xF800017C
Width                   32 bits
Access Type             ro
Reset Value             0x00010000
Description             PL Clock 0 Throttle Status read

        Register FPGA0_THR_STA_REG Details

      Field Name         Bits     Type    Reset Value                       Description
reserved                31:17     ro     0x0              Reserved. Writes are ignored, read data is zero.
RUNNING                 16        ro     0x1              Current running status of FPGA clock output:
                                                          0: Clock is stopped or in normal mode (OK to
                                                          change configuration).
                                                          1: Clock is running in debug mode (Keep
                                                          configuration static).
CURR_VAL                15:0      ro     0x0              Current clock throttle counter value, which
                                                          indicates the number of clock pulses output so far
                                                          (only accurate when halted).

                   <-----  ------>Register (SLCR) FPGA1_CLK_CTRL*

Name                    FPGA1_CLK_CTRL_REG
Relative Address        0x00000180
Absolute Address        0xF8000180
Width                   32 bits
Access Type             rw
Reset Value             0x00101800

Description             PL Clock 1 Output control

        Register FPGA1_CLK_CTRL_REG Details

      Field Name         Bits     Type    Reset Value                      Description
reserved                31:26     rw     0x0            Reserved. Writes are ignored, read data is zero.
DIVISOR1                25:20     rw     0x1            Provides the divisor used to divide the source
                                                        clock to generate the required generated clock
                                                        frequency. Second cascade divide
reserved                19:14     rw     0x0            Reserved. Writes are ignored, read data is zero.
DIVISOR0                13:8      rw     0x18           Provides the divisor used to divide the source
                                                        clock to generate the required generated clock
                                                        frequency. First cascade divider.
reserved                7:6       rw     0x0            Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x0            Select the source used to generate the clock:
                                                        0x: Source for generated clock is IO PLL.
                                                        10: Source for generated clock is ARM PLL.
                                                        11: Source for generated clock is DDR PLL.
reserved                3:0       rw     0x0            Reserved. Writes are ignored, read data is zero.

                   <-----  ------>Register (SLCR) FPGA1_THR_CTRL*

Name                    FPGA1_THR_CTRL_REG
Relative Address        0x00000184
Absolute Address        0xF8000184
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             PL Clock 1 Throttle control

        Register FPGA1_THR_CTRL_REG Details

      Field Name         Bits     Type    Reset Value                      Description
reserved                31:4      rw     0x0            Reserved. Writes are ignored, read data is zero.
reserved                3         rw     0x0            Must be set to 1'b0 to use this feature
reserved                2         rw     0x0            Must be set to 1'b1 to use this feature

      Field Name         Bits     Type   Reset Value                       Description
CNT_RST                 1         rw     0x0            Reset clock throttle counter when in halt state:
                                                        0: No effect
                                                        1: Causes counter to be reset once HALT state is
                                                        entered
CPU_START               0         rw     0x0            Start or restart count on detection of 0 to 1
                                                        transition in the value of this bit. A read will
                                                        return the written value. (Reminder that bits 2&3
                                                        must be programmed according to description.)
                                                        0: No effect
                                                        1: Start count or restart count if previous value
                                                        was 0

                   <-----  ------>Register (SLCR) FPGA1_THR_CNT*

Name                    FPGA1_THR_CNT_REG
Relative Address        0x00000188
Absolute Address        0xF8000188
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             PL Clock 1 Throttle Count

        Register FPGA1_THR_CNT_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:20     rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                19:16     rw     0x0           Reserved. Do not modify.
LAST_CNT                15:0      rw     0x0           Last count value. Specifies the total number of
                                                       clocks output in debug mode by the clock throttle
                                                       logic.

                   <-----  ------>Register (SLCR) FPGA1_THR_STA*

Name                    FPGA1_THR_STA_REG
Relative Address        0x0000018C
Absolute Address        0xF800018C
Width                   32 bits
Access Type             ro
Reset Value             0x00010000

Description             PL Clock 1 Throttle Status control

        Register FPGA1_THR_STA_REG Details

      Field Name         Bits     Type    Reset Value                           Description
reserved                31:17     ro     0x0                 Reserved. Writes are ignored, read data is zero.
RUNNING                 16        ro     0x1                 Current running status of FPGA clock output:
                                                             0: Clock is stopped or in normal mode (OK to
                                                             change configuration).
                                                             1: Clock is running in debug mode (Keep
                                                             configuration static).
CURR_VAL                15:0      ro     0x0                 Current clock throttle counter value, which
                                                             indicates the number of clock pulses output so far
                                                             (only accurate when halted).

                   <-----  ------>Register (SLCR) FPGA2_CLK_CTRL*

Name                    FPGA2_CLK_CTRL_REG
Relative Address        0x00000190
Absolute Address        0xF8000190
Width                   32 bits
Access Type             rw
Reset Value             0x00101800
Description             PL Clock 2 output control

        Register FPGA2_CLK_CTRL_REG Details

      Field Name         Bits     Type    Reset Value                           Description
reserved                31:26     rw     0x0                 Reserved. Writes are ignored, read data is zero.
DIVISOR1                25:20     rw     0x1                 Provides the divisor used to divide the source
                                                             clock to generate the required generated clock
                                                             frequency. Second cascade divide
reserved                19:14     rw     0x0                 Reserved. Writes are ignored, read data is zero.
DIVISOR0                13:8      rw     0x18                Provides the divisor used to divide the source
                                                             clock to generate the required generated clock
                                                             frequency. First cascade divider.
reserved                7:6       rw     0x0                 Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x0                 Select the source used to generate the clock:
                                                             0x: Source for generated clock is IO PLL.
                                                             10: Source for generated clock is ARM PLL.
                                                             11: Source for generated clock is DDR PLL.
reserved                3:0       rw     0x0                 Reserved. Writes are ignored, read data is zero.

                   <-----  ------>Register (SLCR) FPGA2_THR_CTRL*

Name                    FPGA2_THR_CTRL_REG
Relative Address        0x00000194
Absolute Address        0xF8000194
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             PL Clock 2 Throttle Control

        Register FPGA2_THR_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:4      rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                3         rw     0x0           Must be set to 1'b0 to use this feature
reserved                2         rw     0x0           Must be set to 1'b1 to use this feature
CNT_RST                 1         rw     0x0           Reset clock throttle counter when in halt state:
                                                       0: No effect
                                                       1: Causes counter to be reset once HALT state is
                                                       entered
CPU_START               0         rw     0x0           Start or restart count on detection of 0 to 1
                                                       transition in the value of this bit. A read will
                                                       return the written value. (Reminder that bits 2&3
                                                       must be programmed according to description.)
                                                       0: No effect
                                                       1: Start count or restart count if previous value
                                                       was 0

                   <-----  ------>Register (SLCR) FPGA2_THR_CNT*

Name                    FPGA2_THR_CNT_REG
Relative Address        0x00000198
Absolute Address        0xF8000198
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             PL Clock 2 Throttle Count

        Register FPGA2_THR_CNT_REG Details

      Field Name         Bits     Type    Reset Value                     Description
reserved                31:20     rw     0x0            Reserved. Writes are ignored, read data is zero.
reserved                19:16     rw     0x0            Reserved. Do not modify.
LAST_CNT                15:0      rw     0x0            Last count value. Specifies the total number of
                                                        clocks output in debug mode by the clock throttle
                                                        logic.

                   <-----  ------>Register (SLCR) FPGA2_THR_STA*

Name                    FPGA2_THR_STA_REG
Relative Address        0x0000019C
Absolute Address        0xF800019C
Width                   32 bits
Access Type             ro
Reset Value             0x00010000
Description             PL Clock 2 Throttle Status

        Register FPGA2_THR_STA_REG Details

      Field Name         Bits     Type    Reset Value                     Description
reserved                31:17     ro     0x0            Reserved. Writes are ignored, read data is zero.
RUNNING                 16        ro     0x1            Current running status of FPGA clock output:
                                                        0: Clock is stopped or in normal mode (OK to
                                                        change configuration).
                                                        1: Clock is running in debug mode (Keep
                                                        configuration static).
CURR_VAL                15:0      ro     0x0            Current clock throttle counter value, which
                                                        indicates the number of clock pulses output so far
                                                        (only accurate when halted).

                   <-----  ------>Register (SLCR) FPGA3_CLK_CTRL*

Name                    FPGA3_CLK_CTRL_REG
Relative Address        0x000001A0
Absolute Address        0xF80001A0
Width                   32 bits
Access Type             rw
Reset Value             0x00101800

Description             PL Clock 3 output control

        Register FPGA3_CLK_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:26     rw     0x0           Reserved. Writes are ignored, read data is zero.
DIVISOR1                25:20     rw     0x1           Provides the divisor used to divide the source
                                                       clock to generate the required generated clock
                                                       frequency. Second cascade divide
reserved                19:14     rw     0x0           Reserved. Writes are ignored, read data is zero.
DIVISOR0                13:8      rw     0x18          Provides the divisor used to divide the source
                                                       clock to generate the required generated clock
                                                       frequency. First cascade divider.
reserved                7:6       rw     0x0           Reserved. Writes are ignored, read data is zero.
SRCSEL                  5:4       rw     0x0           Select the source used to generate the clock:
                                                       0x: Source for generated clock is IO PLL.
                                                       10: Source for generated clock is ARM PLL.
                                                       11: Source for generated clock is DDR PLL.
reserved                3:0       rw     0x0           Reserved. Writes are ignored, read data is zero.

                   <-----  ------>Register (SLCR) FPGA3_THR_CTRL*

Name                    FPGA3_THR_CTRL_REG
Relative Address        0x000001A4
Absolute Address        0xF80001A4
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             PL Clock 3 Throttle Control

        Register FPGA3_THR_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:4      rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                3         rw     0x0           Must be set to 1'b0 to use this feature
reserved                2         rw     0x0           Must be set to 1'b1 to use this feature

      Field Name         Bits     Type   Reset Value                       Description
CNT_RST                 1         rw     0x0            Reset clock throttle counter when in halt state:
                                                        0: No effect
                                                        1: Causes counter to be reset once HALT state is
                                                        entered
CPU_START               0         rw     0x0            Start or restart count on detection of 0 to 1
                                                        transition in the value of this bit. A read will
                                                        return the written value. (Reminder that bits 2&3
                                                        must be programmed according to description.)
                                                        0: No effect
                                                        1: Start count or restart count if previous value
                                                        was 0

                   <-----  ------>Register (SLCR) FPGA3_THR_CNT*

Name                    FPGA3_THR_CNT_REG
Relative Address        0x000001A8
Absolute Address        0xF80001A8
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             PL Clock 3 Throttle Count

        Register FPGA3_THR_CNT_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:20     rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                19:16     rw     0x0           Reserved. Do not modify.
LAST_CNT                15:0      rw     0x0           Last count value. Specifies the total number of
                                                       clocks output in debug mode by the clock throttle
                                                       logic.

                   <-----  ------>Register (SLCR) FPGA3_THR_STA*

Name                    FPGA3_THR_STA_REG
Relative Address        0x000001AC
Absolute Address        0xF80001AC
Width                   32 bits
Access Type             ro
Reset Value             0x00010000

Description             PL Clock 3 Throttle Status

        Register FPGA3_THR_STA_REG Details

      Field Name         Bits     Type    Reset Value                     Description
reserved                31:17     ro     0x0            Reserved. Writes are ignored, read data is zero.
RUNNING                 16        ro     0x1            Current running status of FPGA clock output:
                                                        0: Clock is stopped or in normal mode (OK to
                                                        change configuration).
                                                        1: Clock is running in debug mode (Keep
                                                        configuration static).
CURR_VAL                15:0      ro     0x0            Current clock throttle counter value, which
                                                        indicates the number of clock pulses output so far
                                                        (only accurate when halted).

                   <-----  ------>Register (SLCR) CLK_621_TRUE*

Name                    CLK_621_TRUE_REG
Relative Address        0x000001C4
Absolute Address        0xF80001C4
Width                   32 bits
Access Type             rw
Reset Value             0x00000001
Description             CPU Clock Ratio Mode select

        Register CLK_621_TRUE_REG Details

      Field Name         Bits     Type    Reset Value                     Description
reserved                31:1      rw     0x0            Reserved. Writes are ignored, read data is zero.
VAL                     0         rw     0x1            Select the CPU clock ratio:
                                                        (When this register changes, no access are allowed
                                                        to OCM.)
                                                        0: 4:2:1
                                                        1: 6:2:1

                   <-----  ------>Register (SLCR) PSS_RST_CTRL*

Name                    PSS_RST_CTRL_REG
Relative Address        0x00000200
Absolute Address        0xF8000200
Width                   32 bits

Access Type             rw
Reset Value             0x00000000
Description             PS Software Reset Control

        Register PSS_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:1      rw     0x0           Reserved. Writes are ignored, read data is zero.
SOFT_RST                0         rw     0x0           Processing System software reset control signal.
                                                       0: no affect
                                                       1: asserts PS software reset pulse (entire system
                                                       except clock generator)
                                                       There is no need to write a 0, the hardware
                                                       generates a pulse everytime a 1 is written.

                   <-----  ------>Register (SLCR) DDR_RST_CTRL*

Name                    DDR_RST_CTRL_REG
Relative Address        0x00000204
Absolute Address        0xF8000204
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DDR Software Reset Control

        Register DDR_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:1      rw     0x0           Reserved. Writes are ignored, read data is zero.
RST                     0         rw     0x0           DDR software reset control signal
                                                       0: disable, 1: enable

                   <-----  ------>Register (SLCR) TOPSW_RST_CTRL*

Name                    TOPSW_RST_CTRL_REG
Relative Address        0x00000208
Absolute Address        0xF8000208
Width                   32 bits
Access Type             rw
Reset Value             0x00000000

Description             Central Interconnect Reset Control

        Register TOPSW_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                         Description
reserved                31:1      rw     0x0             Reserved. Writes are ignored, read data is zero.
RST                     0         rw     0x0             Central Interconnect Reset Control:
                                                         0: de-assert (no reset)
                                                         1: assert
                                                         Care must be taken to ensure that the AXI
                                                         interconnect does not have outstanding
                                                         transactions and the bus is idle.

                   <-----  ------>Register (SLCR) DMAC_RST_CTRL*

Name                    DMAC_RST_CTRL_REG
Relative Address        0x0000020C
Absolute Address        0xF800020C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DMAC Software Reset Control

        Register DMAC_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                         Description
reserved                31:1      rw     0x0             Reserved. Writes are ignored, read data is zero.
RST                     0         rw     0x0             DMA Controller software reset signal.
                                                         0: de-assert (DMA controller TrustZone register is
                                                         read only)
                                                         1: assert (DMA controller TrustZone register is
                                                         writeable)

                   <-----  ------>Register (SLCR) USB_RST_CTRL*

Name                    USB_RST_CTRL_REG
Relative Address        0x00000210
Absolute Address        0xF8000210
Width                   32 bits
Access Type             rw
Reset Value             0x00000000

Description             USB Software Reset Control

        Register USB_RST_CTRL_REG Details

      Field Name         Bits     Type    Reset Value                        Description
reserved                31:2      rw     0x0             Reserved. Writes are ignored, read data is zero.
USB1_CPU1X_RST          1         rw     0x0             USB 1 master and slave AMBA interfaces
                                                         software reset:
                                                         0: de-assert (no reset)
                                                         1: assert (held in reset)
USB0_CPU1X_RST          0         rw     0x0             USB 0 master and slave AMBA interfaces
                                                         software reset:
                                                         0: de-assert (no reset)
                                                         1: assert (held in reset)

                   <-----  ------>Register (SLCR) GEM_RST_CTRL*

Name                    GEM_RST_CTRL_REG
Relative Address        0x00000214
Absolute Address        0xF8000214
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Gigabit Ethernet SW Reset Control

        Register GEM_RST_CTRL_REG Details
        Each Gigabit Ethernet controller has 3 clock domains and each clock domain has a reset control:
        * Reference clock domain reset
        * RxClock domain reset
        * CPU_1x clock domain reset

      Field Name         Bits     Type    Reset Value                        Description
reserved                31:8      rw     0x0             Reserved. Writes are ignored, read data is zero.
GEM1_REF_RST            7         rw     0x0             Gigabit Ethernet 1 reference clock reset:
                                                         0: de-assert (no reset)
                                                         1: assert (interfaces are held in reset)
GEM0_REF_RST            6         rw     0x0             Gigabit Ethernet 0 reference clock domain reset:
                                                         0: de-assert (no reset)
                                                         1: assert (controller is held in reset)

      Field Name         Bits     Type   Reset Value                       Description
GEM1_RX_RST             5         rw     0x0           Gigabit Ethernet 1 Rx clock domain reset:
                                                       0: de-assert (no reset)
                                                       1: assert (held in reset)
GEM0_RX_RST             4         rw     0x0           Gigabit Ethernet 0 Rx clock domain reset:
                                                       0: de-assert (no reset)
                                                       1: assert (held in reset)
reserved                3:2       rw     0x0           Reserved. Writes are ignored, read data is zero.
GEM1_CPU1X_RST          1         rw     0x0           Gigabit Ethernet 1 CPU_1x clock domain reset:
                                                       0: de-assert (no reset)
                                                       1: assert (held in reset)
GEM0_CPU1X_RST          0         rw     0x0           Gigabit Ethernet 0 CPU_1x clock domain reset:
                                                       0: de-assert (no reset)
                                                       1: assert (held in reset)

                   <-----  ------>Register (SLCR) SDIO_RST_CTRL*

Name                    SDIO_RST_CTRL_REG
Relative Address        0x00000218
Absolute Address        0xF8000218
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             SDIO Software Reset Control

        Register SDIO_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:6      rw     0x0           Reserved. Writes are ignored, read data is zero.
SDIO1_REF_RST           5         rw     0x0           SDIO 1 reference clock domain reset:
                                                       0: de-assert (no reset)
                                                       1: assert (controller is held in reset)
SDIO0_REF_RST           4         rw     0x0           SDIO 0 reference clock domain reset:
                                                       0: de-assert (no reset)
                                                       1: assert (controller is held in reset)
reserved                3:2       rw     0x0           Reserved. Writes are ignored, read data is zero.

      Field Name         Bits     Type   Reset Value                       Description
SDIO1_CPU1X_RST         1         rw     0x0           SDIO 1 master and slave AMBA interfaces reset:
                                                       0: de-assert (no reset)
                                                       1: assert (held in reset)
SDIO0_CPU1X_RST         0         rw     0x0           SDIO 0 master and slave AMBA interfaces reset:
                                                       0: de-assert (no reset)
                                                       1: assert (held in reset)

                   <-----  ------>Register (SLCR) SPI_RST_CTRL*

Name                    SPI_RST_CTRL_REG
Relative Address        0x0000021C
Absolute Address        0xF800021C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             SPI Software Reset Control

        Register SPI_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:4      rw     0x0           Reserved. Writes are ignored, read data is zero.
SPI1_REF_RST            3         rw     0x0           SPI 1 Reference software reset. On assertion of this
                                                       reset, the Reference clock portion of the SPI 1
                                                       subsystem will be reset.
                                                       0: No reset
                                                       1: Reference clock portion of SPI 1 subsytem held
                                                       in reset
SPI0_REF_RST            2         rw     0x0           SPI 0 Reference software reset. On assertion of this
                                                       reset, the Reference clock portion of the SPI 0
                                                       subsystem will be reset.
                                                       0: No reset
                                                       1: Reference clock portion of SPI 0 subsytem held
                                                       in reset

      Field Name         Bits     Type   Reset Value                     Description
SPI1_CPU1X_RST          1         rw     0x0           SPI 1 AMBA software reset. On assertion of this
                                                       reset, the AMBA clock portion of the SPI 1
                                                       subsystem will be reset.
                                                       0: No reset
                                                       1: AMBA clock portion of SPI 1 subsytem held in
                                                       reset
SPI0_CPU1X_RST          0         rw     0x0           SPI 0 AMBA software reset. On assertion of this
                                                       reset, the AMBA clock portion of the SPI 0
                                                       subsystem will be reset.
                                                       0: No reset
                                                       1: AMBA clock portion of SPI 0 subsytem held in
                                                       reset

                   <-----  ------>Register (SLCR) CAN_RST_CTRL*

Name                    CAN_RST_CTRL_REG
Relative Address        0x00000220
Absolute Address        0xF8000220
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             CAN Software Reset Control

        Register CAN_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:4      rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                3         rw     0x0           Reserved.
                                                       Writes will maintain value
reserved                2         rw     0x0           Reserved.
                                                       Writes will maintain value

      Field Name         Bits     Type   Reset Value                     Description
CAN1_CPU1X_RST          1         rw     0x0            CAN 1 AMBA software reset. On assertion of this
                                                        reset, the AMBA clock portion of the CAN 1
                                                        subsystem will be reset.
                                                        0: No reset
                                                        1: AMBA clock portion of CAN 1 subsytem held
                                                        in reset
CAN0_CPU1X_RST          0         rw     0x0            CAN 0 AMBA software reset. On assertion of this
                                                        reset, the AMBA clock portion of the CAN 0
                                                        subsystem will be reset.
                                                        0: No reset
                                                        1: AMBA clock portion of CAN 0 subsytem held
                                                        in reset

                   <-----  ------>Register (SLCR) I2C_RST_CTRL*

Name                    I2C_RST_CTRL_REG
Relative Address        0x00000224
Absolute Address        0xF8000224
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             I2C Software Reset Control

        Register I2C_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:2      rw     0x0           Reserved. Writes are ignored, read data is zero.
I2C1_CPU1X_RST          1         rw     0x0           I2C 1 AMBA software reset. On assertion of this
                                                       reset, the AMBA clock portion of the I2C 1
                                                       subsystem will be reset.
                                                       0: No reset
                                                       1: AMBA clock portion of I2C 1 subsytem held in
                                                       reset
I2C0_CPU1X_RST          0         rw     0x0           I2C 0 AMBA software reset. On assertion of this
                                                       reset, the AMBA clock portion of the I2C 0
                                                       subsystem will be reset.
                                                       0: No reset
                                                       1: AMBA clock portion of I2C 0 subsytem held in
                                                       reset

                   <-----  ------>Register (SLCR) UART_RST_CTRL*

Name                    UART_RST_CTRL_REG
Relative Address        0x00000228
Absolute Address        0xF8000228
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             UART Software Reset Control

        Register UART_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                          Description
reserved                31:4      rw     0x0           Reserved. Writes are ignored, read data is zero.
UART1_REF_RST           3         rw     0x0           UART 1 Reference software reset.
                                                       0: deassert soft reset
                                                       1: assert soft reset
UART0_REF_RST           2         rw     0x0           UART 0 Reference software reset.
                                                       0: deassert soft reset
                                                       1: assert soft reset
UART1_CPU1X_RST         1         rw     0x0           UART 1 AMBA software reset. On assertion of
                                                       this reset, the AMBA clock portion of the UART 1
                                                       subsystem will be reset.
                                                       0: No reset
                                                       1: AMBA clock portion of UART 1 subsytem held
                                                       in reset
UART0_CPU1X_RST         0         rw     0x0           UART 0 AMBA software reset. On assertion of
                                                       this reset, the AMBA clock portion of the UART 0
                                                       subsystem will be reset.
                                                       0: No reset
                                                       1: AMBA clock portion of UART 0 subsytem held
                                                       in reset

                   <-----  ------>Register (SLCR) GPIO_RST_CTRL*

Name                    GPIO_RST_CTRL_REG
Relative Address        0x0000022C
Absolute Address        0xF800022C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000

Description             GPIO Software Reset Control

        Register GPIO_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:1      rw     0x0              Reserved. Writes are ignored, read data is zero.
CPU1X_RST               0         rw     0x0              GPIO AMBA software reset. On assertion of this
                                                          reset, the AMBA clock portion of the GPIO
                                                          subsystem will be reset.
                                                          0: No reset
                                                          1: AMBA clock portion of GPIO subsytem held in
                                                          reset

                   <-----  ------>Register (SLCR) QSPI_RST_CTRL*

Name                    QSPI_RST_CTRL_REG
Relative Address        0x00000230
Absolute Address        0xF8000230
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Quad SPI Software Reset Control

        Register QSPI_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:2      rw     0x0              Reserved. Writes are ignored, read data is zero.
REF_RST                 1         rw     0x0              Quad SPI Reference software reset. On assertion
                                                          of this reset, the Reference clock portion of the
                                                          QSPI subsystem will be reset.
                                                          0: No reset.
                                                          1: Reference clock portion of QSPI subsytem held
                                                          in reset.
CPU1X_RST               0         rw     0x0              Quad SPI AMBA software reset. On assertion of
                                                          this reset, the AMBA clock portion of the QSPI
                                                          subsystem will be reset.
                                                          0: No reset
                                                          1: AMBA clock portion of QSPI subsytem held in
                                                          reset

<-----  ------>Register (SLCR) SMC_RST_CTRL*    
Name                    SMC_RST_CTRL_REG

Relative Address        0x00000234
Absolute Address        0xF8000234
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             SMC Software Reset Control

        Register SMC_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:2      rw     0x0           Reserved. Writes are ignored, read data is zero.
REF_RST                 1         rw     0x0           SMC Reference software reset. On assertion of this
                                                       reset, the Reference clock portion of the SMC
                                                       subsystem will be reset.
                                                       0: No reset
                                                       1: Reference clock portion of SMC subsytem held
                                                       in reset
CPU1X_RST               0         rw     0x0           SMC AMBA software reset. On assertion of this
                                                       reset, the AMBA clock portion of the SMC
                                                       subsystem will be reset.
                                                       0: No reset
                                                       1: AMBA clock portion of SMC subsytem held in
                                                       reset

                   <-----  ------>Register (SLCR) OCM_RST_CTRL*

Name                    OCM_RST_CTRL_REG
Relative Address        0x00000238
Absolute Address        0xF8000238
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             OCM Software Reset Control

        Register OCM_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:1      rw     0x0           Reserved. Writes are ignored, read data is zero.
RST                     0         rw     0x0           OCM software reset. On assertion of this reset, the
                                                       OCM subsystem will be reset.
                                                       0: No reset
                                                       1: OCM subsytem held in reset

                   <-----  ------>Register (SLCR) FPGA_RST_CTRL*

Name                    FPGA_RST_CTRL_REG
Relative Address        0x00000240
Absolute Address        0xF8000240
Width                   32 bits
Access Type             rw
Reset Value             0x01F33F0F
Description             FPGA Software Reset Control

        Register FPGA_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:25     rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                24        rw     0x1           Reserved - always write with 0
reserved                23        rw     0x1           Reserved - always write with 0
reserved                22        rw     0x1           Reserved - always write with 0
reserved                21        rw     0x1           Reserved - always write with 0
reserved                20        rw     0x1           Reserved - always write with 0
reserved                19:18     rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                17        rw     0x1           Reserved - always write with 0
reserved                16        rw     0x1           Reserved - always write with 0
reserved                15:14     rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                13        rw     0x1           Reserved - always write with 0
reserved                12        rw     0x1           Reserved - always write with 0
reserved                11        rw     0x1           Reserved - always write with 0
reserved                10        rw     0x1           Reserved - always write with 0
reserved                9         rw     0x1           Reserved - always write with 0
reserved                8         rw     0x1           Reserved - always write with 0

      Field Name         Bits     Type   Reset Value                      Description
reserved                7:4       rw     0x0           Reserved. Writes are ignored, read data is zero.
FPGA3_OUT_RST           3         rw     0x1           PL Reset 3 (FCLKRESETN3 output signal). Refer
                                                       to the PS7 wrapper in EDK for possible signal
                                                       inversion. Logic level on the FCLKRESETN3
                                                       signal:
                                                       0: De-assert reset (High logic level).
                                                       1: Assert Reset (Low logic state)
FPGA2_OUT_RST           2         rw     0x1           PL Reset 2 (FCLKRESETN2 output signal). Refer
                                                       to the PS7 wrapper in EDK for possible signal
                                                       inversion. Logic level on the FCLKRESETN2
                                                       signal:
                                                       0: De-assert reset (High logic level).
                                                       1: Assert Reset (Low logic state)
FPGA1_OUT_RST           1         rw     0x1           PL Reset 1 (FCLKRESETN1 output signal). Refer
                                                       to the PS7 wrapper in EDK for possible signal
                                                       inversion. Logic level on the FCLKRESETN1
                                                       signal:
                                                       0: De-assert reset (High logic level).
                                                       1: Assert Reset (Low logic state)
FPGA0_OUT_RST           0         rw     0x1           PL Reset 0 (FCLKRESETN0 output signal). Refer
                                                       to the PS7 wrapper in EDK for possible signal
                                                       inversion. Logic level on the FCLKRESETN0
                                                       signal:
                                                       0: De-assert reset (High logic level).
                                                       1: Assert Reset (Low logic state)

                   <-----  ------>Register (SLCR) A9_CPU_RST_CTRL*

Name                    A9_CPU_RST_CTRL_REG
Relative Address        0x00000244
Absolute Address        0xF8000244
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             CPU Reset and Clock control

        Register A9_CPU_RST_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:9      rw     0x0           Reserved. Writes are ignored, read data is zero.
PERI_RST                8         rw     0x0           CPU peripheral soft reset.
                                                       0: de-assert (no reset)
                                                       1: assert (held in reset)
reserved                7:6       rw     0x0           Reserved. Writes are ignored, read data is zero.
A9_CLKSTOP1             5         rw     0x0           CPU 1 clock stop control:
                                                       0: no stop (CPU runs)
                                                       1: clock stopped
A9_CLKSTOP0             4         rw     0x0           CPU 0 clock stop control:
                                                       0: no stop (CPU runs)
                                                       1: clock stopped
reserved                3:2       rw     0x0           Reserved. Writes are ignored, read data is zero.
A9_RST1                 1         rw     0x0           CPU 1 software reset control:
                                                       0: de-assert (no reset)
                                                       1: assert (held in reset)
A9_RST0                 0         rw     0x0           CPU 0 software reset control:
                                                       0: de-assert (no reset)
                                                       1: assert (held in reset)

                   <-----  ------>Register (SLCR) AWDT_RST_CTRL*

Name                    AWDT_RST_CTRL_REG
Relative Address        0x0000024C
Absolute Address        0xF800024C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Watchdog Timer Reset Control

        Register RS_AWDT_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:2      rw     0x0           Reserved. Writes are ignored, read data is zero.

      Field Name           Bits    Type    Reset Value                          Description
CTRL1                    1         rw     0x0               Select the target for the APU watchdog timer 1
                                                            reset signal. Route the WDT reset to:
                                                            0: the same system level as PS_SRST_B
                                                            1: the CPU associated with the watchdog timer
CTRL0                    0         rw     0x0               Select the target for the APU watchdog timer 0
                                                            reset signal. Route the WDT reset to:
                                                            0: the same system level as PS_SRST_B
                                                            1: the CPU associated with the watchdog timer

                   <-----  ------>Register (SLCR) REBOOT_STATUS*

Name                     REBOOT_STATUS_REG
Relative Address         0x00000258
Absolute Address         0xF8000258
Width                    32 bits
Access Type              rw
Reset Value              0x00400000
Description              Reboot Status, persistent

         Register REBOOT_STATUS_REG Details
         The Reboot Status persistent through all resets except Power-on reset.

      Field Name           Bits    Type    Reset Value                          Description
REBOOT_STATE             31:24     rw     0x0               General 32-bit R/W field to allow software to
                                                            store information that persists through all resets
                                                            except power-on reset.
                                                            This field is reset by POR only. The ROM will put
                                                            the last known reset reason into this register.
reserved                 23        rw     0x0               Reserved.
POR                      22        rw     0x1               Last reset was due to POR (power on reset), if set.
                                                            This field is written by ROM code.
SRST_B                   21        rw     0x0                Last reset was due to SRST_B (soft reset), if set.
                                                            This field is written by ROM code.
DBG_RST                  20        rw     0x0                Last reset was due to debug system
                                                            reset, if set. This field is written by ROM code.
SLC_RST                  19        rw     0x0                Last reset was due to SLC soft reset, if set.
                                                            This field is written by ROM code.
AWDT1_RST                18        rw     0x0               Last reset was due to APU watchdog timer 1, if
                                                            set. This field is written by ROM code.

      Field Name         Bits     Type   Reset Value                       Description
AWDT0_RST               17        rw     0x0            Last reset was due to APU watchdog timer 0, if
                                                        set.
                                                        This field is written by ROM code
SWDT_RST                16        rw     0x0            Last reset was due to system watchdog timeout, if
                                                        set (see watchdog status for more details). This
                                                        field is written by ROM code
BOOTROM_ERROR_C         15:0      rw     0x0            This field is written by the BootROM to describe
ODE                                                     errors that occur during the boot proceess. Refer
                                                        to the BootROM debug status section in the
                                                        Zynq-7000 Technical Reference Manual, UG585.

                   <-----  ------>Register (SLCR) BOOT_MODE*

Name                    BOOT_MODE_REG
Relative Address        0x0000025C
Absolute Address        0xF800025C
Width                   32 bits
Access Type             mixed
Reset Value             x
Description             Boot Mode Strapping Pins

        Register BOOT_MODE_REG Details
        Boot mode strapping pins are sampled when Power-on Reset deasserts. The logic levels are stored in this
        register. The explanation of these boot mode pin settings are explained in the boot mode section of the
        Zynq Technical Reference Manual.

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:5      rw     0x0            Reserved. Writes are ignored, read data is zero.
PLL_BYPASS              4         ro     0x0            Boot mode pins are sampled when Power-on
                                                        Reset deasserts. The logic levels are stored in this
                                                        register. The PLL_BYPASS pin sets the initial
                                                        operating mode of all three PLL clocks (ARM, IO
                                                        and DDR):
                                                        0: PLLs are enabled and their outputs are routed
                                                        to the clock generators
                                                        1: PLLs are disabled and bypassed
BOOT_MODE               3:0       ro     x              Boot mode pins are sampled when Power-on
                                                        Reset deasserts. The logic levels are stored in this
                                                        register. The interpretation of these boot mode
                                                        values are explained in the boot mode section of
                                                        the Zynq Technical Reference Manual.

                   <-----  ------>Register (SLCR) APU_CTRL*

Name                    APU_CTRL_REG
Relative Address        0x00000300
Absolute Address        0xF8000300
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             APU Control

        Register APU_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:3      rw     0x0           Reserved. Writes are ignored, read data is zero.
CFGSDISABLE             2         rw     0x0           Disable write access to some system control
                                                       processor registers, and some GIC registers. Set
                                                       only. Once set, individual core reset cannot reset
                                                       this value.
                                                       This field is reset by POR only.
CP15SDISABLE            1:0       rw     0x0           Disable write access to some system control
                                                       processor (CP15) registers, in each processor. Set
                                                       only. Once set, individual core reset cannot reset
                                                       this value.
                                                       This field is reset by POR only.

                   <-----  ------>Register (SLCR) WDT_CLK_SEL*

Name                    WDT_CLK_SEL_REG
Relative Address        0x00000304
Absolute Address        0xF8000304
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             SWDT clock source select

        Register WDT_CLK_SEL_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:1      rw     0x0           Reserved. Writes are ignored, read data is zero.
VAL                     0         rw     0x0           System watchdog timer clock source selection:
                                                       0: internal clock CPU_1x
                                                       1: external clock from PL via EMIO, or from
                                                       pinout via MIO

                   <-----  ------>Register (SLCR) TZ_DMA_NS*

Name                    TZ_DMA_NS_REG
Relative Address        0x00000440
Absolute Address        0xF8000440
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DMAC TrustZone Config

        Register TZ_DMA_NS_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:1      rw     0x0           Should Be Zero
VAL                    0         rw     0x0           TZ security (connected to boot_manager_ns on
                                                       DMAC):
                                                       0: secure, DMAC operates in the secure state.
                                                       1: non-secure, DMAC operates in the non-secure
                                                       state.

                   <-----  ------>Register (SLCR) TZ_DMA_IRQ_NS*

Name                    TZ_DMA_IRQ_NS_REG
Relative Address        0x00000444
Absolute Address        0xF8000444
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DMAC TrustZone Config for Interrupts

        Register TZ_DMA_IRQ_NS_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:16     rw     0x0           Should Be Zero
VAL                     15:0      rw     0x0           TZ security (connected to boot_irq_ns on DMAC):
                                                       0: secure, DMAC operates in the secure state.
                                                       1: non-secure, DMAC interrupt/event bit is in the
                                                       non-secure state.

                   <-----  ------>Register (SLCR) TZ_DMA_PERIPH_NS*

Name                    TZ_DMA_PERIPH_NS_REG
Relative Address        0x00000448
Absolute Address        0xF8000448
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DMAC TrustZone Config for Peripherals

        Register TZ_DMA_PERIPH_NS_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:4      rw     0x0           Should Be Zero
VAL                    3:0       rw     0x0           TZ security (connected to boot_periph_ns on
                                                       DMAC):
                                                       0: secure, DMAC operates in the secure state.
                                                       1: non-secure, reset value: DMAC peripheral i/f is
                                                       in the non-secure state.

                   <-----  ------>Register (SLCR) PSS_IDCODE*

Name                    PSS_IDCODE_REG
Relative Address        0x00000530
Absolute Address        0xF8000530
Width                   32 bits
Access Type             ro
Reset Value             x
Description             PS IDCODE

        Register PSS_IDCODE_REG Details

      Field Name         Bits     Type   Reset Value                       Description
REVISION                31:28     ro     x             Revision code
FAMILY                  27:21     ro     0x1B          Family code
SUBFAMILY               20:17     ro     0x9           Subfamily code
DEVICE                  16:12     ro     x             Device code
                                                       7z007s: 0x03
                                                       7z012s: 0x1c
                                                       7z014s: 0x08
                                                       7z010: 0x02
                                                       7z015: 0x1b
                                                       7z020: 0x07
                                                       7z030: 0x0c
                                                       7z035: 0x12
                                                       7z045: 0x11
                                                       7z100: 0x16
MANUFACTURER_ID         11:1      ro     0x49          Manufacturer ID
reserved                0         ro     0x1           Reserved. Writes are ignored, read data is one.

                   <-----  ------>Register (SLCR) DDR_URGENT*

Name                    DDR_URGENT_REG
Relative Address        0x00000600
Absolute Address        0xF8000600
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DDR Urgent Control

        Register DDR_URGENT_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:8      rw     0x0            Reserved
S3_ARURGENT             7         rw     0x0            Set Read port 3 prioritization.
S2_ARURGENT             6         rw     0x0            Set Read port 3 prioritization.
S1_ARURGENT             5         rw     0x0            Set Read port 2 prioritization.
S0_ARURGENT             4         rw     0x0            Set Read port 0 prioritization.
S3_AWURGENT             3         rw     0x0            Set Write port 3 prioritization.

      Field Name         Bits     Type   Reset Value                        Description
S2_AWURGENT             2         rw     0x0             Set Write port 2 prioritization.
S1_AWURGENT             1         rw     0x0             Set Write port 1 prioritization.
S0_AWURGENT             0         rw     0x0             Set Write port 0 prioritization.

                   <-----  ------>Register (SLCR) DDR_CAL_START*

Name                    DDR_CAL_START_REG
Relative Address        0x0000060C
Absolute Address        0xF800060C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             DDR Calibration Start Triggers

        Register DDR_CAL_START_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:2      rw     0x0             Reserved. Writes are ignored, read data is zero.

      Field Name         Bits   Type    Reset Value                       Description
DLL                     1       wo     0x0            This register creates a pulse that is first
                                                      synchronised into the ddr_clk domain and then
                                                      directly drives the co_gs_dll_calib input into the
                                                      DDR controller. This signal is a command that
                                                      indicates to the controller to issue a dll_calib to the
                                                      DRAM. This signal should pulse for 1
                                                      ddrc_core_clk clock cycle to request a dll_calib to
                                                      be issued. This is only required if the DDR
                                                      controller register dis_dll_calib          is 1. If
                                                      dis_dll_calib          is 0, the controller will
                                                      automatically issue DLL Calibs.
                                                      0: Do nothing.
                                                      1: Start DLL calibration command.
                                                      A read of this register returns zero.
SHORT                   0       wo     0x0            This register creates a pulse that is first
                                                      synchronized into the ddr_clk domain and then
                                                      directly drives the co_gs_zq_calib_short input
                                                      into the DDR controller. This is required to pulse
                                                      for 1 clock to issue ZQ Calibration Short
                                                      Command to the DDR. There should be a
                                                      minimum of 512 clks gap between 2 ZQ Calib
                                                      Short commands from the core. If DDR controller
                                                      register reg_ddrc_dis_auto_zq=0, asserting
                                                      co_gs_zq_calib_short is not required, as this will
                                                      be done automatically. If
                                                      reg_ddrc_dis_auto_zq=1, then the core logic is
                                                      required to assert co_gs_zq_calib_short
                                                      periodically to update DDR3 ZQ calibration.
                                                      0: Do nothing.
                                                      1: Start ZQ calibration short command.
                                                      A read of this register returns zero.

                   <-----  ------>Register (SLCR) DDR_REF_START*

Name                    DDR_REF_START_REG
Relative Address        0x00000614
Absolute Address        0xF8000614
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             DDR Refresh Start Triggers

        Register DDR_REF_START_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:1      rw     0x0           Reserved. Writes are ignored, read data is zero.
VAL                     0         wo     0x0           This register creates a pulse that is first
                                                       synchronized into the ddr_clk domain and then
                                                       directly drives the co_gs_rank_refresh input into
                                                       the DDR controller. This register must be used
                                                       with the Virage DRAM controller register bit
                                                       reg_ddrc_dis_auto_refresh.
                                                       This signal is a command that indicates to the
                                                       controller to issue a refresh to the DRAM. One bit
                                                       per rank. This signal should pulse for 1
                                                       ddrc_core_clk clock cycle to request a refresh to be
                                                       issued.
                                                       0: Do nothing.
                                                       1: Start refresh.
                                                       A read of this register returns zero.

                   <-----  ------>Register (SLCR) DDR_CMD_STA*

Name                    DDR_CMD_STA_REG
Relative Address        0x00000618
Absolute Address        0xF8000618
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             DDR Command Store Status

        Register DDR_CMD_STA_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:1      rw     0x0           Reserved. Writes are ignored, read data is zero.
CMD_Q_NEMPTY            0         ro     0x0           DDR controller command store fill status.
                                                       0: indicates DDRC command store is empty.
                                                       1: indicates there are commands pending in
                                                       DDRC command store.
                                                       This register is a continuous monitor of the
                                                       ddrc_co_q_not_empty output from the DDR
                                                       controller, which is first synchronised from
                                                       ddr_clk into amba1x_clk.

                   <-----  ------>Register (SLCR) DDR_URGENT_SEL*

Name                    DDR_URGENT_SEL_REG
Relative Address        0x0000061C
Absolute Address        0xF800061C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DDR Urgent Select

        Register DDR_URGENT_SEL_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:16     rw     0x0           Reserved. Writes are ignored, read data is zero.
S3_ARQOS_MODE           15:14     rw     0x0           Selects between the AXI port s3_awqos[3], fabric
                                                       signal or static register to drive the DDRC urgent
                                                       bit.
                                                       00: DDRC s3_awurgent bit is driven from the
                                                       'S3_AWURGENT' field of the
                                                       DDR_URGENT_VAL register.
                                                       01: DDRC s3_awurgent bit is driven from the
                                                       s3_awqos bit.
                                                       10: DDRC s3_awurgent bit is driven from the
                                                       fabric ddr_arb[3] input.
                                                       11: undefined

      Field Name         Bits   Type    Reset Value                      Description
S2_ARQOS_MODE           13:12   rw     0x0            Selects between the AXI port s2_arqos[3], fabric
                                                      signal or static register to drive the DDRC urgent
                                                      bit.
                                                      00: DDRC s2_arurgent bit is driven from the
                                                      'S2_ARURGENT' field of the
                                                      DDR_URGENT_VAL register.
                                                      01: DDRC s2_arurgent bit is driven from the
                                                      s2_arqos bit.
                                                      10: DDRC s2_arurgent bit is driven from the fabric
                                                      ddr_arb[2] input.
                                                      11: undefined
S1_ARQOS_MODE           11:10   rw     0x0            Selects between the AXI port s1_arqos[3], fabric
                                                      signal or static register to drive the DDRC urgent
                                                      bit.
                                                      00: DDRC s1_arurgent bit is driven from the
                                                      'S1_ARURGENT' field of the
                                                      DDR_URGENT_VAL register.
                                                      01: DDRC s1_arurgent bit is driven from the
                                                      s1_arqos bit.
                                                      10: DDRC s1_arurgent bit is driven from the fabric
                                                      ddr_arb[1] input.
                                                      11: undefined.
S0_ARQOS_MODE           9:8     rw     0x0            Selects between the fabric signal or static register
                                                      to drive the DDRC urgent bit.
                                                      00: DDRC s0_arurgent bit is driven from the
                                                      'S0_ARURGENT' field of the
                                                      DDR_URGENT_VAL register.
                                                      x1: undefined
                                                      10: DDRC s0_arurgent bit is driven from the fabric
                                                      ddr_arb[0] input.
                                                      11: undefined
S3_AWQOS_MODE           7:6     rw     0x0            Selects between the AXI port s3_awqos[3], fabric
                                                      signal or static register to drive the DDRC urgent
                                                      bit.
                                                      00: DDRC s3_awurgent bit is driven from the
                                                      'S3_AWURGENT' field of the
                                                      DDR_URGENT_VAL register.
                                                      01: DDRC s3_awurgent bit is driven from the
                                                      s3_awqos bit.
                                                      10: DDRC s3_awurgent bit is driven from the
                                                      fabric ddr_arb[3] input.
                                                      11: undefined

      Field Name         Bits     Type   Reset Value                      Description
S2_AWQOS_MODE           5:4       rw     0x0           Selects between the AXI port s2_awqos[3], fabric
                                                       signal or static register to drive the DDRC urgent
                                                       bit.
                                                       00: DDRC s2_awurgent bit is driven from the
                                                       'S2_AWURGENT' field of the
                                                       DDR_URGENT_VAL register.
                                                       01: DDRC s2_awurgent bit is driven from the
                                                       s2_awqos bit.
                                                       10: DDRC s2_awurgent bit is driven from the
                                                       fabric ddr_arb[2] input.
                                                       11: undefined
S1_AWQOS_MODE           3:2       rw     0x0           Selects between the AXI port s1_awqos[3], fabric
                                                       signal or static register to drive the DDRC urgent
                                                       bit.
                                                       00: DDRC s1_awurgent bit is driven from the
                                                       'S1_AWURGENT' field of the
                                                       DDR_URGENT_VAL register.
                                                       01: DDRC s1_awurgent bit is driven from the
                                                       s1_awqos bit.
                                                       10: DDRC s1_awurgent bit is driven from the
                                                       fabric ddr_arb[1] input.
                                                       11: undefined
S0_AWQOS_MODE           1:0       rw     0x0           Selects between the fabric signal or static register
                                                       to drive the DDRC urgent bit.
                                                       00: The DDRC s0_awurgent bit is driven from the
                                                       'S0_AWURGENT' field of the
                                                       DDR_URGENT_VAL register.
                                                       x1: undefined
                                                       10: The DDRC s0_awurgent bit is driven from the
                                                       fabric ddr_arb[0] input.
                                                       11: undefined

                   <-----  ------>Register (SLCR) DDR_DFI_STATUS*

Name                    DDR_DFI_STATUS_REG
Relative Address        0x00000620
Absolute Address        0xF8000620
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             DDR DFI status

        Register DDR_DFI_STATUS_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:1      rw     0x0           Reserved. Writes are ignored, read data is zero.
DFI_CAL_ST              0         ro     0x0           This signal is intended to allow a calibration of the
                                                       IOB's at a time when the DDR controller is in its
                                                       calibration mode, i.e. during an idle period.

                   <-----  ------>Register (SLCR) MIO_PIN_00*

Name                    MIO_PIN_00_REG
Relative Address        0x00000700
Absolute Address        0xF8000700
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 0 Control

        Register MIO_PIN_00_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Disable HSTL Input Buffer to save power when it
                                                       is an output-only (IO_Type must be HSTL).
                                                       0: enable
                                                       1: disable
PULLUP                  12        rw     0x1           Enables Pullup on IO Buffer pin
                                                       0: disable
                                                       1: enable
IO_Type                 11:9      rw     0x3           Select the IO Buffer Type.
                                                       000: Reserved
                                                       001: LVCMOS18
                                                       010: LVCMOS25
                                                       011: LVCMOS33
                                                       100: HSTL
                                                       101: Reserved
                                                       110: Reserved
                                                       111: Reserved

      Field Name         Bits     Type   Reset Value                      Description
Speed                   8         rw     0x0           Select IO Buffer Edge Rate, applicable when
                                                       IO_Type is LVCMOS18, LVCMOS25 or
                                                       LVCMOS33.
                                                       0: Slow CMOS edge
                                                       1: Fast CMOS edge
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 0 (bank 0), Input/Output
                                                       others: reserved
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Chip Select 0, Output
                                                       10: NAND Flash Chip Select, Output
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: reserved
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 1 chip select, Output
TRI_ENABLE              0         rw     0x1           Tri-state enable, active high.
                                                       0: disable
                                                       1: enable

                   <-----  ------>Register (SLCR) MIO_PIN_01*

Name                    MIO_PIN_01_REG
Relative Address        0x00000704
Absolute Address        0xF8000704
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 1 Control

         Register MIO_PIN_01_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]

      Field Name         Bits     Type   Reset Value                      Description
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 1 (bank 0), Input/Output
                                                       others: reserved
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM Address Bit 25, Output
                                                       10: SRAM/NOR Chip Select 1, Output
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: reserved
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 0 Chip Select, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_02*

Name                    MIO_PIN_02_REG
Relative Address        0x00000708
Absolute Address        0xF8000708
Width                   32 bits
Access Type             rw
Reset Value             0x00000601
Description             MIO Pin 2 Control

         Register MIO_PIN_02_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x0           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]

      Field Name         Bits     Type   Reset Value                      Description
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 2 (bank 0), Input/Output
                                                       others: reserved
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: NAND Flash ALEn, Output
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 8, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 0 IO Bit 0, Input/Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_03*

Name                    MIO_PIN_03_REG
Relative Address        0x0000070C
Absolute Address        0xF800070C
Width                   32 bits
Access Type             rw
Reset Value             0x00000601
Description             MIO Pin 3 Control

         Register MIO_PIN_03_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x0           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 3 (bank 0), Input/Output
                                                       others: reserved

      Field Name         Bits     Type   Reset Value                      Description
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Data bit 0, Input/Output
                                                       10: NAND WE_B, Output
                                                       11: SDIO 1 Card Power, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 9, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 0 IO Bit 1, Input/Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_04*

Name                    MIO_PIN_04_REG
Relative Address        0x00000710
Absolute Address        0xF8000710
Width                   32 bits
Access Type             rw
Reset Value             0x00000601
Description             MIO Pin 4 Control

         Register MIO_PIN_04_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x0           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 4 (bank 0), Input/Output
                                                       others: reserved

      Field Name         Bits     Type   Reset Value                      Description
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Data Bit 1, Input/Output
                                                       10: NAND Flash IO Bit 2, Input/Output
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 10, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 0 IO Bit 2, Input/Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_05*

Name                    MIO_PIN_05_REG
Relative Address        0x00000714
Absolute Address        0xF8000714
Width                   32 bits
Access Type             rw
Reset Value             0x00000601
Description             MIO Pin 5 Control

         Register MIO_PIN_05_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x0           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 5 (bank 0), Input/Output
                                                       others: reserved

      Field Name         Bits     Type   Reset Value                      Description
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Data Bit 2, Input/Output
                                                       10: NAND Flash IO Bit 0, Input/Output
                                                       11: SDIO 1
                                                       Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 11, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 0 IO Bit 3, Input/Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_06*

Name                    MIO_PIN_06_REG
Relative Address        0x00000718
Absolute Address        0xF8000718
Width                   32 bits
Access Type             rw
Reset Value             0x00000601
Description             MIO Pin 6 Control

         Register MIO_PIN_06_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x0           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 6 (bank 0), Input/Output
                                                       others: reserved

      Field Name         Bits     Type   Reset Value                      Description
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Data Bit 3, Input/Output
                                                       10: NAND Flash IO Bit 1, Input/Output
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 12, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 0 Clock, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_07*

Name                    MIO_PIN_07_REG
Relative Address        0x0000071C
Absolute Address        0xF800071C
Width                   32 bits
Access Type             rw
Reset Value             0x00000601
Description             MIO Pin 7 Control

         Register MIO_PIN_07_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x0           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 7 (bank 0), Output-only
                                                       others: reserved

      Field Name         Bits     Type   Reset Value                     Description
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR OE_B, Output
                                                       10: NAND Flash CLE_B, Output
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 13, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_08*

Name                    MIO_PIN_08_REG
Relative Address        0x00000720
Absolute Address        0xF8000720
Width                   32 bits
Access Type             rw
Reset Value             0x00000601
Description             MIO Pin 8 Control

         Register MIO_PIN_08_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x0           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 8 (bank 0), Output-only
                                                       001: CAN 1 Tx, Output
                                                       010: SRAM/NOR BLS_B, Output
                                                       011 to 110: reserved
                                                       111: UART 1 TxD, Output

      Field Name         Bits     Type   Reset Value                     Description
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: NAND Flash RD_B, Output
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 14, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI Feedback Clock, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_09*

Name                    MIO_PIN_09_REG
Relative Address        0x00000724
Absolute Address        0xF8000724
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 9 Control

         Register MIO_PIN_09_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 9 (bank 0), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010 to 110: reserved
                                                       111: UART 1 RxD, Input

      Field Name         Bits     Type   Reset Value                     Description
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Data Bit 6, Input/Output
                                                       10: NAND Flash IO Bit 4, Input/Output
                                                       11: SDIO 1
                                                       Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 15, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 1 Flash Memory Clock, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_10*

Name                    MIO_PIN_10_REG
Relative Address        0x00000728
Absolute Address        0xF8000728
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 10 Control

         Register MIO_PIN_10_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]

      Field Name         Bits     Type   Reset Value                     Description
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 10 (bank 0), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: PJTAG TDI, Input
                                                       100: SDIO 1 IO Bit 0, Input/Output
                                                       101: SPI 1 MOSI, Input/Output
                                                       110: reserved
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Data Bit 7, Input/Output
                                                       10: NAND Flash IO Bit 5, Input/Output
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 2, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 1 IO Bit 0, Input/Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_11*

Name                    MIO_PIN_11_REG
Relative Address        0x0000072C
Absolute Address        0xF800072C
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 11 Control

         Register MIO_PIN_11_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]

      Field Name         Bits     Type   Reset Value                     Description
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 11 (bank 0), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: PJTAG TDO, Output
                                                       100: SDIO 1 Command, Input/Output
                                                       101: SPI 1 MISO, Input/Output
                                                       110: reserved
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Data Bit 4, Input/Output
                                                       10: NAND Flash IO Bit 6, Input/Output
                                                       11: SDIO 1
                                                       Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 3, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 1 IO Bit 1, Input/Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_12*

Name                    MIO_PIN_12_REG
Relative Address        0x00000730
Absolute Address        0xF8000730
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 12 Control

         Register MIO_PIN_12_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 12 (bank 0), Input/Output
                                                       001: CAN 1 Tx, Output
                                                       010: I2C 1 Serial Clock, Input/Output
                                                       011: PJTAG TCK, Input
                                                       100: SDIO 1 Clock, Input/Output
                                                       101: SPI 1 Serial Clock, Input/Output
                                                       110: reserved
                                                       111: UART 1 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: NAND Flash IO Bit 7, Input/Output
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Clock, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 1 IO Bit 2, Input/Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_13*

Name                    MIO_PIN_13_REG
Relative Address        0x00000734
Absolute Address        0xF8000734
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 13 Control

         Register MIO_PIN_13_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 13 (bank 0), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: PJTAG TMS, Input
                                                       100: SDIO 1 IO Bit 1, Input/Output
                                                       101: SPI 1 Slave Select 0, Input/Output
                                                       110: reserved
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Data Bit 5, Input/Output
                                                       10: NAND Flash IO Bit 3, Input/Output
                                                       11:
                                                       SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Control Signal, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Quad SPI 1 IO Bit 3, Input/Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_14*

Name                    MIO_PIN_14_REG
Relative Address        0x00000738
Absolute Address        0xF8000738
Width                   32 bits
Access Type             rw
Reset Value             0x00001601

Description             MIO Pin 14 Control

         Register MIO_PIN_14_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 14 (bank 0), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: SWDT Clock, Input
                                                       100: SDIO 1 IO Bit 2, Input/Output
                                                       101: SPI 1 slave select 1, Output
                                                       110: reserved
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: NAND Flash Busy, Input
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 0, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1= Not Used
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_15*

Name                    MIO_PIN_15_REG
Relative Address        0x0000073C
Absolute Address        0xF800073C
Width                   32 bits
Access Type             rw

Reset Value             0x00001601
Description             MIO Pin 15 Control

         Register MIO_PIN_15_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 15 (bank 0), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: SWDT Reset, Output
                                                       100: SDIO 1 IO Bit 3, Input/Output
                                                       101: SPI 1 Slave Select 2, Output
                                                       110: reserved
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 0, Output
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 1, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1= Not Used
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_16*

Name                    MIO_PIN_16_REG
Relative Address        0x00000740
Absolute Address        0xF8000740
Width                   32 bits

Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 16 Control

         Register MIO_PIN_16_REG Details

      Field Name         Bits   Type    Reset Value                     Description
reserved                31:14   rw     0x0            reserved
DisableRcvr             13      rw     0x0            Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12      rw     0x1            Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9    rw     0x3            Operates the same as MIO_PIN_00[IO_Type]
Speed                   8       rw     0x0            Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5     rw     0x0            Level 3 Mux Select
                                                      000: GPIO 16 (bank 0), Input/Output
                                                      001: CAN 1 Tx, Output
                                                      010: I2C 1 Serial Clock, Input/Output
                                                      011: reserved
                                                      100: SDIO 0 Clock, Input/Output
                                                      101: SPI 0 Serial Clock, Input/Output
                                                      110: TTC 1 Wave, Output
                                                      111: UART 1 TxD, Output
L2_SEL                  4:3     rw     0x0            Level 2 Mux Select
                                                      00: Level 3 Mux
                                                      01: SRAM/NOR Address Bit 1, Output
                                                      10: NAND Flash IO Bit 8, Input/Output
                                                      11: SDIO 0 Power Control, Output
L1_SEL                  2       rw     0x0            Level 1 Mux Select
                                                      0: Level 2 Mux
                                                      1: Trace Port Data Bit 4, Output
L0_SEL                  1       rw     0x0            Level 0 Mux Select
                                                      0: Level 1 Mux
                                                      1: Ethernet 0 RGMII Tx Clock, Output
TRI_ENABLE              0       rw     0x1            Operates the same as
                                                      MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_17*

Name                    MIO_PIN_17_REG
Relative Address        0x00000744
Absolute Address        0xF8000744

Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 17 Control

         Register MIO_PIN_17_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 17 (bank 0), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 Command, Input/Output
                                                       101: SPI 0 MISO, Input/Output
                                                       110 TTC 1 Clock, Input
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 2, Output
                                                       10: NAND Flash IO Bit 9, Input/Output
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 5, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII TxD Bit 0, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_18*

Name                    MIO_PIN_18_REG
Relative Address        0x00000748

Absolute Address        0xF8000748
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 18 Control

         Register MIO_PIN_18_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 18 (bank 0), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 0, Input/Output
                                                       101: SPI 0 Slave Select 0, Input/Output
                                                       110: TTC 0 Wave, Output
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 3, Output
                                                       10: NAND Flash IO Bit 10, Input/Output
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 6, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII TxD Bit 1, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

<-----  ------>Register (SLCR) MIO_PIN_19*    
Name                    MIO_PIN_19_REG

Relative Address        0x0000074C
Absolute Address        0xF800074C
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 19 Control

         Register MIO_PIN_19_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 19 (bank 0), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 1, Input/Output
                                                       101: SPI 0 Slave Select 1, Output
                                                       110: TTC 0 Clock, Input
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 4, Output
                                                       10: NAND Flash IO Bit 11, Input/Output
                                                       111: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 7, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII TxD Bit 2, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_20*

Name                    MIO_PIN_20_REG
Relative Address        0x00000750
Absolute Address        0xF8000750
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 20 Control

         Register MIO_PIN_20_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 20 (bank 0), Input/Output
                                                       001: CAN 1 Tx, Output
                                                       010: I2C 1 Serial Clock, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 2, Input/Output
                                                       101: SPI 0 Slave Select 2, Output
                                                       110: reserved
                                                       111: UART 1 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 5, Output
                                                       10: NAND Flash IO Bit 12, Input/Output
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: reserved
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII TxD Bit 3, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_21*

Name                    MIO_PIN_21_REG
Relative Address        0x00000754
Absolute Address        0xF8000754
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 21 Control

         Register MIO_PIN_21_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 21 (bank 0), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 3, Input/Output
                                                       101: SPI 0 MOSI, Input/Output
                                                       110: reserved
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 6, Output
                                                       10: NAND Flash IO Bit 13, Input/Output
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: reserved
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII Tx Control, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_22*

Name                    MIO_PIN_22_REG
Relative Address        0x00000758
Absolute Address        0xF8000758
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 22 Control

         Register MIO_PIN_22_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 22 (bank 0), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: PJTAG TDI, Input
                                                       100: SDIO 1 IO Bit 0, Input/Output
                                                       101: SPI 1 MOSI, Input/Output
                                                       110: reserved
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 7, Output
                                                       10: NAND Flash IO Bit 14, Input/Output
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 2, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII Rx Clock, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_23*

Name                    MIO_PIN_23_REG
Relative Address        0x0000075C
Absolute Address        0xF800075C
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 23 Control

         Register MIO_PIN_23_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 23 (bank 0), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: PJTAG TDO, Output
                                                       100: SDIO 1 Command, Input/Output
                                                       101: SPI 1 MISO, Input/Output
                                                       110: reserved
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 8, Output
                                                       10: NAND Flash IO Bit 15, Input/Output
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 3, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII RxD 0, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_24*

Name                    MIO_PIN_24_REG
Relative Address        0x00000760
Absolute Address        0xF8000760
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 24 Control

         Register MIO_PIN_24_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 24 (bank 0), Input/Output
                                                       001: CAN 1 Tx, Output
                                                       010: I2C 1 Serial Clock, Input/Output
                                                       011: PJTAG TCK, Input
                                                       100: SDIO 1 Clock, Input/Output
                                                       101: SPI 1 Serial Clock, Input/Output
                                                       110: reserved
                                                       111: UART 1 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 9, Output
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Clock output, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII RxD Bit 1, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_25*

Name                    MIO_PIN_25_REG
Relative Address        0x00000764
Absolute Address        0xF8000764
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 25 Control

         Register MIO_PIN_25_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 25 (bank 0), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: PJTAG TMS, Input
                                                       100: SDIO 1 IO Bit 1, Input/Output
                                                       101: SPI 1 Slave Select 0, Input/Output
                                                       110: reserved
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 10, Output
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Control Signal, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII RxD Bit2, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_26*

Name                    MIO_PIN_26_REG
Relative Address        0x00000768
Absolute Address        0xF8000768
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 26 Control

         Register MIO_PIN_26_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 26 (bank 0), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: SWDT Clock, Input
                                                       100: SDIO 1 IO Bit 2, Input/Output
                                                       101: SPI 1 Slave Select 1, Output
                                                       110: reserved
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 11, Output
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 0, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII RxD Bit 3, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_27*

Name                    MIO_PIN_27_REG
Relative Address        0x0000076C
Absolute Address        0xF800076C
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 27 Control

         Register MIO_PIN_27_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 27 (bank 0), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: SWDT Reset, Output
                                                       100: SDIO 1 IO Bit 3, Input/Output
                                                       101: SPI 1 Slave Select 2, Output
                                                       110: reserved
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 12, Output
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: Trace Port Data Bit 1, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 0 RGMII Rx Control, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_28*

Name                    MIO_PIN_28_REG
Relative Address        0x00000770
Absolute Address        0xF8000770
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 28 Control

         Register MIO_PIN_28_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 28 (bank 0), Input/Output
                                                       001: CAN 1 Tx, Output
                                                       010: I2C 1 Serial Clock, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 Clock, Input/Output
                                                       101: SPI 0 Serial Clock, Input/Output
                                                       110: TTC 1 Wave, Output
                                                       111: UART 1 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 13, Output
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Data Bit 4, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII Tx Clock, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_29*

Name                    MIO_PIN_29_REG
Relative Address        0x00000774
Absolute Address        0xF8000774
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 29 Control

         Register MIO_PIN_29_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 29 (bank 0), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 Command, Input/Output
                                                       101: SPI 0 MISO, Input/Output
                                                       110: TTC 1 Clock, Input
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 14, Output
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Direction, Input
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII TxD Bit 0, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_30*

Name                    MIO_PIN_30_REG
Relative Address        0x00000778
Absolute Address        0xF8000778
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 30 Control

         Register MIO_PIN_30_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 30 (bank 0), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 0, Input/Output
                                                       101: SPI 0 Slave Select 0, Input/Output
                                                       110: TTC 0 Wave, Output
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 15, Output
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Stop, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII TxD Bit 1, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_31*

Name                    MIO_PIN_31_REG
Relative Address        0x0000077C
Absolute Address        0xF800077C
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 31 Control

         Register MIO_PIN_31_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 31 (bank 0), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 1, Input/Output
                                                       101: SPI 0 Slave Select 1, Output
                                                       110: TTC 0 Clock, Input
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 16, Output
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Next, Input
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII TxD Bit 2, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_32*

Name                    MIO_PIN_32_REG
Relative Address        0x00000780
Absolute Address        0xF8000780
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 32 Control

         Register MIO_PIN_32_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 32 (bank 1), Input/Output
                                                       001: CAN 1 Tx, Output
                                                       010: I2C 1 Serial Clock, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 2, Input/Output
                                                       101: SPI 0 Slave Select 2, Output
                                                       110: reserved
                                                       111: UART 1 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 17, Output
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Data Bit 0, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII TxD Bit 3, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_33*

Name                    MIO_PIN_33_REG
Relative Address        0x00000784
Absolute Address        0xF8000784
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 33 Control

         Register MIO_PIN_33_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 33 (Bank 1), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 3, Input/Output
                                                       101: SPI 0 MOSI, Input/Output
                                                       110: reserved
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 18, Output
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Data Bit 1, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII Tx Control, Output
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_34*

Name                    MIO_PIN_34_REG
Relative Address        0x00000788
Absolute Address        0xF8000788
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 34 Control

         Register MIO_PIN_34_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 34 (bank 1), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: PJTAG TDI, Input
                                                       100: SDIO 1 IO Bit 0, Input/Output
                                                       101: SPI 1 MOSI, Input/Output
                                                       110: reserved
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 19, Output
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Data Bit 2, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII Rx Clock, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_35*

Name                    MIO_PIN_35_REG
Relative Address        0x0000078C
Absolute Address        0xF800078C
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 35 Control

         Register MIO_PIN_35_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 35 (bank 1), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: PJTAG TDO, Output
                                                       100: SDIO 1 Command, Input/Output
                                                       101: SPI 1 MISO, Input/Output
                                                       110: reserved
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 20, Output
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Data Bit 3, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII RxD data Bit 0, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_36*

Name                    MIO_PIN_36_REG
Relative Address        0x00000790
Absolute Address        0xF8000790
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 36 Control

         Register MIO_PIN_36_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 36 (bank 1), Input/Output
                                                       001: CAN 1 Tx, Output
                                                       010: I2C 1 Serial Clock, Input/Output
                                                       011: PJTAG TCK, Input
                                                       100: SDIO 1 Clock, Input/Output
                                                       101: SPI 1 Clock, Input/Output
                                                       110: reserved
                                                       111: UART 1 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 21, Output
                                                       10: reserved
                                                       11: SDIO
                                                       0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Clock, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII Data Bit 1
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_37*

Name                    MIO_PIN_37_REG
Relative Address        0x00000794
Absolute Address        0xF8000794
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 37 Control

         Register MIO_PIN_37_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 37 (bank 1), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: PJTAG TMS, Input
                                                       100: SDIO 1 IO Bit 1, Input/Output
                                                       101: SPI 1 Slave Select 0, Input/Output
                                                       110: reserved
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 22, Output
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Data Bit 5, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII RxD Data Bit 2, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_38*

Name                    MIO_PIN_38_REG
Relative Address        0x00000798
Absolute Address        0xF8000798
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 38 Control

         Register MIO_PIN_38_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 38 (bank 1), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: SWDT Clock, Input
                                                       100: SDIO 1 IO Bit 2, Input/Output
                                                       101: SPI 1 Slave Select 1, Output
                                                       110: reserved
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 23, Output
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Data Bit 6, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII RxD Data Bit 3, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_39*

Name                    MIO_PIN_39_REG
Relative Address        0x0000079C
Absolute Address        0xF800079C
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 39 Control

         Register MIO_PIN_39_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 39 (bank 1), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: SWDT Reset, Output
                                                       100: SDIO 1 IO Bit 3, Input/Output
                                                       101: SPI 1 Slave Select 2, Output
                                                       110: reserved
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: SRAM/NOR Address Bit 24, Output
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 0 ULPI Data Bit 7, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: Ethernet 1 RGMII Rx Control, Input
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_40*

Name                    MIO_PIN_40_REG
Relative Address        0x000007A0
Absolute Address        0xF80007A0
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 40 Control

         Register MIO_PIN_40_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 40 (bank 1), Input/Output
                                                       001: CAN 1 Tx, Output
                                                       010: I2C 1 Serial Clock, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 Clock, Input/Output
                                                       101: SPI 0 Serial Clock, Input/Output
                                                       110: TTC 1 Wave, Output
                                                       111: UART 1 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Data Bit 4, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_41*

Name                    MIO_PIN_41_REG
Relative Address        0x000007A4
Absolute Address        0xF80007A4
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 41 Control

         Register MIO_PIN_41_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 41 (bank 1), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 Command, Input/Output
                                                       101: SPI 0 MISO, Input/Output
                                                       110: TTC 1 Clock, Input
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Direction, Input
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_42*

Name                    MIO_PIN_42_REG
Relative Address        0x000007A8
Absolute Address        0xF80007A8
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 42 Control

         Register MIO_PIN_42_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 42 (bank 1), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 0, Input/Output
                                                       101: SPI 0 Slave Select 0, Input/Output
                                                       110: TTC 0 Wave, Output
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Stop, Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1= Not Used
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_43*

Name                    MIO_PIN_43_REG
Relative Address        0x000007AC
Absolute Address        0xF80007AC
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 43 Control

         Register MIO_PIN_43_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 43 (bank 1), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 1, Input/Output
                                                       101: SPI 0 Slave Select 1, Output
                                                       110: TTC 0 Clock, Input
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Next, Input
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_44*

Name                    MIO_PIN_44_REG
Relative Address        0x000007B0
Absolute Address        0xF80007B0
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 44 Control

         Register MIO_PIN_44_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 44 (bank 1), Input/Output
                                                       001: CAN 1 Tx, Output
                                                       010: I2C 1 Serial Clock, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 2, Input/Output
                                                       101: SPI 0 Slave Select 2, Output
                                                       110: reserved
                                                       111: UART 1 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Data Bit 0, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_45*

Name                    MIO_PIN_45_REG
Relative Address        0x000007B4
Absolute Address        0xF80007B4
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 45 Control

         Register MIO_PIN_45_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 45 (bank 1), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: reserved
                                                       100: SDIO 0 IO Bit 3, Input/Output
                                                       101: SPI 0 MOSI, Input/Output
                                                       110: reserved
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Data Bit 1, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_46*

Name                    MIO_PIN_46_REG
Relative Address        0x000007B8
Absolute Address        0xF80007B8
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 46 Control

         Register MIO_PIN_46_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 46 (bank 1), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: PJTAG TDI, Input
                                                       100: SDIO 1 IO Bit 0, Input/Output
                                                       101: SPI 1 MOSI, Input/Output
                                                       110: reserved
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Data Bit 2, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_47*

Name                    MIO_PIN_47_REG
Relative Address        0x000007BC
Absolute Address        0xF80007BC
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 47 Control

         Register MIO_PIN_47_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 47 (bank 1), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: PJTAG TDO, Output
                                                       100: SDIO 1 Command, Input/Output
                                                       101: SPI 1 MISO, Input/Output
                                                       110: reserved
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Data Bit 3, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_48*

Name                    MIO_PIN_48_REG
Relative Address        0x000007C0
Absolute Address        0xF80007C0
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 48 Control

         Register MIO_PIN_48_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 48 (bank 1), Input/Output
                                                       001: CAN 1 Tx, Output
                                                       010: I2C 1 Serial Clock, Input/Output
                                                       011: PJTAG TCK, Input
                                                       100: SDIO 1 Clock, Input/Output
                                                       101: SPI 1 Serial Clock, Input/Output
                                                       110: reserved
                                                       111: UART 1 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Clock, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_49*

Name                    MIO_PIN_49_REG
Relative Address        0x000007C4
Absolute Address        0xF80007C4
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 49 Control

         Register MIO_PIN_49_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 49 (bank 1), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: PJTAG TMS, Input
                                                       100: SDIO 1 IO Bit 1, Input/Output
                                                       101: SPI 1 Select 0, Input/Output
                                                       110: reserved
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Data Bit 5, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_50*

Name                    MIO_PIN_50_REG
Relative Address        0x000007C8
Absolute Address        0xF80007C8
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 50 Control

         Register MIO_PIN_50_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 50 (bank 1), Input/Output
                                                       001: CAN 0 Rx, Input
                                                       010: I2C 0 Serial Clock, Input/Ouput
                                                       011: SWDT Clock, Input
                                                       100: SDIO 1 IO Bit 2, Input/Output
                                                       101: SPI 1 Slave Select 1, Output
                                                       110: reserved
                                                       111: UART 0 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Data Bit 6, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_51*

Name                    MIO_PIN_51_REG
Relative Address        0x000007CC
Absolute Address        0xF80007CC
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 51 Control

         Register MIO_PIN_51_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 51 (bank 1), Input/Output
                                                       001: CAN 0 Tx, Output
                                                       010: I2C 0 Serial Data, Input/Output
                                                       011: SWDT Reset, Output
                                                       100: SDIO 1 IO Bit 3, Input/Output
                                                       101: SPI 1 Slave Select 2, Output
                                                       110: reserved
                                                       111: UART 0 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: USB 1 ULPI Data Bit 7, Input/Output
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_52*

Name                    MIO_PIN_52_REG
Relative Address        0x000007D0
Absolute Address        0xF80007D0
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 52 Control

         Register MIO_PIN_52_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 52 (bank 1), Input/Output
                                                       001: CAN 1 Tx, Output
                                                       010: I2C 1 Serial Clock, Input/Output
                                                       011: SWDT Clock, Input
                                                       100: MDIO 0 Clock, Output
                                                       101: MDIO 1 Clock, Output
                                                       110: reserved
                                                       111: UART 1 TxD, Output
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 0 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: reserved
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_PIN_53*

Name                    MIO_PIN_53_REG
Relative Address        0x000007D4
Absolute Address        0xF80007D4
Width                   32 bits
Access Type             rw
Reset Value             0x00001601
Description             MIO Pin 53 Control

         Register MIO_PIN_53_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:14     rw     0x0           reserved
DisableRcvr             13        rw     0x0           Operates the same as MIO_PIN_00[DisableRcvr]
PULLUP                  12        rw     0x1           Operates the same as MIO_PIN_00[PULLUP]
IO_Type                 11:9      rw     0x3           Operates the same as MIO_PIN_00[IO_Type]
Speed                   8         rw     0x0           Operates the same as MIO_PIN_00[Speed]
L3_SEL                  7:5       rw     0x0           Level 3 Mux Select
                                                       000: GPIO 53 (bank 1), Input/Output
                                                       001: CAN 1 Rx, Input
                                                       010: I2C 1 Serial Data, Input/Output
                                                       011: SWDT Reset, Output
                                                       100: MDIO 0 Data, Input/Output
                                                       101: MDIO 1 Data, Input/Output
                                                       110: reserved
                                                       111: UART 1 RxD, Input
L2_SEL                  4:3       rw     0x0           Level 2 Mux Select
                                                       00: Level 3 Mux
                                                       01: reserved
                                                       10: reserved
                                                       11: SDIO 1 Power Control, Output
L1_SEL                  2         rw     0x0           Level 1 Mux Select
                                                       0: Level 2 Mux
                                                       1: reserved
L0_SEL                  1         rw     0x0           Level 0 Mux Select
                                                       0: Level 1 Mux
                                                       1: reserved
TRI_ENABLE              0         rw     0x1           Operates the same as
                                                       MIO_PIN_00[TRI_ENABLE]

                   <-----  ------>Register (SLCR) MIO_LOOPBACK*

Name                    MIO_LOOPBACK_REG
Relative Address        0x00000804
Absolute Address        0xF8000804
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Loopback function within MIO

        Register MIO_LOOPBACK_REG Details

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:4      rw     0x0           reserved
I2C0_LOOP_I2C1          3         rw     0x0           I2C Loopback Control.
                                                       0 = Connect I2C inputs according to MIO
                                                       mapping.
                                                       1 = Loop I2C 0 outputs to I2C 1 inputs, and I2C 1
                                                       outputs
                                                       to I2C 0 inputs.
CAN0_LOOP_CAN1          2         rw     0x0           CAN Loopback Control.
                                                       0 = Connect CAN inputs according to MIO
                                                       mapping.
                                                       1 = Loop CAN 0 Tx to CAN 1 Rx, and CAN 1 Tx
                                                       to CAN 0 Rx.
UA0_LOOP_UA1            1         rw     0x0           UART Loopback Control.
                                                       0 = Connect UART inputs according to MIO
                                                       mapping.
                                                       1 = Loop UART 0 outputs to UART 1 inputs, and
                                                       UART 1 outputs to UART 0 inputs.
                                                       RXD/TXD cross-connected.
                                                       RTS/CTS cross-connected.
                                                       DSR, DTR, DCD and RI not used.
SPI0_LOOP_SPI1          0         rw     0x0           SPI Loopback Control.
                                                       0 = Connect SPI inputs according to MIO
                                                       mapping.
                                                       1 = Loop SPI 0 outputs to SPI 1 inputs, and SPI 1
                                                       outputs to SPI 0 inputs.
                                                       The other SPI core will appear on the LS Slave
                                                       Select.

                   <-----  ------>Register (SLCR) MIO_MST_TRI0*

Name                     MIO_MST_TRI0_REG
Relative Address         0x0000080C
Absolute Address         0xF800080C
Width                    32 bits
Access Type              rw
Reset Value              0xFFFFFFFF
Description              MIO pin Tri-state Enables, 31:0

        Register MIO_MST_TRI0_REG Details
        Parallel access to the master tri-state enables for MIO pins

      Field Name          Bits     Type    Reset Value                        Description
PIN_31_TRI               31        rw     0x1              Master Tri-state Enable for pin 31, active high
PIN_30_TRI               30        rw     0x1              Master Tri-state Enable for pin 30, active high
PIN_29_TRI               29        rw     0x1              Master Tri-state Enable for pin 29, active high
PIN_28_TRI               28        rw     0x1              Master Tri-state Enable for pin 28, active high
PIN_27_TRI               27        rw     0x1              Master Tri-state Enable for pin 27, active high
PIN_26_TRI               26        rw     0x1              Master Tri-state Enable for pin 26, active high
PIN_25_TRI               25        rw     0x1              Master Tri-state Enable for pin 25, active high
PIN_24_TRI               24        rw     0x1              Master Tri-state Enable for pin 24, active high
PIN_23_TRI               23        rw     0x1              Master Tri-state Enable for pin 23, active high
PIN_22_TRI               22        rw     0x1              Master Tri-state Enable for pin 22, active high
PIN_21_TRI               21        rw     0x1              Master Tri-state Enable for pin 21, active high
PIN_20_TRI               20        rw     0x1              Master Tri-state Enable for pin 20, active high
PIN_19_TRI               19        rw     0x1              Master Tri-state Enable for pin 19, active high
PIN_18_TRI               18        rw     0x1              Master Tri-state Enable for pin 18, active high
PIN_17_TRI               17        rw     0x1              Master Tri-state Enable for pin 17, active high
PIN_16_TRI               16        rw     0x1              Master Tri-state Enable for pin 16, active high
PIN_15_TRI               15        rw     0x1              Master Tri-state Enable for pin 15, active high
PIN_14_TRI               14        rw     0x1              Master Tri-state Enable for pin 14, active high
PIN_13_TRI               13        rw     0x1              Master Tri-state Enable for pin 13, active high
PIN_12_TRI               12        rw     0x1              Master Tri-state Enable for pin 12, active high
PIN_11_TRI               11        rw     0x1              Master Tri-state Enable for pin 11, active high
PIN_10_TRI               10        rw     0x1              Master Tri-state Enable for pin 10, active high
PIN_09_TRI               9         rw     0x1              Master Tri-state Enable for pin 9, active high

      Field Name          Bits     Type    Reset Value                         Description
PIN_08_TRI               8         rw     0x1               Master Tri-state Enable for pin 8, active high
PIN_07_TRI               7         rw     0x1               Master Tri-state Enable for pin 7, active high
PIN_06_TRI               6         rw     0x1               Master Tri-state Enable for pin 6, active high
PIN_05_TRI               5         rw     0x1               Master Tri-state Enable for pin 5, active high
PIN_04_TRI               4         rw     0x1               Master Tri-state Enable for pin 4, active high
PIN_03_TRI               3         rw     0x1               Master Tri-state Enable for pin 3, active high
PIN_02_TRI               2         rw     0x1               Master Tri-state Enable for pin 2, active high
PIN_01_TRI               1         rw     0x1               Master Tri-state Enable for pin 1, active high
PIN_00_TRI               0         rw     0x1               Master Tri-state Enable for pin 0, active high

                   <-----  ------>Register (SLCR) MIO_MST_TRI1*

Name                     MIO_MST_TRI1_REG
Relative Address         0x00000810
Absolute Address         0xF8000810
Width                    32 bits
Access Type              rw
Reset Value              0x003FFFFF
Description              MIO pin Tri-state Enables, 53:32

        Register MIO_MST_TRI1_REG Details
        Parallel access to the master tri-state enables for MIO pins

      Field Name          Bits     Type    Reset Value                         Description
reserved                 31:22     rw     0x0               reserved
PIN_53_TRI               21        rw     0x1               Master Tri-state Enable for pin 53, active high
PIN_52_TRI               20        rw     0x1               Master Tri-state Enable for pin 52, active high
PIN_51_TRI               19        rw     0x1               Master Tri-state Enable for pin 51, active high
PIN_50_TRI               18        rw     0x1               Master Tri-state Enable for pin 50, active high
PIN_49_TRI               17        rw     0x1               Master Tri-state Enable for pin 49, active high
PIN_48_TRI               16        rw     0x1               Master Tri-state Enable for pin 48, active high
PIN_47_TRI               15        rw     0x1               Master Tri-state Enable for pin 47, active high
PIN_46_TRI               14        rw     0x1               Master Tri-state Enable for pin 46, active high
PIN_45_TRI               13        rw     0x1               Master Tri-state Enable for pin 45, active high
PIN_44_TRI               12        rw     0x1               Master Tri-state Enable for pin 44, active high

      Field Name         Bits     Type   Reset Value                       Description
PIN_43_TRI              11        rw     0x1           Master Tri-state Enable for pin 43, active high
PIN_42_TRI              10        rw     0x1           Master Tri-state Enable for pin 42, active high
PIN_41_TRI              9         rw     0x1           Master Tri-state Enable for pin 41, active high
PIN_40_TRI              8         rw     0x1           Master Tri-state Enable for pin 40, active high
PIN_39_TRI              7         rw     0x1           Master Tri-state Enable for pin 39, active high
PIN_38_TRI              6         rw     0x1           Master Tri-state Enable for pin 38, active high
PIN_37_TRI              5         rw     0x1           Master Tri-state Enable for pin 37, active high
PIN_36_TRI              4         rw     0x1           Master Tri-state Enable for pin 36, active high
PIN_35_TRI              3         rw     0x1           Master Tri-state Enable for pin 35, active high
PIN_34_TRI              2         rw     0x1           Master Tri-state Enable for pin 34, active high
PIN_33_TRI              1         rw     0x1           Master Tri-state Enable for pin 33, active high
PIN_32_TRI              0         rw     0x1           Master Tri-state Enable for pin 32, active high

                   <-----  ------>Register (SLCR) SD0_WP_CD_SEL*

Name                    SD0_WP_CD_SEL_REG
Relative Address        0x00000830
Absolute Address        0xF8000830
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             SDIO 0 WP CD select

        Register SD0_WP_CD_SEL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:22     rw     0x0           reserved
SDIO0_CD_SEL            21:16     rw     0x0           SDIO 0 CD Select.
                                                       Values 53:0 select MIO input (any pin except bits
                                                       7 and 8)
                                                       Values 63:54 select EMIO input
reserved                15:6      rw     0x0           reserved
SDIO0_WP_SEL            5:0       rw     0x0           SDIO 0 WP Select.
                                                       Values 53:0 select MIO input (any pin except 7 and
                                                       8)
                                                       Values 63:54 select EMIO input

                   <-----  ------>Register (SLCR) SD1_WP_CD_SEL*

Name                    SD1_WP_CD_SEL_REG
Relative Address        0x00000834
Absolute Address        0xF8000834
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             SDIO 1 WP CD select

        Register SD1_WP_CD_SEL_REG Details

      Field Name         Bits     Type    Reset Value                       Description
reserved                31:22     rw     0x0            reserved
SDIO1_CD_SEL            21:16     rw     0x0            SDIO 1 CD Select.
                                                        Values 53:0 select MIO input (any pin except bits
                                                        7 and 8)
                                                        Values 63:54 select EMIO input
reserved                15:6      rw     0x0            reserved
SDIO1_WP_SEL            5:0       rw     0x0            SDIO 1 WP Select.
                                                        Values 53:0 select MIO input (any pin except 7 and
                                                        8)
                                                        Values 63:54 select EMIO input

                   <-----  ------>Register (SLCR) LVL_SHFTR_EN*

Name                    LVL_SHFTR_EN_REG
Relative Address        0x00000900
Absolute Address        0xF8000900
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Level Shifters Enable

        Register LVL_SHFTR_EN_REG Details

      Field Name         Bits     Type    Reset Value                       Description
reserved                31:5      rw     0x0            Reserved. Writes are ignored, read data is zero.

      Field Name         Bits     Type   Reset Value                       Description
reserved                4         rw     0x0           Reserved. Do not modify.
USER_LVL_SHFTR_E        3:0       rw     0x0           Level shifter enable to drive signals between PS
N                                                      and PL.
                                                       0x0 = disable all level shifters
                                                       0xA = enable PS-to-PL level shifters
                                                       0xF = enable all level shifters
                                                       All other = reserved

                   <-----  ------>Register (SLCR) OCM_CFG*

Name                    OCM_CFG_REG
Relative Address        0x00000910
Absolute Address        0xF8000910
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             OCM Address Mapping

        Register OCM_CFG_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:5      rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                4         rw     0x0           Reserved. Do not modify.
RAM_HI                  3:0       rw     0x0           Maps the OCM RAM (in 64 KB sections) to the
                                                       high or low address space:
                                                       0: low address.
                                                       1: high address.
                                                       RAM_HI [0] is first 64 KB
                                                       RAM_HI [1] is second 64 KB
                                                       RAM_HI [2] is third 64 KB
                                                       RAM_HI [3] is fourth 64 KB
                                                       Refer to the OCM chapter for more details.

                   <-----  ------>Register (SLCR*) RESERVED*

Name                    RESERVED
Relative Address        0x00000A1C
Absolute Address        0xF8000A1C
Width                   32 bits
Access Type             rw
Reset Value             0x00010101
Description             Reserved

        Register RESERVED Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                23:22     rw     0x0           Reserved. Do not modify.
reserved                21        rw     0x0           Reserved. Do not modify.
reserved                20:19     rw     0x0           Reserved. Do not modify.
reserved                18:16     rw     0x1           Must be set to 2.
                                                       Any other value including the reset value may
                                                       lead to undefined behavior.
reserved                15:14     rw     0x0           Reserved. Do not modify.
reserved                13        rw     0x0           Reserved. Do not modify.
reserved                12:11     rw     0x0           Reserved. Do not modify.
reserved                10:8      rw     0x1           Must be set to 2.
                                                       Any other value including the reset value may
                                                       lead to undefined behavior.
reserved                7:6       rw     0x0           Reserved. Do not modify.
reserved                5         rw     0x0           Reserved. Do not modify.
reserved                4:3       rw     0x0           Reserved. Do not modify.
reserved                2:0       rw     0x1           Must be set to 2.
                                                       Any other value including the reset value may
                                                       lead to undefined behavior.

                   <-----  ------>Register (SLCR) GPIOB_CTRL*

Name                    GPIOB_CTRL_REG
Relative Address        0x00000B00
Absolute Address        0xF8000B00
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             PS IO Buffer Control

        Register GPIOB_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:12     rw     0x0            Reserved. Writes are ignored, read data is zero.
VREF_SW_EN              11        rw     0x0            Enables the VREF switch
                                                        0: internal
                                                        1: external
reserved                10        rw     0x0            Reserved. Do not modify.
reserved                9         rw     0x0            Reserved. Do not modify.
reserved                8         rw     0x0            Reserved. Do not modify.
reserved                7         rw     0x0            Reserved. Do not modify.
VREF_SEL                6:4       rw     0x0            Specifies GPIO VREF Selection
                                                        000: VREF = Disabled
                                                        001: VREF = 0.9V
                                                        Other values reserved
reserved                3         rw     0x0            Reserved. Do not modify.
reserved                2         rw     0x0            Reserved. Do not modify.
reserved                1         rw     0x0            Reserved. Do not modify.
VREF_EN                 0         rw     0x0            Enables VREF internal generator

                   <-----  ------>Register (SLCR) GPIOB_CFG_CMOS18*

Name                    GPIOB_CFG_CMOS18_REG
Relative Address        0x00000B04
Absolute Address        0xF8000B04
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             MIO GPIOB CMOS 1.8V config

        Register GPIOB_CFG_CMOS18_REG Details
        The only allowed values for this register are 0x00000000 (reset value) and 0x0C301166 (normal operation)

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:28     rw     0x0            Reserved. Writes are ignored, read data is zero.
reserved                27:25     rw     0x0            Reserved. Do not modify.
reserved                24:22     rw     0x0            Reserved. Do not modify.
reserved                21:19     rw     0x0            Reserved. Do not modify.

      Field Name         Bits     Type   Reset Value                      Description
reserved                18:16     rw     0x0            Reserved. Do not modify.
reserved                15:12     rw     0x0            Reserved. Do not modify.
reserved                11:8      rw     0x0            Reserved. Do not modify.
reserved                7:4       rw     0x0            Reserved. Do not modify.
reserved                3:0       rw     0x0            Reserved. Do not modify.

                   <-----  ------>Register (SLCR) GPIOB_CFG_CMOS25*

Name                    GPIOB_CFG_CMOS25_REG
Relative Address        0x00000B08
Absolute Address        0xF8000B08
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             MIO GPIOB CMOS 2.5V config

        Register GPIOB_CFG_CMOS25_REG Details
        The only allowed values for this register are 0x00000000 (reset value) and 0x0C301100 (normal operation)

      Field Name         Bits     Type   Reset Value                      Description
reserved                31:28     rw     0x0            Reserved. Writes are ignored, read data is zero.
reserved                27:25     rw     0x0            Reserved. Do not modify.
reserved                24:22     rw     0x0            Reserved. Do not modify.
reserved                21:19     rw     0x0            Reserved. Do not modify.
reserved                18:16     rw     0x0            Reserved. Do not modify.
reserved                15:12     rw     0x0            Reserved. Do not modify.
reserved                11:8      rw     0x0            Reserved. Do not modify.
reserved                7:4       rw     0x0            Reserved. Do not modify.
reserved                3:0       rw     0x0            Reserved. Do not modify.

                   <-----  ------>Register (SLCR) GPIOB_CFG_CMOS33*

Name                    GPIOB_CFG_CMOS33_REG
Relative Address        0x00000B0C
Absolute Address        0xF8000B0C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             MIO GPIOB CMOS 3.3V config

        Register GPIOB_CFG_CMOS33_REG Details
        The only allowed values for this register are 0x00000000 (reset value) and 0x0C301166 (normal operation)

      Field Name         Bits     Type    Reset Value                      Description
reserved                31:28     rw     0x0             Reserved. Writes are ignored, read data is zero.
reserved                27:25     rw     0x0             Reserved. Do not modify.
reserved                24:22     rw     0x0             Reserved. Do not modify.
reserved                21:19     rw     0x0             Reserved. Do not modify.
reserved                18:16     rw     0x0             Reserved. Do not modify.
reserved                15:12     rw     0x0             Reserved. Do not modify.
reserved                11:8      rw     0x0             Reserved. Do not modify.
reserved                7:4       rw     0x0             Reserved. Do not modify.
reserved                3:0       rw     0x0             Reserved. Do not modify.

                   <-----  ------>Register (SLCR) GPIOB_CFG_HSTL*

Name                    GPIOB_CFG_HSTL_REG
Relative Address        0x00000B14
Absolute Address        0xF8000B14
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             MIO GPIOB HSTL config

        Register GPIOB_CFG_HSTL_REG Details
        The only allowed values for this register are 0x00000000 (reset value) and 0x0C750077 (normal operation).
        You must provide a VREF or use the internal VREF generator.
        When setting the input to HSTL, you must ensure that
        VCCO_MIO is below 1.8V. If not, this will lead to long term damage to the IO.

      Field Name         Bits     Type    Reset Value                      Description
reserved                31:28     rw     0x0             Reserved. Writes are ignored, read data is zero.
reserved                27:25     rw     0x0             Reserved. Do not modify.
reserved                24:22     rw     0x0             Reserved. Do not modify.

      Field Name         Bits     Type   Reset Value                      Description
reserved                21:19     rw     0x0            Reserved. Do not modify.
reserved                18:16     rw     0x0            Reserved. Do not modify.
reserved                15:12     rw     0x0            Reserved. Do not modify.
reserved                11:8      rw     0x0            Reserved. Do not modify.
reserved                7:4       rw     0x0            Reserved. Do not modify.
reserved                3:0       rw     0x0            Reserved. Do not modify.

                   <-----  ------>Register (SLCR) GPIOB_DRVR_BIAS_CTRL*

Name                    GPIOB_DRVR_BIAS_CTRL_REG
Relative Address        0x00000B18
Absolute Address        0xF8000B18
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             MIO GPIOB Driver Bias Control

        Register GPIOB_DRVR_BIAS_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                      Description
RB_VCFG                 31        ro     0x0            Right Bank VCFG (Read Only)
RB_DRVR_BIAS            30:16     rw     0x0            Right Bank driver bias control
LB_VCFG                 15        ro     0x0            Left Bank VCFG (Read Only)
LB_DRVR_BIAS            14:0      rw     0x0            Left Bank driver bias control

                   <-----  ------>Register (SLCR) DDRIOB_ADDR0*

Name                    DDRIOB_ADDR0_REG
Relative Address        0x00000B40
Absolute Address        0xF8000B40
Width                   32 bits
Access Type             rw
Reset Value             0x00000800
Description             DDR IOB Config for A[14:0], CKE and DRST_B

        Register DDRIOB_ADDR0_REG Details

      Field Name         Bits   Type    Reset Value                        Description
reserved                31:12   rw     0x0            Reserved
PULLUP_EN               11      rw     0x1            enables pullup on output
                                                      0: no pullup
                                                      1: pullup enabled
OUTPUT_EN               10:9    rw     0x0            Enables output mode to enable output ties to
                                                      00: ibuf
                                                      01 and 10: reserved
                                                      11: obuf
TERM_DISABLE_MO         8       rw     0x0            Termination is used during read transactions and
DE                                                    may be disabled (automatically by hardware)
                                                      when there are no reads taking place through the
                                                      DDR Interface. Disabling termination reduces
                                                      power consumption.
                                                      0: termination always enabled
                                                      1: use 'dynamic_dci_ts' to disable termination
                                                      when not in use
                                                      NOTE: This bit must be 0 during DRAM
                                                      init/training. It may be set to 1 after init/training
                                                      completes.
IBUF_DISABLE_MOD        7       rw     0x0            Use ibuf_disable_into control ibuf
E                                                     0: ibuf is enabled
                                                      1: use ibuf_disable_in_to control enable
                                                      NOTE: This must be 0 during DRAM
                                                      init/training and can only be set to 1 after
                                                      init/training completes.
DCI_TYPE                6:5     rw     0x0            DCI Mode Selection:
                                                      00: DCI Disabled (DDR2/3L ADDR and CLOCK)
                                                      01: DCI Drive (LPDDR2)
                                                      10: reserved
                                                      11: DCI Termination (DDR2/3/3L DATA and
                                                      DIFF)
TERM_EN                 4       rw     0x0            Tri State Termination Enable:
                                                      0: disable
                                                      1: enable
DCI_UPDATE_B            3       rw     0x0            DCI Update Enable:
                                                      0: disable
                                                      1: enable

      Field Name         Bits     Type   Reset Value                       Description
INP_TYPE                2:1       rw     0x0           Input buffer control:
                                                       00: Input off (input signal to selected controller is
                                                       driven Low).
                                                       01: Vref based differential receiver for SSTL,
                                                       HSTL.
                                                       10: Differential input receiver.
                                                       11: LVCMOS receiver.
reserved                0         rw     0x0           Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_ADDR1*

Name                    DDRIOB_ADDR1_REG
Relative Address        0x00000B44
Absolute Address        0xF8000B44
Width                   32 bits
Access Type             rw
Reset Value             0x00000800
Description             DDR IOB Config for BA[2:0], ODT, CS_B, WE_B, RAS_B and CAS_B

        Register DDRIOB_ADDR1_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:12     rw     0x0           Reserved
PULLUP_EN               11        rw     0x1           enables pullup on output
                                                       0: no pullup
                                                       1: pullup enabled
OUTPUT_EN               10:9      rw     0x0           Enables output mode to enable output ties to
                                                       00: ibuf
                                                       01 and 10: reserved
                                                       11: obuf
TERM_DISABLE_MO         8         rw     0x0           Termination is used during read transactions and
DE                                                     may be disabled (automatically by hardware)
                                                       when there are no reads taking place through the
                                                       DDR Interface. Disabling termination reduces
                                                       power consumption.
                                                       0: termination always enabled
                                                       1: use 'dynamic_dci_ts' to disable termination
                                                       when not in use
                                                       NOTE: This bit must be 0 during DRAM
                                                       init/training. It may be set to 1 after init/training
                                                       completes.

      Field Name         Bits     Type   Reset Value                        Description
IBUF_DISABLE_MOD        7         rw     0x0           Use ibuf_disable_into control ibuf
E                                                      0: ibuf is enabled
                                                       1: use ibuf_disable_in_to control enable
                                                       NOTE: This must be 0 during DRAM
                                                       init/training and can only be set to 1 after
                                                       init/training completes.
DCI_TYPE                6:5       rw     0x0           DCI Mode Selection:
                                                       00: DCI Disabled (DDR2/3L ADDR and CLOCK)
                                                       01: DCI Drive (LPDDR2)
                                                       10: reserved
                                                       11: DCI Termination (DDR2/3/3L DATA and
                                                       DIFF)
TERM_EN                 4         rw     0x0           Tri State Termination Enable:
                                                       0: disable
                                                       1: enable
DCI_UPDATE_B            3         rw     0x0           DCI Update Enable:
                                                       0: disable
                                                       1: enable
INP_TYPE                2:1       rw     0x0           Input buffer control:
                                                       00: Input off (input signal to selected controller is
                                                       driven Low).
                                                       01: Vref based differential receiver for SSTL,
                                                       HSTL.
                                                       10: Differential input receiver.
                                                       11: LVCMOS receiver.
reserved                0         rw     0x0           Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_DATA0*

Name                    DDRIOB_DATA0_REG
Relative Address        0x00000B48
Absolute Address        0xF8000B48
Width                   32 bits
Access Type             rw
Reset Value             0x00000800
Description             DDR IOB Config for Data 15:0

        Register DDRIOB_DATA0_REG Details

      Field Name         Bits   Type    Reset Value                        Description
reserved                31:12   rw     0x0            Reserved
PULLUP_EN               11      rw     0x1            enables pullup on output
                                                      0: no pullup
                                                      1: pullup enabled
OUTPUT_EN               10:9    rw     0x0            Enables output mode to enable output ties to
                                                      00: ibuf
                                                      01 and 10: reserved
                                                      11: obuf
TERM_DISABLE_MO         8       rw     0x0            Termination is used during read transactions and
DE                                                    may be disabled (automatically by hardware)
                                                      when there are no reads taking place through the
                                                      DDR Interface. Disabling termination reduces
                                                      power consumption.
                                                      0: termination always enabled
                                                      1: use 'dynamic_dci_ts' to disable termination
                                                      when not in use
                                                      NOTE: This bit must be 0 during DRAM
                                                      init/training. It may be set to 1 after init/training
                                                      completes.
IBUF_DISABLE_MOD        7       rw     0x0            Use ibuf_disable_into control ibuf
E                                                     0: ibuf is enabled
                                                      1: use ibuf_disable_in_to control enable
                                                      NOTE: This must be 0 during DRAM
                                                      init/training and can only be set to 1 after
                                                      init/training completes.
DCI_TYPE                6:5     rw     0x0            DCI Mode Selection:
                                                      00: DCI Disabled (DDR2/3L ADDR and CLOCK)
                                                      01: DCI Drive (LPDDR2)
                                                      10: reserved
                                                      11: DCI Termination (DDR2/3/3L DATA and
                                                      DIFF)
TERM_EN                 4       rw     0x0            Tri State Termination Enable:
                                                      0: disable
                                                      1: enable
DCI_UPDATE_B            3       rw     0x0            DCI Update Enable:
                                                      0: disable
                                                      1: enable

      Field Name         Bits     Type   Reset Value                        Description
INP_TYPE                2:1       rw     0x0            Input buffer control:
                                                        00: Input off (input signal to selected controller is
                                                        driven Low).
                                                        01: Vref based differential receiver for SSTL,
                                                        HSTL.
                                                        10: Differential input receiver.
                                                        11: LVCMOS receiver.
reserved                0         rw     0x0            Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_DATA1*

Name                    DDRIOB_DATA1_REG
Relative Address        0x00000B4C
Absolute Address        0xF8000B4C
Width                   32 bits
Access Type             rw
Reset Value             0x00000800
Description             DDR IOB Config for Data 31:16

        Register DDRIOB_DATA1_REG Details

      Field Name         Bits     Type   Reset Value                        Description
reserved                31:12     rw     0x0            Reserved
PULLUP_EN               11        rw     0x1            enables pullup on output
                                                        0: no pullup
                                                        1: pullup enabled
OUTPUT_EN               10:9      rw     0x0            Enables output mode to enable output ties to
                                                        00: ibuf
                                                        01 and 10: reserved
                                                        11: obuf
TERM_DISABLE_MO         8         rw     0x0            Termination is used during read transactions and
DE                                                      may be disabled (automatically by hardware)
                                                        when there are no reads taking place through the
                                                        DDR Interface. Disabling termination reduces
                                                        power consumption.
                                                        0: termination always enabled
                                                        1: use 'dynamic_dci_ts' to disable termination
                                                        when not in use
                                                        NOTE: This bit must be 0 during DRAM
                                                        init/training. It may be set to 1 after init/training
                                                        completes.

      Field Name         Bits     Type   Reset Value                        Description
IBUF_DISABLE_MOD        7         rw     0x0           Use ibuf_disable_into control ibuf
E                                                      0: ibuf is enabled
                                                       1: use ibuf_disable_in_to control enable
                                                       NOTE: This must be 0 during DRAM
                                                       init/training and can only be set to 1 after
                                                       init/training completes.
DCI_TYPE                6:5       rw     0x0           DCI Mode Selection:
                                                       00: DCI Disabled (DDR2/3L ADDR and CLOCK)
                                                       01: DCI Drive (LPDDR2)
                                                       10: reserved
                                                       11: DCI Termination (DDR2/3/3L DATA and
                                                       DIFF)
TERM_EN                 4         rw     0x0           Tri State Termination Enable:
                                                       0: disable
                                                       1: enable
DCI_UPDATE_B            3         rw     0x0           DCI Update Enable:
                                                       0: disable
                                                       1: enable
INP_TYPE                2:1       rw     0x0           Input buffer control:
                                                       00: Input off (input signal to selected controller is
                                                       driven Low).
                                                       01: Vref based differential receiver for SSTL,
                                                       HSTL.
                                                       10: Differential input receiver.
                                                       11: LVCMOS receiver.
reserved                0         rw     0x0           Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_DIFF0*

Name                    DDRIOB_DIFF0_REG
Relative Address        0x00000B50
Absolute Address        0xF8000B50
Width                   32 bits
Access Type             rw
Reset Value             0x00000800
Description             DDR IOB Config for DQS 1:0

        Register DDRIOB_DIFF0_REG Details

      Field Name         Bits   Type    Reset Value                        Description
reserved                31:12   rw     0x0            Reserved
PULLUP_EN               11      rw     0x1            enables pullup on output
                                                      0: no pullup
                                                      1: pullup enabled
OUTPUT_EN               10:9    rw     0x0            Enables output mode to enable output ties to
                                                      00: ibuf
                                                      01 and 10: reserved
                                                      11: obuf
TERM_DISABLE_MO         8       rw     0x0            Termination is used during read transactions and
DE                                                    may be disabled (automatically by hardware)
                                                      when there are no reads taking place through the
                                                      DDR Interface. Disabling termination reduces
                                                      power consumption.
                                                      0: termination always enabled
                                                      1: use 'dynamic_dci_ts' to disable termination
                                                      when not in use
                                                      NOTE: This bit must be 0 during DRAM
                                                      init/training. It may be set to 1 after init/training
                                                      completes.
IBUF_DISABLE_MOD        7       rw     0x0            Use ibuf_disable_into control ibuf
E                                                     0: ibuf is enabled
                                                      1: use ibuf_disable_in_to control enable
                                                      NOTE: This must be 0 during DRAM
                                                      init/training and can only be set to 1 after
                                                      init/training completes.
DCI_TYPE                6:5     rw     0x0            DCI Mode Selection:
                                                      00: DCI Disabled (DDR2/3L ADDR and CLOCK)
                                                      01: DCI Drive (LPDDR2)
                                                      10: reserved
                                                      11: DCI Termination (DDR2/3/3L DATA and
                                                      DIFF)
TERM_EN                 4       rw     0x0            Tri State Termination Enable:
                                                      0: disable
                                                      1: enable
DCI_UPDATE_B            3       rw     0x0            DCI Update Enable:
                                                      0: disable
                                                      1: enable

      Field Name         Bits     Type   Reset Value                       Description
INP_TYPE                2:1       rw     0x0           Input buffer control:
                                                       00: Input off (input signal to selected controller is
                                                       driven Low).
                                                       01: Vref based differential receiver for SSTL,
                                                       HSTL.
                                                       10: Differential input receiver.
                                                       11: LVCMOS receiver.
reserved                0         rw     0x0           Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_DIFF1*

Name                    DDRIOB_DIFF1_REG
Relative Address        0x00000B54
Absolute Address        0xF8000B54
Width                   32 bits
Access Type             rw
Reset Value             0x00000800
Description             DDR IOB Config for DQS 3:2

        Register DDRIOB_DIFF1_REG Details

      Field Name         Bits     Type   Reset Value                       Description
reserved                31:12     rw     0x0           Reserved
PULLUP_EN               11        rw     0x1           enables pullup on output
                                                       0: no pullup
                                                       1: pullup enabled
OUTPUT_EN               10:9      rw     0x0           Enables output mode to enable output ties to
                                                       00: ibuf
                                                       01 and 10: reserved
                                                       11: obuf
TERM_DISABLE_MO         8         rw     0x0           Termination is used during read transactions and
DE                                                     may be disabled (automatically by hardware)
                                                       when there are no reads taking place through the
                                                       DDR Interface. Disabling termination reduces
                                                       power consumption.
                                                       0: termination always enabled
                                                       1: use 'dynamic_dci_ts' to disable termination
                                                       when not in use
                                                       NOTE: This bit must be 0 during DRAM
                                                       init/training. It may be set to 1 after init/training
                                                       completes.

      Field Name         Bits     Type   Reset Value                        Description
IBUF_DISABLE_MOD        7         rw     0x0           Use ibuf_disable_into control ibuf
E                                                      0: ibuf is enabled
                                                       1: use ibuf_disable_in_to control enable
                                                       NOTE: This must be 0 during DRAM
                                                       init/training and can only be set to 1 after
                                                       init/training completes.
DCI_TYPE                6:5       rw     0x0           DCI Mode Selection:
                                                       00: DCI Disabled (DDR2/3L ADDR and CLOCK)
                                                       01: DCI Drive (LPDDR2)
                                                       10: reserved
                                                       11: DCI Termination (DDR2/3/3L DATA and
                                                       DIFF)
TERM_EN                 4         rw     0x0           Tri State Termination Enable:
                                                       0: disable
                                                       1: enable
DCI_UPDATE_B            3         rw     0x0           DCI Update Enable:
                                                       0: disable
                                                       1: enable
INP_TYPE                2:1       rw     0x0           Input buffer control:
                                                       00: Input off (input signal to selected controller is
                                                       driven Low).
                                                       01: Vref based differential receiver for SSTL,
                                                       HSTL.
                                                       10: Differential input receiver.
                                                       11: LVCMOS receiver.
reserved                0         rw     0x0           Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_CLOCK*

Name                    DDRIOB_CLOCK_REG
Relative Address        0x00000B58
Absolute Address        0xF8000B58
Width                   32 bits
Access Type             rw
Reset Value             0x00000800
Description             DDR IOB Config for Clock Output

        Register DDRIOB_CLOCK_REG Details

      Field Name         Bits   Type    Reset Value                        Description
reserved                31:12   rw     0x0            Reserved
PULLUP_EN               11      rw     0x1            enables pullup on output
                                                      0: no pullup
                                                      1: pullup enabled
OUTPUT_EN               10:9    rw     0x0            Enables output mode to enable output ties to
                                                      00: ibuf
                                                      01 and 10: reserved
                                                      11: obuf
TERM_DISABLE_MO         8       rw     0x0            Termination is used during read transactions and
DE                                                    may be disabled (automatically by hardware)
                                                      when there are no reads taking place through the
                                                      DDR Interface. Disabling termination reduces
                                                      power consumption.
                                                      0: termination always enabled
                                                      1: use 'dynamic_dci_ts' to disable termination
                                                      when not in use
                                                      NOTE: This bit must be 0 during DRAM
                                                      init/training. It may be set to 1 after init/training
                                                      completes.
IBUF_DISABLE_MOD        7       rw     0x0            Use ibuf_disable_into control ibuf
E                                                     0: ibuf is enabled
                                                      1: use ibuf_disable_in_to control enable
                                                      NOTE: This must be 0 during DRAM
                                                      init/training and can only be set to 1 after
                                                      init/training completes.
DCI_TYPE                6:5     rw     0x0            DCI Mode Selection:
                                                      00: DCI Disabled (DDR2/3L ADDR and CLOCK)
                                                      01: DCI Drive (LPDDR2)
                                                      10: reserved
                                                      11: DCI Termination (DDR2/3/3L DATA and
                                                      DIFF)
TERM_EN                 4       rw     0x0            Tri State Termination Enable:
                                                      0: disable
                                                      1: enable
DCI_UPDATE_B            3       rw     0x0            DCI Update Enable:
                                                      0: disable
                                                      1: enable

      Field Name         Bits     Type    Reset Value                        Description
INP_TYPE                2:1       rw     0x0             Input buffer control:
                                                         00: Input off (input signal to selected controller is
                                                         driven Low).
                                                         01: Vref based differential receiver for SSTL,
                                                         HSTL.
                                                         10: Differential input receiver.
                                                         11: LVCMOS receiver.
reserved                0         rw     0x0             Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_DRIVE_SLEW_ADDR*

Name                    DDRIOB_DRIVE_SLEW_ADDR_REG
Relative Address        0x00000B5C
Absolute Address        0xF8000B5C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Drive and Slew controls for Address and Command pins of the DDR Interface

        Register DDRIOB_DRIVE_SLEW_ADDR_REG Details
        Value of this register is computed by EDK after taking into account the Silicon Revision and DDR Standard
        and can be found in the initialization TCL file or FSBL code. Values other than the one computed by EDK
        are not supported

      Field Name         Bits     Type    Reset Value                        Description
reserved                31:27     rw     0x0             Reserved. Do not modify.
reserved                26:24     rw     0x0             Reserved. Do not modify.
reserved                23:19     rw     0x0             Reserved. Do not modify.
reserved                18:14     rw     0x0             Reserved. Do not modify.
reserved                13:7      rw     0x0             Reserved. Do not modify.
reserved                6:0       rw     0x0             Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_DRIVE_SLEW_DATA*

Name                    DDRIOB_DRIVE_SLEW_DATA_REG
Relative Address        0x00000B60
Absolute Address        0xF8000B60
Width                   32 bits

Access Type             rw
Reset Value             0x00000000
Description             Drive and Slew controls for DQ pins of the DDR Interface

        Register DDRIOB_DRIVE_SLEW_DATA_REG Details
        Value of this register is computed by EDK after taking into account the Silicon Revision and DDR Standard
        and can be found in the initialization TCL file or FSBL code. Values other than the one computed by EDK
        are not supported

      Field Name         Bits     Type    Reset Value                      Description
reserved                31:27     rw     0x0             Reserved. Do not modify.
reserved                26:24     rw     0x0             Reserved. Do not modify.
reserved                23:19     rw     0x0             Reserved. Do not modify.
reserved                18:14     rw     0x0             Reserved. Do not modify.
reserved                13:7      rw     0x0             Reserved. Do not modify.
reserved                6:0       rw     0x0             Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_DRIVE_SLEW_DIFF*

Name                    DDRIOB_DRIVE_SLEW_DIFF_REG
Relative Address        0x00000B64
Absolute Address        0xF8000B64
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Drive and Slew controls for DQS pins of the DDR Interface

        Register DDRIOB_DRIVE_SLEW_DIFF_REG Details
        Value of this register is computed by EDK after taking into account the Silicon Revision and DDR Standard
        and can be found in the initialization TCL file or FSBL code. Values other than the one computed by EDK
        are not supported

      Field Name         Bits     Type    Reset Value                      Description
reserved                31:27     rw     0x0             Reserved. Do not modify.
reserved                26:24     rw     0x0             Reserved. Do not modify.
reserved                23:19     rw     0x0             Reserved. Do not modify.
reserved                18:14     rw     0x0             Reserved. Do not modify.
reserved                13:7      rw     0x0             Reserved. Do not modify.
reserved                6:0       rw     0x0             Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_DRIVE_SLEW_CLOCK*

Name                    DDRIOB_DRIVE_SLEW_CLOCK_REG
Relative Address        0x00000B68
Absolute Address        0xF8000B68
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Drive and Slew controls for Clock pins of the DDR Interface

        Register DDRIOB_DRIVE_SLEW_CLOCK_REG Details
        Value of this register is computed by EDK after taking into account the Silicon Revision and DDR Standard
        and can be found in the initialization TCL file or FSBL code. Values other than the one computed by EDK
        are not supported

      Field Name         Bits     Type    Reset Value                       Description
reserved                31:27     rw     0x0             Reserved. Do not modify.
reserved                26:24     rw     0x0             Reserved. Do not modify.
reserved                23:19     rw     0x0             Reserved. Do not modify.
reserved                18:14     rw     0x0             Reserved. Do not modify.
reserved                13:7      rw     0x0             Reserved. Do not modify.
reserved                6:0       rw     0x0             Reserved. Do not modify.

                   <-----  ------>Register (SLCR) DDRIOB_DDR_CTRL*

Name                    DDRIOB_DDR_CTRL_REG
Relative Address        0x00000B6C
Absolute Address        0xF8000B6C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             DDR IOB Buffer Control

        Register DDRIOB_DDR_CTRL_REG Details

      Field Name         Bits     Type    Reset Value                       Description
reserved                31:15     rw     0x0             reserved
reserved                14        rw     0x0             Reserved. Do not modify.
reserved                13        rw     0x0             Reserved. Do not modify.

      Field Name         Bits     Type   Reset Value                     Description
reserved                12        rw     0x0           Reserved. Do not modify.
reserved                11:10     rw     0x0           Reserved. Do not modify.
REFIO_EN                9         rw     0x0           Enables VRP,VRN
                                                       0: VRP/VRN not used
                                                       1: VRP/VRN used as refio
reserved                8:7       rw     0x0           Reserved. Do not modify.
VREF_EXT_EN             6:5       rw     0x0           Enables External VREF input
                                                       x0: Disable External VREF for lower 16 bits
                                                       x1: Enable External VREF for lower 16 bits
                                                       0x: Disable External VREF for upper 16 bits
                                                       1x: Enable External VREF for upper 16 bits
VREF_SEL                4:1       rw     0x0           Specifies DDR IOB Vref generator output:
                                                       0001: VREF = 0.6V for LPDDR2 with 1.2V IO
                                                       0010: VREF = 0.675V for DDR3L with 1.35V IO
                                                       0100: VREF = 0.75V for DDR3 with 1.5V IO
                                                       1000: VREF = 0.90V for DDR2 with 1.8V IO
VREF_INT_EN             0         rw     0x0           Enables VREF internal generator

                   <-----  ------>Register (SLCR) DDRIOB_DCI_CTRL*

Name                    DDRIOB_DCI_CTRL_REG
Relative Address        0x00000B70
Absolute Address        0xF8000B70
Width                   32 bits
Access Type             rw
Reset Value             0x00000020
Description             DDR IOB DCI Config

        Register DDRIOB_DCI_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                     Description
reserved                31:28     rw     0x0           Reserved. Writes are ignored, read data is zero.
reserved                27        rw     0x0           Reserved. Do not modify.
reserved                26        rw     0x0           Reserved. Do not modify.
reserved                25        rw     0x0           Reserved. Do not modify.
reserved                24        rw     0x0           Reserved. Do not modify.
reserved                23        rw     0x0           Reserved. Do not modify.

      Field Name         Bits     Type   Reset Value                      Description
reserved                22        rw     0x0           Reserved. Do not modify.
reserved                21        rw     0x0           Reserved. Do not modify.
UPDATE_CONTROL          20        rw     0x0           DCI Update Mode. Use the values in the
                                                       Calibration Table.
PREF_OPT2               19:17     rw     0x0           DCI Calibration. Use the values in the Calibration
                                                       Table.
reserved                16        rw     0x0           Reserved
PREF_OPT1               15:14     rw     0x0           DCI Calibration. Use the values in the Calibration
                                                       Table.
NREF_OPT4               13:11     rw     0x0           DCI Calibration. Use the values in the Calibration
                                                       Table.
NREF_OPT2               10:8      rw     0x0           DCI Calibration. Use the values in the Calibration
                                                       Table.
NREF_OPT1               7:6       rw     0x0           DCI Calibration. Use the values in the Calibration
                                                       Table.
reserved                5         rw     0x1           Reserved. Do not modify.
reserved                4         rw     0x0           Reserved. Do not modify.
reserved                3         rw     0x0           Reserved. Do not modify.
reserved                2         rw     0x0           Reserved. Do not modify.
ENABLE                  1         rw     0x0           DCI System Enable. Set to 1 if any IOs in DDR IO
                                                       Bank use DCI Termination. DDR2, DDR3, DDR3L
                                                       and LPDDR2 (Silicon Revision 2.0+)
                                                       configurations require this bit set to 1
RESET                   0         rw     0x0           At least toggle once to initialize flops in DCI
                                                       system

                   <-----  ------>Register (SLCR) DDRIOB_DCI_STATUS*

Name                    DDRIOB_DCI_STATUS_REG
Relative Address        0x00000B74
Absolute Address        0xF8000B74
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             DDR IO Buffer DCI Status

        Register DDRIOB_DCI_STATUS_REG Details

      Field Name         Bits   Type    Reset Value                     Description
reserved                31:14   ro     0x0            Reserved. Writes are ignored, read data is zero.
DONE                    13      rw     0x0            DCI done signal
reserved                12      rw     0x0            Reserved. Do not modify.
reserved                11      rw     0x0            Reserved. Do not modify.
reserved                10      ro     0x0            Reserved. Do not modify.
reserved                9       ro     0x0            Reserved. Do not modify.
reserved                8       ro     0x0            Reserved. Do not modify.
reserved                7       ro     0x0            Reserved. Do not modify.
reserved                6       ro     0x0            Reserved. Do not modify.
reserved                5       ro     0x0            Reserved. Do not modify.
reserved                4:3     ro     0x0            Reserved. Do not modify.
reserved                2       ro     0x0            Reserved. Do not modify.
reserved                1       ro     0x0            Reserved. Do not modify.
LOCK                    0       ro     0x0            DCI Status input Read Only

<---- 
<====    ====>B.29 Static Memory Controller (SMCC)
Module Name             SMCC 
Software Name           XNANDPS
Base Address            0xE000E000 smcc
Description             Shared memory controller (pl353)
Vendor Info

                   Register Summary

    Register Name             Address       Width    Type      Reset Value             Description
SMCC_MEMC_STATUS_REG         0x00000000      13      ro         0x00000000    Operating and Interrupt Status
SMCC_MEMIF_CFG_REG           0x00000004      18      ro         0x00011205    SMC configuration information
SMCC_MEMC_CFG_SET_REG        0x00000008      7       wo         x             Enable interrupts and lower power state
SMCC_MEMC_CFG_CLR_REG        0x0000000C      7       wo         x             Disable interrupts and exit from low-power state
SMCC_DIRECT_CMD_REG          0x00000010      26      wo         x             Issue mem commands and register updates
SMCC_SET_CYCLES_REG          0x00000014      24      wo         x             Stage a write to a Cycle register
SMCC_SET_OPMODE_REG          0x00000018      16      mixed      x             Stage a write to an OpMode register
SMCC_REFRESH_PERIOD_0_REG    0x00000020      4       rw         0x00000000    Idle cycles between read/write bursts
SMCC_REFRESH_PERIOD_1_REG    0x00000024      4       rw         0x00000000    Insert idle cycles between bursts
SMCC_SRAM_CYCLES0_0_REG      0x00000100      21      ro         0x0002B3CC    SRAM/NOR chip select 0 timing, active
SMCC_OPMODE0_0_REG           0x00000104      32      ro         0xE2FE0800    SRAM/NOR chip select 0 OpCode, active
SMCC_SRAM_CYCLES0_1_REG      0x00000120      21      ro         0x0002B3CC    SRAM/NOR chip select 1 timing, active
SMCC_OPMODE0_1_REG           0x00000124      32      ro         0xE4FE0800    SRAM/NOR chip select 1 OpCode, active
SMCC_NAND_CYCLES1_0_REG      0x00000180      24      ro         0x0024ABCC    NAND Flash timing, active
SMCC_OPMODE1_0_REG           0x00000184      32      ro         0xE1FF0001    NAND Flash OpCode, active
SMCC_USER_STATUS_REG         0x00000200      8       ro         0x00000000    User Status Register
SMCC_USER_CONFIG_REG         0x00000204      8       wo         x             User Configuration Register
SMCC_ECC_STATUS_1_REG        0x00000400      30      ro         0x00000000    ECC Status and Clear Register 1
SMCC_ECC_MEMCFG_1_REG        0x00000404      13      rw         0x00000043    ECC Memory Configuation Register 1
SMCC_ECC_MEMCOMMAND1_1_REG   0x00000408      25      rw         0x01300080    ECC Memory Command 1 Register 1
SMCC_ECC_MEMCOMMAND2_1_REG   0x0000040C      25      rw         0x01E00585    ECC Memory Command 2 Register 1
SMCC_ECC_ADDR0_1_REG         0x00000410      32      ro         0x00000000    ECC Address 0 Register 1
SMCC_ECC_ADDR1_1_REG         0x00000414      24      ro         0x00000000    ECC Address 1 Register 1
SMCC_ECC_VALUE0_1_REG        0x00000418      32      ro         0x00000000    ECC Value 0 Register 1
SMCC_ECC_VALUE1_1_REG        0x0000041C      32      ro         0x00000000    ECC Value 1 Register 1
SMCC_ECC_VALUE2_1_REG        0x00000420      32      ro         0x00000000    ECC Value 2 Register 1
SMCC_ECC_VALUE3_1_REG        0x00000424      32      ro         0x00000000    ECC Value 3 Register 1

<-----  ------>Register (SMCC*) MEMC_STATUS    
Name                    SMCC_MEMC_STATUS_REG
Software Name           MEMC_STATUS
Relative Address        0x00000000
Absolute Address        0xE000E000
Width                   13 bits
Access Type             ro
Reset Value             0x00000000
Description             Operating and Interrupt Status

        Register SMCC_MEMC_STATUS_REG Details
        The read-only memc_status Register provides information on the configuration of the SMC and also the
        current state of the SMC. You cannot read this register in the Reset state

      Field Name         Bits     Type   Reset Value                        Description
raw_ecc_int1            12        ro     0x0             NAND Flash ECC interrupt raw status:
(RAW_ECC_INT1)                                           0: Not asserted
                                                         1: Asserted
reserved                11        ro     0x0             Reserved. Do not modify.
ecc_int1                10        ro     0x0             NAND Flash ECC interrupt status after
(ECC_INT1)                                               mask/enable:
                                                         0: Not asserted
                                                         1: Asserted
reserved                9         ro     0x0             Reserved. Do not modify.

        Field Name         Bits     Type   Reset Value                     Description
ecc_int1_en               8         ro     0x0           NAND Flash ECC interrupt enable setting:
(ECC_INT_EN1)                                            0: Masked
                                                         1: Enabled
reserved                  7         ro     0x0           Reserved. Do not modify.
raw_int_status1           6         ro     0x0           NAND Flash raw interrupt status before
(RAW_INT_STATUS1)                                        mask/enable:
                                                         0: Not asserted
                                                         1: Asserted
raw_int_status0           5         ro     0x0           SRAM/NOR raw interrupt raw status before the
(RAW_INT_STATUS0)                                        mask/enable:
                                                         0: Not asserted
                                                         1: Asserted
int_status1               4         ro     0x0           NAND Flash interrupt status after the
(INT_STATUS1)                                            mask/enable:
                                                         0: Not asserted
                                                         1: Asserted
int_status0               3         ro     0x0           SRAM/NOR interrupt status after the
(INT_STATUS0)                                            mask/enable :
                                                         0: Not asserted
                                                         1: Asserted
int_en1                   2         ro     0x0           NAND Flash interrupt enable status:
(INT_EN1)                                                0: Disabled
                                                         1: Enabled
int_en0                   1         ro     0x0           SRAM/NOR interface interrupt enable setting:
(INT_EN0)                                                0: Disabled
                                                         1: Enabled
state                     0         ro     0x0           SMC operating state:
(STATE)                                                  0: Normal
                                                         1: Low-power state

<-----  ------>Register (SMCC*) MEMIF_CFG    
Name                      SMCC_MEMIF_CFG_REG
Software Name             MEMC_IF_CONFIG
Relative Address          0x00000004
Absolute Address          0xE000E004
Width                     18 bits
Access Type               ro
Reset Value               0x00011205

Description              SMC configuration information

         Register SMCC_MEMIF_CFG_REG Details
         Provides information on the configuration of the memory interface. You cannot read this register in the
         Reset state. The state of this register cannot be changed.

      Field Name          Bits    Type     Reset Value                           Description
exclusive_monitors       17:16    ro      0x1             Return the number of exclusive access monitor
(EX_MONITORS)                                             resources that are implemented in the SMC.
                                                          b00: 0 monitors
                                                          b01: 1 monitor
                                                          b10: 2 monitors
                                                          b11: 4 monitors
reserved                 15      ro       0x0             Reserved
remap1                   14       ro      0x0             Return the value of the remap_1 input.
(REMAP1)
memory_width1            13:12   ro       0x1             The width of the NAND Flash interface can be 8
(MEMORY_WIDTH1)                                           or 16 bits.
                                                          00: 8 Bit Interface
                                                          01: 16 Bit Interface
memory_chips1            11:10    ro      0x0             The NAND Flash interface provides one chip
(MEMORY_CHIPS1)                                           select.

memory_type1             9:8     ro       0x2             SMC controller 1 supports the NAND Flash
(MEMORY_TYPE1)                                            interface with hardware assisted ECC.

reserved                 7        ro      0x0             Reserved
remap0                   6        ro      0x0             Return the value of the remap_0 input
(REMAP0)
memory_width0            5:4      ro      0x0             The width of the SRAM/NOR interface is 8 bits.
(MEMORY_WIDTH0)
memory_chips0            3:2     ro       0x1             The SRAM/NOR interface provides two chip
(MEMORY_CHIPS0)                                           selects. Reads as {0,1}

memory_type0             1:0     ro       0x1             SMC controller 0 supports the SRAM/NOR
(MEMORY_TYPE0)                                            interface.

<-----  ------>Register (SMCC*) MEMC_CFG_SET*    
Name                     SMCC_MEMC_CFG_SET_REG
Software Name            MEMC_SET_CONFIG
Relative Address         0x00000008
Absolute Address         0xE000E008
Width                   7 bits
Access Type             wo
Reset Value             x
Description             Enable interrupts and lower power state

        Register SMCC_MEMC_CFG_SET_REG Details
        The write-only memc_cfg_set enables the SMC to be changed to low-power state, and interrupts enabled.
        You cannot write to this register in the Reset state.

      Field Name         Bits    Type    Reset Value                       Description
ecc_int_enable1         6        wo     x                NAND Flash ECC interrupt enable:
(ECC_INT_ENABLE1)                                        0: No change
                                                         1: Enable
reserved                5        wo     x                Reserved. Do not modify.
reserved                4:3      wo     x                Reserved, write as zero.
low_power_req           2        wo     x                Put SMC into low-power mode when memory
(LOW_POWER_REQ)                                          interface goes idle:
                                                         0: No change
                                                         1: Enable low-power state
int_enable1             1        wo     x                NAND Flash interrupt enable:
(INT_ENABLE1)                                            0: No change
                                                         1: Enable
int_enable0             0        wo     x                SRAM/NOR interrupt enable:
(INT_ENABLE0)                                            0: No change
                                                         1: Enable

<-----  ------>Register (SMCC*) MEMC_CFG_CLR    
Name                    SMCC_MEMC_CFG_CLR_REG
Software Name           MEMC_CLR_CONFIG
Relative Address        0x0000000C
Absolute Address        0xE000E00C
Width                   7 bits
Access Type             wo
Reset Value             x
Description             Disable interrupts and exit from low-power state

        Register SMCC_MEMC_CFG_CLR_REG Details
        The write-only memc_cfg_clr enables the SMC to be moved out of the low-power state, and the interrupts
        disabled. You cannot write to this register in the Reset state.

      Field Name         Bits     Type   Reset Value                      Description
ecc_int_disable1        6         wo     x              NAND Flash ECC interrupt disable:
(ECC_INT_DISABLE1)                                      0: No change
                                                        1: Disable
reserved                5         wo     x              Reserved. Do not modify.
int_clr_1               4         wo     x              0: No effect
(INT_CLR1)                                              1: Clear SMC Interrupt 1 as an alternative to an
                                                        AXI read
int_clr_0               3         wo     x              0: No effect
(INT_CLR0)                                              1: Clear SMC Interrupt 0 as an alternative to an
                                                        AXI read
low_power_exit          2         wo     x              Exit low-power mode. The affect takes place
(LOW_POWER_EXIT)                                        when memory interface goes idle:
                                                        0: No change
                                                        1: Exit from low-power state
int_disable1            1         wo     x              NAND Flash interrupt disable:
(INT_DISABLE1)                                          0: No change
                                                        1: disable (apply mask)
int_disable0            0         wo     x              SRAM/NOR interrupt disable:
(INT_DISABLE0)                                          0: No change
                                                        1: disable (apply mask)

<-----  ------>Register (SMCC*) DIRECT_CMD    
Name                    SMCC_DIRECT_CMD_REG
Software Name           DIRECT_CMD
Relative Address        0x00000010
Absolute Address        0xE000E010
Width                   26 bits
Access Type             wo
Reset Value             x
Description             Issue mem commands and register updates

        Register SMCC_DIRECT_CMD_REG Details
        The write-only direct_cmd passes commands to the external memory, and controls the updating of the chip
        configuration registers with values held in the set_cycles Register and set_opmode Register. You cannot
        write to this register in either the Reset or low-power states.

       Field Name          Bits     Type    Reset Value                          Description
chip_select              25:23      wo     x                 Select register bank to update and enable chip
(CHIP_SELECT)                                                mode register access based on CMD_TYPE:
                                                             000: SRAM/NOR chip select 0.
                                                             001: SRAM/NOR chip select 1.
                                                             100: NAND Flash.
                                                             others: reserved.
cmd_type                 22:21      wo     x                 Select the command type:
(TYPE)                                                       00: UpdateRegs and AXI
                                                             01: ModeReg
                                                             10: UpdateRegs
                                                             11: ModeReg and UpdateRegs
reserved                 20         wo     x                 Reserved. Do not modify.
addr                     19:0       wo     x                 When cmd_type = UpdateRegs and AXI then:
(ADDR)                                                       Bits [15:0] are used to match wdata[15:0]
                                                             Bits [19:16] are reserved. Write as zero.
                                                             When cmd_type = ModeReg or ModeReg and
                                                             UpdateRegs, these bits map to the external
                                                             memory address bits [19:0].
                                                             When cmd_type = UpdateRegs, these bits are
                                                             reserved. Write as zero.

<-----  ------>Register (SMCC*) SET_CYCLES    
Name                     SMCC_SET_CYCLES_REG
Software Name            SET_CYCLES
Relative Address          0x00000014
Absolute Address         0xE000E014
Width                     24 bits
Access Type               wo
Reset Value               x
Description              Stage a write to a Cycle register

         Register SMCC_SET_CYCLES_REG Details
         This write-only register contains values that are written to the sram_cycles register or nand_cycles when
         the SMC receives a write to the Direct Command Register. You cannot write to this register in either the
         Reset or low-power states.

      Field Name         Bits   Type    Reset Value                     Description
Set_t6                  23:20   wo     x              Timing parameter for SRAM/NOR, bit 20 only
(SET_T6)                                              (other bits are ignored):
                                                      o For asynchronous multiplexed transfers this bit
                                                      controls when the SMC asserts we_n:
                                                      0: assert we_n two mclk cycles after asserting
                                                      cs_n.
                                                      1: assert we_n and cs_n together.
                                                      Timing parameter for NAND Flash, bits 23:20:
                                                      o Busy to RE timing (t_rr), minimum permitted
                                                      value = 0.
Set_t5                  19:17   wo     x              Timing parameter for SRAM/NOR:
(SET_T5)                                              o Turnaround time (t_ta), minimum value = 1.
                                                      Timing parameter for NAND Flash:
                                                      o ID read time (t_ar), mnimum value = 0.
Set_t4                  16:14   wo     x              Timing parameter for SRAM/NOR:
(SET_T4)                                              o Page cycle time (t_pc), minimum value = 1.
                                                      Timing parameter for NAND Flash:
                                                      o Page cycle time (t_clr), minimum value = 1.
Set_t3                  13:11   wo     x              Timing parameter for SRAM/NOR:
(SET_T3)                                              o Write Enable (t_wp) assertion delay, minimum
                                                      value = 1.
                                                      Timing parameter for NAND Flash:
                                                      o Write Enable (t_wp) deassertion delay,
                                                      minimum value = 1.
Set_t2                  10:8    wo     x              Timing parameter for SRAM/NOR:
(SET_T2)                                              o Output Enable (t_ceoe) assertion delay,
                                                      minimum value = 1.
                                                      Timing parameter for NAND Flash:
                                                      o REA (t_rea) assertion delay, minimum value = 1.
Set_t1                  7:4     wo     x              Timing parameter for SRAM/NOR and NAND
(SET_T1)                                              Flash:
                                                      Write cycle time, minimum value = 2.
Set_t0                  3:0     wo     x              Timing parameter for SRAM/NOR and NAND
(SET_T0)                                              Flash:
                                                      Read cycle time, minimum value = 2.

<-----  ------>Register (SMCC*) SET_OPMODE    
Name                    SMCC_SET_OPMODE_REG
Software Name           SET_OPMODE
Relative Address        0x00000018

Absolute Address           0xE000E018
Width                      16 bits
Access Type                mixed
Reset Value                x
Description                Stage a write to an OpMode register

          Register SMCC_SET_OPMODE_REG Details
          This write-only register is the holding register for the opmode<x>_<n> Registers. You cannot write to it in
          either the Reset or low-power states.

      Field Name            Bits     Type   Reset Value                         Description
reserved                   15:13     wo     x               Reserved. Do not modify.
set_bls                    12        wo     x               NAND Flash: reserved, write zero.
(SET_BLS)                                                   SRAM/NOR: Value written to the byte lane
                                                            strobe (bls) bit. This bit affects the assertion of the
                                                            byte-lane strobe outputs.
                                                            0: bls timing equals chip select timing. This is the
                                                            default setting.
                                                            1: bls timing equals we_n timing. This setting is
                                                            used for eight memories that have no bls_n
                                                            inputs. In this case, the bls_n output of the SMC is
                                                            connected to the we_n memory input.
set_adv                    11        wo     x               Contains the value to be written to the specific
(SET_ADV)                                                   SRAM chip opmode Register address valid (adv)
                                                            bit. The memory uses the address advance signal
                                                            adv_n when set.
                                                            For a NAND memory interface this bit is
                                                            reserved, and written as zero.
set_baa                    10        rw     x               NAND Flash: reserved, write zero.
(SET_BAA)                                                   SRAM/NOR: Value written burst address
                                                            advance (baa) bit. The memory uses the baa_n
                                                            signal when set.
set_wr_bl                  9:7       wo     x               NAND Flash: reserved, write zero.
(SET_WR_BL)                                                 SRAM/NORE: Value written for wr_bl :
                                                            000: 1 beat
                                                            001: 4 beats
                                                            010: 8 beats
                                                            011: 16 beats
                                                            100: 32 beats
                                                            101: continuous
                                                            others: reserved.
reserved                   6         wo     x               Reserved. Do not modify.

      Field Name          Bits    Type      Reset Value                      Description
set_rd_bl                5:3      wo        x             NAND Flash: reserved, write zero.
(SET_RD_BL)                                               SRAM/NOR: value written to opmode (rd_bl
                                                          field). Memory Burst Length:
                                                          000: 1 beat
                                                          001: 4 beats
                                                          010: 8 beats
                                                          011: 16 beats
                                                          100: 32 beats
                                                          101: continuous
                                                          others: reserved
reserved                 2        wo        x             Reserved. Do not modify.
set_mw                   1:0      wo        x             SRAM/NOR: mw= 00 (8-bit)
(SET_MW)                                                  NAND Flash: mw= 00 (8-bit) or 01 (16-bit)

<-----  ------>Register (SMCC*) REFRESH_PERIOD_0*    
Name                     SMCC_REFRESH_PERIOD_0_REG
Software Name            REFRESH_PERIOD_0
Relative Address         0x00000020
Absolute Address         0xE000E020
Width                    4 bits
Access Type              rw
Reset Value              0x00000000
Description              Idle cycles between read/write bursts

         Register SMCC_REFRESH_PERIOD_0_REG Details
         The read/write refresh_period_0 enables the SMC to insert idle cycles during consecutive bursts, that
         enables the PSRAM devices on memory interface 0, to initiate a refresh cycle. You cannot access this
         register in either the Reset or low-power states. Note:
         You can only access this register when you are using an SRAM memory interface.

      Field Name          Bits    Type      Reset Value                         Description
VAL                      3:0      rw        0x0              Set the number of consecutive memory bursts that
(MASK)                                                       are permitted, prior to the SMC deasserting chip
                                                             select to enable the PSRAM to initiate a refresh
                                                             cycle. The options are:
                                                             b0000: disable the insertion of idle cycles between
                                                             consecutive bursts
                                                             b0001: an idle cycle occurs after each burst
                                                             b0010: an idle cycle occurs after 2 consecutive
                                                             bursts
                                                             b0011: an idle cycle occurs after 3 consecutive
                                                             bursts
                                                             b0100: an idle cycle occurs after 4 consecutive
                                                             bursts
                                                             ...
                                                             b1111: an idle cycle occurs after 15 consecutive
                                                             bursts.

<-----  ------>Register (SMCC*) REFRESH_PERIOD_1*    
Name                     SMCC_REFRESH_PERIOD_1_REG
Software Name            REFRESH_PERIOD_1
Relative Address         0x00000024
Absolute Address         0xE000E024
Width                    4 bits
Access Type              rw
Reset Value              0x00000000
Description              Insert idle cycles between bursts

         Register SMCC_REFRESH_PERIOD_1_REG Details
         The read/write refresh_period_1 Register enables the SMC to insert idle cycles during consecutive bursts,
         that enables the PSRAM devices on memory interface 1, to initiate a refresh cycle

       Field Name         Bits     Type   Reset Value                        Description
VAL                      3:0       rw     0x0             Set the number of consecutive memory bursts that
(REFRESH_PERIOD_0)                                        are permitted, prior to the SMC deasserting chip
                                                          select to enable the PSRAM to initiate a refresh
                                                          cycle. The options are:
                                                          b0000: disable the insertion of idle cycles between
                                                          consecutive bursts
                                                          b0001: an idle cycle occurs after each burst
                                                          b0010: an idle cycle occurs after 2 consecutive
                                                          bursts
                                                          b0011: an idle cycle occurs after 3 consecutive
                                                          bursts
                                                          b0100: an idle cycle occurs after 4 consecutive
                                                          bursts
                                                          ...
                                                          b1111: an idle cycle occurs after 15 consecutive
                                                          bursts.

<-----  ------>Register (SMCC*) SRAM_CYCLES0_0*    
Name                     SMCC_SRAM_CYCLES0_0_REG
Software Name            IF0_CHIP_0_CONFIG
Relative Address         0x00000100
Absolute Address         0xE000E100
Width                    21 bits
Access Type              ro
Reset Value              0x0002B3CC
Description              SRAM/NOR chip select 0 timing, active

         Register SMCC_SRAM_CYCLES0_0_REG Details
         There is an instance of this register for each SRAM chip supported. You cannot read the read-only
         sram_cycles Register in the Reset state

       Field Name         Bits     Type   Reset Value                        Description
we_time                  20        ro     0x0             Asynchronous assertion, refer to SET_CYCLES
                                                          register.
t_tr                     19:17     ro     0x1             Turnaround time, refer to SET_CYCLES register.
t_pc                     16:14     ro     0x2             Page cycle time, refer to SET_CYCLES register.
t_wp                     13:11     ro     0x6             WE assertion delay, refer to SET_CYCLES register.
t_ceoe                   10:8      ro     0x3             OE assertion delay, refer to SET_CYCLES register.

        Field Name         Bits     Type   Reset Value                       Description
t_wc                      7:4       ro     0xC            Write cycle time, refer to SET_CYCLES register.
t_rc                      3:0       ro     0xC           Read cycle time, refer to SET_CYCLES register.

<-----  ------>Register (SMCC*) OPMODE0_0*    
Name                      SMCC_OPMODE0_0_REG
Software Name            OPMODE
Relative Address          0x00000104
Absolute Address         0xE000E104
Width                     32 bits
Access Type               ro
Reset Value               0xE2FE0800
Description               SRAM/NOR chip select 0 OpCode, active

         Register SMCC_OPMODE0_0_REG Details

        Field Name         Bits     Type   Reset Value                       Description
address_match             31:24     ro     0xE2          Return the value of this tie-off. This is the
(ADDRESS_MATCH)                                          comparison value for address bits [31:24] to
                                                         determine the chip that is selected.
address_mask              23:16     ro     0xFE          Return the value of this tie-off. This is the mask for
(ADDRESS)                                                address bits[31:24] to determine the chip that
                                                         must be selected. A logic 1 indicates the bit is used
                                                         for comparison.
reserved                  15:13     ro     0x0           Reserved. Do not modify.
reserved                 12         ro     0x0           Reserved. Do not modify.
reserved                 11         ro     0x1           Reserved. Do not modify.
baa                       10        ro     0x0           The memory uses the burst address advance
(BAA)                                                    signal, baa_n, when set. For a NAND memory
                                                         interface, this bit is reserved.
wr_bl                     9:7       ro     0x0           Selects the write burst lengths, see SET_OPMODE
(WR_BL)                                                  register.

reserved                 6          ro     0x0           Reserved. Do not modify.
rd_bl                     5:3       ro     0x0           Select memory burst lengths, see SET_OPMODE
(RD_BL)                                                  Register.

reserved                 2          ro     0x0           Reserved. Do not modify.
mw                        1:0       ro     0x0           Select data bus width (8 or 16), see SET_OPMODE
(MW)                                                     register.

<-----  ------>Register (SMCC*) SRAM_CYCLES0_1*    
Name                     SMCC_SRAM_CYCLES0_1_REG
Software Name            IF0_CHIP_1_CONFIG
Relative Address         0x00000120
Absolute Address         0xE000E120
Width                    21 bits
Access Type              ro
Reset Value              0x0002B3CC
Description              SRAM/NOR chip select 1 timing, active

         Register SMCC_SRAM_CYCLES0_1_REG Details
         There is an instance of this register for each SRAM chip supported. You cannot read the read-only
         sram_cycles Register in the Reset state

       Field Name         Bits     Type   Reset Value                       Description
we_time                  20        ro     0x0             Asynchronous assertion, refer to SET_CYCLES
                                                          register.
t_tr                     19:17     ro     0x1             Turnaround time, refer to SET_CYCLES register.
t_pc                     16:14     ro     0x2             Page cycle time, refer to SET_CYCLES register.
t_wp                     13:11     ro     0x6             WE assertion delay, refer to SET_CYCLES register.
t_ceoe                   10:8      ro     0x3             OE assertion delay, refer to SET_CYCLES register.
t_wc                     7:4       ro     0xC             Write cycle time, refer to SET_CYCLES register.
t_rc                     3:0       ro     0xC             Read cycle time, refer to SET_CYCLES register.

                    <-----  ------>Register (SMCC*) OPMODE0_1*

Name                     SMCC_OPMODE0_1_REG
Relative Address         0x00000124
Absolute Address         0xE000E124
Width                    32 bits
Access Type              ro
Reset Value              0xE4FE0800
Description              SRAM/NOR chip select 1 OpCode, active

          Register SMCC_OPMODE0_1_REG Details

        Field Name         Bits     Type   Reset Value                    Description
address_match             31:24     ro     0xE4          see 0x120
(OPMODE_ADDRESS
_MATCH)
address_mask              23:16     ro     0xFE          see 0x120
(OPMODE_ADDRESS)
burst_align               15:13     ro     0x0           reserved
(OPMODE_BURST_AL
IGN)
bls                       12        ro     0x0           reserved
(OPMODE_BLS)
adv                       11        ro     0x1           reserved
(OPMODE_ADV)
baa                       10        ro     0x0           The memory uses the burst address advance
(OPMODE_BAA)                                             signal, baa_n, when set.
                                                         For a NAND memory interface, this bit is
                                                         reserved.
wr_bl                     9:7       ro     0x0           Selects the write burst lengths, see SET_OPMODE
(OPMODE_WR_BL)                                           register.

wr_sync                   6         ro     0x0           SRAM/NOR interface operates in asynchronous
(OPMODE_WR_SYNC                                          mode
)
rd_bl                     5:3       ro     0x0           Select memory burst lengths, see SET_OPMODE
(OPMODE_RD_BL)                                           Register.

rd_sync                   2         ro     0x0           reserved
(OPMODE_RD_SYNC)
mw                        1:0       ro     0x0           Data bus width (8 or 16), see SET_OPMODE
(OPMODE_MW)                                              register.

<-----  ------>Register (SMCC*) NAND_CYCLES1_0*    
Name                      SMCC_NAND_CYCLES1_0_REG
Software Name             IF1_CHIP_0_CONFIG
Relative Address          0x00000180
Absolute Address          0xE000E180
Width                     24 bits
Access Type               ro
Reset Value               0x0024ABCC

Description               NAND Flash timing, active

         Register SMCC_NAND_CYCLES1_0_REG Details
         There is an instance of this register for each NAND chip supported. You cannot read the read-only
         nand_cycles Register in the Reset state

        Field Name         Bits     Type   Reset Value                       Description
t_rr                      23:20     ro     0x2           BUSY to RE, refer to SET_CYCLES register.
t_ar                      19:17     ro     0x2           ID read time, refer to SET_CYCLES register.
t_clr                     16:14     ro     0x2           Page cycle time, refer to SET_CYCLES register.
                                                         Status read time for NAND chip
                                                         configurations.Minimum permitted value = 0.
t_wp                      13:11     ro     0x5           WE deassertion delay, refer to SET_CYCLES
                                                         register.
t_rea                     10:8      ro     0x3           RE assertion delay, refer to SET_CYCLES register.
t_wc                      7:4       ro     0xC            Write cycle time, refer to SET_CYCLES register.
t_rc                      3:0       ro     0xC           Read cycle time, refer to SET_CYCLES register.

                     <-----  ------>Register (SMCC*) OPMODE1_0*

Name                      SMCC_OPMODE1_0_REG
Relative Address          0x00000184
Absolute Address         0xE000E184
Width                     32 bits
Access Type               ro
Reset Value               0xE1FF0001
Description               NAND Flash OpCode, active

         Register SMCC_OPMODE1_0_REG Details

        Field Name         Bits     Type   Reset Value                       Description
address_match             31:24     ro     0xE1          Return the value of this tie-off. This is the
(OPMODE_ADDRESS                                          comparison value for address bits [31:24] to
_MATCH)                                                  determine the chip that is selected.

address_mask              23:16     ro     0xFF          Return the value of this tie-off. This is the mask for
(OPMODE_ADDRESS)                                         address bits[31:24] to determine the chip that
                                                         must be selected. A logic 1 indicates the bit is used
                                                         for comparison.
reserved                  15:13     ro     0x0           Reserved. Do not modify.
reserved                 12         ro     0x0           Reserved. Do not modify.
reserved                 11         ro     0x0           Reserved. Do not modify.

      Field Name          Bits    Type     Reset Value                        Description
reserved                 10       ro      0x0              Reserved. Do not modify.
reserved                 9:7      ro      0x0              Reserved. Do not modify.
reserved                 6        ro      0x0              Reserved. Do not modify.
reserved                 5:3      ro      0x0              Reserved. Do not modify.
reserved                 2        ro      0x0              Reserved. Do not modify.
mw                       1:0      ro      0x1              Data bus width is 8 bits, see SET_OPMODE
(OPMODE_MW)                                                register.

<-----  ------>Register (SMCC*) USER_STATUS
Name                     SMCC_USER_STATUS_REG
Software Name            USER_STATUS
Relative Address         0x00000200
Absolute Address         0xE000E200
Width                    8 bits
Access Type              ro
Reset Value              0x00000000
Description              User Status Register

        Register SMCC_USER_STATUS_REG Details
        The user_status is read-only and returns the value of the user_status[7:0] signals. You can read this register
        in all operating states.

      Field Name          Bits    Type     Reset Value                        Description
user_status              7:0      ro      0x0              This value returns the state of the user_status[7:0]
(MASK)                                                     inputs.

<-----  ------>Register (SMCC*) USER_CONFIG    
Name                     SMCC_USER_CONFIG_REG
Software Name            USER_CONFIG
Relative Address         0x00000204
Absolute Address         0xE000E204
Width                    8 bits
Access Type              wo
Reset Value              x
Description              User Configuration Register

        Register SMCC_USER_CONFIG_REG Details
        The user_config
        is write-only and controls the status of the user_config[7:0] signals. You can write to this register in all
        operating states.

      Field Name           Bits     Type    Reset Value                        Description
user_config               7:0       wo     x                This value sets the state of the user_config[7:0]
(MASK)                                                      outputs.

<-----  ------>Register (SMCC*) ECC_STATUS_1    
Name                      SMCC_ECC_STATUS_1_REG
Software Name             IF1_ECC
Relative Address          0x00000400
Absolute Address          0xE000E400
Width                     30 bits
Access Type               ro
Reset Value               0x00000000
Description               ECC Status and Clear Register 1

        Register SMCC_ECC_STATUS_1_REG Details
        The ecc_status
        is read-only and contains status information for the ECC. Although this is a read-only register, the bottom
        five bits can be written to clear the corresponding interrupts.To clear the interrupt, you must write a 1 to
        the appropriate bit.

      Field Name         Bits   Type    Reset Value                       Description
ecc_read                29:25   ro     0x0            Read flags for ECC blocks. Indicate whether the
(ECC_READ)                                            stored ECC value for each block has been read
                                                      from memory:
                                                      0: not read
                                                      1: read
                                                      Bit [29] Extra block (if used).
                                                      Bit [28] Block 3.
                                                      Bit [27] Block 2.
                                                      Bit [26] Block 1.
                                                      Bit [25] Block 0.
ecc_can_correct         24:20   ro     0x0            Correctable flag for each ECC block:
(ECC_CAN_CORREC                                       0: not correctable error
T)                                                    1: correctable error
                                                      Bit [24] Extra block (if used).
                                                      Bit [23] Block 3.
                                                      Bit [22] Block 2.
                                                      Bit [21] Block 1.
                                                      Bit [20] Block 0.
ecc_fail                19:15   ro     0x0            Pass/fail flag for each ECC block
(ECC_FAIL)
ecc_value_valid         14:10   ro     0x0            Valid flag for each ECC block.
(ECC_VALID)
ecc_read_not_write      9       ro     0x0            ECC calcuation type:
(ECC_READ_NOT_W                                       0: write
RITE)                                                 1: read
ecc_last_status         8:7     ro     0x0            Last ECC result is updated after completing the
(ECC_LAST)                                            ECC calculation:
                                                      00: Completed successfully.
                                                      01: Unaligned Address, or out-of-range.
                                                      10: Data stop after incomplete block.
                                                      11: Data stopped but values not read/written
                                                      because of ecc_jump value.

      Field Name          Bits     Type   Reset Value                        Description
ecc_status               6         ro     0x0            Status of the ECC block:
(ECC_STATUS)                                             0: idle
                                                         1: busy
raw_int_status           5:0       ro     0x0            The interrupts are:
(ECC_STATUS_RAW_I                                        Bit [5] Abort.
NT_STATUS)                                               Bit [4] Extra block (if used).
                                                         Bit [3] Block 3.
                                                         Bit [2] Block 2.
                                                         Bit [1] Block 1.
                                                         Bit [0] Block 0.
                                                         To clear the interrupt, write a 1 to the bit.

                   <-----  ------>Register (SMCC*) ECC_MEMCFG_1

Name                     SMCC_ECC_MEMCFG_1_REG
Relative Address         0x00000404
Absolute Address         0xE000E404
Width                    13 bits
Access Type              rw
Reset Value              0x00000043
Description              ECC Memory Configuation Register 1

        Register SMCC_ECC_MEMCFG_1_REG Details
        The ecc_memcfg Register is read-write and contains information about the structure of the memory. Note;
        You must not write to this register while the ECC block is busy. You can read the current ECC block status
        from the ECC Status Register.

      Field Name          Bits     Type   Reset Value                        Description
ecc_extra_block_size     12:11     rw     0x0            The size of the extra block in memory after the last
(ECC_MEMCFG_ECC_                                         512 block:
EXTRA_BLOCK_SIZE)                                        00: 4 bytes
                                                         01: 8 bytes
                                                         10: 16 bytes
                                                         11: 32 bytes
                                                         Note: These bits are only present if you configure
                                                         the SMC to use the ECC Extra Block Enable
                                                         option.
ecc_extra_block          10        rw     0x0            If configured, this enables a small block for extra
(ECC_MEMCFG_ECC_                                         information after the last 512 bytes block in the
EXTRA_BLOCK)                                             page. Note: These bits are only present if the ECC
                                                         Extra Block Enable option is configured.

      Field Name         Bits   Type    Reset Value                      Description
ecc_int_abort           9       rw     0x0            Interrupt on ECC abort:
(ECC_MEMCFG_ECC_                                      0: don't assert
INT_ABORT)                                            1: assert
ecc_int_pass            8       rw     0x0            Interrupt when a correct ECC value is read from
(ECC_MEMCFG_ECC_                                      memory:
INT_PASS)                                             0: don't assert
                                                      1: assert
ecc_ignore_add_eight    7       rw     0x0            Use to indicate if A8 is output with the address,
(ECC_MEMCFG_IGN                                       required to find the aligned start of blocks:
ORE_ADD8)                                             0: A8 is output
                                                      1: A8 is not output
ecc_jump                6:5     rw     0x2            Indicate that the memory supports column
(ECC_MEMCFG_ECC_                                      change address commands:
JUMP)                                                 00: no jumping, reads and writes only occur at end
                                                      of page
                                                      01: jump using column change commands
                                                      10: jump using full command
                                                      11: reserved
ecc_read_end            4       rw     0x0            Indicate when ECC values are read from memory:
(ECC_MEMCFG_ECC_                                      0: ECC value for a block must be read
READ_END)                                             immediately after the block. Data access must
                                                      stop on a 512 byte boundary.
                                                      1: ECC values for all blocks are read at the end of
                                                      the page.
ecc_mode                3:2     rw     0x0            Specify the mode of the ECC block:
(ECC_MEMCFG_ECC_                                      00: bypassed
MODE)                                                 01: ECC values are calculated and made available
                                                      on the APB interface. But they are not read to or
                                                      written from memory.
                                                      10: ECC values and calculated and read/written
                                                      to memory. For a read, the ECC value is checked
                                                      and the result of the check is made available on
                                                      the APB interface.
                                                      11: reserved
page_size               1:0     rw     0x3            The number of 512 byte blocks in a page:
(ECC_MEMCFG_PAG                                       00: No 512 byte blocks. Reserved if an
E_SIZE)                                               ecc_extra_block is not configured and enabled.
                                                      01: One 512 byte block.
                                                      10: Two 512 byte blocks.
                                                      11: Four 512 byte blocks.

                   <-----  ------>Register (SMCC*) ECC_MEMCOMMAND1_1

Name                    SMCC_ECC_MEMCOMMAND1_1_REG
Relative Address        0x00000408
Absolute Address        0xE000E408
Width                   25 bits
Access Type             rw
Reset Value             0x01300080
Description             ECC Memory Command 1 Register 1

        Register SMCC_ECC_MEMCOMMAND1_1_REG Details
        The ecc_memcommand1
        is read-write and contains the commands that the ECC block uses to detect the start of an ECC operation.

      Field Name         Bits     Type   Reset Value                      Description
nand_rd_cmd_end_val     24        rw     0x1             Use the end command
id
(ECC_MEMCOMMAN
D1_RD_CMD_END_V
ALID)
nand_rd_cmd_end         23:16     rw     0x30            Use the NAND command to initiate a write
(ECC_MEMCOMMAN                                           (0x30).
D1_RD_CMD_END)
nand_rd_cmd             15:8      rw     0x0             Use the NAND command used to initiate a read
(ECC_MEMCOMMAN                                           (0x00).
D1_RD_CMD)
nand_wr_cmd             7:0       rw     0x80            Use the NAND command to initiate a write
(ECC_MEMCOMMAN                                           (0x80).
D1_WR_CMD)

                   <-----  ------>Register (SMCC*) ECC_MEMCOMMAND2_1

Name                    SMCC_ECC_MEMCOMMAND2_1_REG
Relative Address        0x0000040C
Absolute Address        0xE000E40C
Width                   25 bits
Access Type             rw
Reset Value             0x01E00585
Description             ECC Memory Command 2 Register 1

        Register SMCC_ECC_MEMCOMMAND2_1_REG Details
        The ecc_memcommand2 Register is read-write and contains the commands that the ECC block uses to
        access different parts of a NAND page. The reset value is suitable for ONFI 1.0 compliant devices

      Field Name         Bits     Type   Reset Value                      Description
nand_rd_col_change_e    24        rw     0x1            Use the end command
nd_valid
(ECC_MEMCOMMAN
D2_RD_COL_CHANG
E_END_VALID)
nand_rd_col_change_e    23:16     rw     0xE0           Use the NAND command to initiate a write.
nd
(ECC_MEMCOMMAN
D2_RD_COL_CHANG
E_END)
nand_rd_col_change      15:8      rw     0x5            Use the NAND command to initiate a read or
(ECC_MEMCOMMAN                                          Spare bits pointer command.
D2_RD_COL_CHANG
E)
nand_wr_col_change      7:0       rw     0x85           The NAND command used to initiate a write
(ECC_MEMCOMMAN
D2_WR_COL_CHAN
GE)

                   <-----  ------>Register (SMCC*) ECC_ADDR0_1*

Name                    SMCC_ECC_ADDR0_1_REG
Relative Address        0x00000410
Absolute Address        0xE000E410
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             ECC Address 0 Register 1

        Register SMCC_ECC_ADDR0_1_REG Details
        The ecc_addr0 Register is read-only and contains the lower 32 bits of the ECC address

      Field Name         Bits     Type   Reset Value                      Description
ecc_addr                31:0      ro     0x0            Address bits 31 to 0

<-----  ------>Register (SMCC*) ECC_ADDR1_1*    
Name                    SMCC_ECC_ADDR1_1_REG

Relative Address           0x00000414
Absolute Address           0xE000E414
Width                      24 bits
Access Type                ro
Reset Value                0x00000000
Description                ECC Address 1 Register 1

           Register SMCC_ECC_ADDR1_1_REG Details
           The ecc_addr1 Register is read-only and contains the upper 24 bits of the ECC address.

      Field Name            Bits     Type   Reset Value                         Description
ecc_addr                   23:0      ro     0x0             Address bits 55 to 32

                    <-----  ------>Register (SMCC*) ECC_VALUE0_1*

Name                       SMCC_ECC_VALUE0_1_REG
Relative Address           0x00000418
Absolute Address           0xE000E418
Width                      32 bits
Access Type                ro
Reset Value                0x00000000
Description                ECC Value 0 Register 1

           Register SMCC_ECC_VALUE0_1_REG Details
           The five ecc_value Registers are read-only and contain block information for the ECC. Note: Writing any
           value to an ecc_value Register clears the ecc_int bit.

      Field Name            Bits     Type   Reset Value                         Description
ecc_int                    31        ro     0x0             Interrupt flag for this value
(ECC_VALUE_INT)
ecc_valid                  30        ro     0x0             Indicate if this value is valid
(ECC_VALUE_VALID)
ecc_read                   29        ro     0x0             Indicate if the ECC value has been read from
(ECC_VALUE_READ)                                            memory

ecc_fail                   28        ro     0x0             Indicate if this value has failed
(ECC_VALUE_FAIL)
ecc_correct                27        ro     0x0             Indicate if this block is correctable
(ECC_VALUE_CORRE
CT)

      Field Name            Bits     Type   Reset Value                        Description
reserved                   26:24     ro     0x0            Reserved, read undefined
ecc_value                  23:0      ro     0x0            ECC value of check result for block, depending on
(ECC_VALUE)                                                ECC configuration

                    <-----  ------>Register (SMCC*) ECC_VALUE1_1*

Name                       SMCC_ECC_VALUE1_1_REG
Relative Address           0x0000041C
Absolute Address           0xE000E41C
Width                      32 bits
Access Type                ro
Reset Value                0x00000000
Description                ECC Value 1 Register 1

           Register SMCC_ECC_VALUE1_1_REG Details
           The five ecc_value Registers are read-only and contain block information for the ECC. Note: writing any
           value to an ecc_value Register clears the ecc_int bit.

      Field Name            Bits     Type   Reset Value                        Description
ecc_int                    31        ro     0x0            Interrupt flag for this value
(ECC_VALUE_INT)
ecc_valid                  30        ro     0x0            Indicate if this value is valid
(ECC_VALUE_VALID)
ecc_read                   29        ro     0x0            Indicate if the ECC value has been read from
(ECC_VALUE_READ)                                           memory

ecc_fail                   28        ro     0x0            Indicate if this value has failed
(ECC_VALUE_FAIL)
ecc_correct                27        ro     0x0            Indicate if this block is correctable
(ECC_VALUE_CORRE
CT)
reserved                   26:24     ro     0x0            Reserved, read undefined
ecc_value                  23:0      ro     0x0            ECC value of check result for block, depending on
(ECC_VALUE)                                                ECC configuration

                    <-----  ------>Register (SMCC*) ECC_VALUE2_1*

Name                       SMCC_ECC_VALUE2_1_REG
Relative Address           0x00000420

Absolute Address            0xE000E420
Width                       32 bits
Access Type                 ro
Reset Value                 0x00000000
Description                 ECC Value 2 Register 1

           Register SMCC_ECC_VALUE2_1_REG Details
           The five ecc_value Registers are read-only and contain block information for the ECC.
           Note: writing any value to an ecc_value Register clears the ecc_int bit.

      Field Name             Bits     Type    Reset Value                         Description
ecc_int                     31        ro     0x0              Interrupt flag for this value
(ECC_VALUE_INT)
ecc_valid                   30        ro     0x0              Indicate if this value is valid
(ECC_VALUE_VALID)
ecc_read                    29        ro     0x0              Indicate if the ECC value has been read from
(ECC_VALUE_READ)                                              memory

ecc_fail                    28        ro     0x0              Indicate if this value has failed
(ECC_VALUE_FAIL)
ecc_correct                 27        ro     0x0              Indicate if this block is correctable
(ECC_VALUE_CORRE
CT)
reserved                    26:24     ro     0x0              Reserved, read undefined
ecc_value                   23:0      ro     0x0              ECC value of check result for block, depending on
(ECC_VALUE)                                                   ECC configuration

                     <-----  ------>Register (SMCC*) ECC_VALUE3_1*
Name                        SMCC_ECC_VALUE3_1_REG
Relative Address            0x00000424
Absolute Address            0xE000E424
Width                       32 bits
Access Type                 ro
Reset Value                 0x00000000
Description                 ECC Value 3 Register 1

           Register SMCC_ECC_VALUE3_1_REG Details
           The five ecc_value Registers are read-only and contain block information for the ECC. Note: writing any
           value to an ecc_value Register clears the ecc_int bit.

      Field Name         Bits   Type    Reset Value                       Description
ecc_int                 31      ro     0x0            Interrupt flag for this value
(ECC_VALUE_INT)
ecc_valid               30      ro     0x0            Indicate if this value is valid
(ECC_VALUE_VALID)
ecc_read                29      ro     0x0            Indicate if the ECC value has been read from
(ECC_VALUE_READ)                                      memory

ecc_fail                28      ro     0x0            Indicate if this value has failed
(ECC_VALUE_FAIL)
ecc_correct             27      ro     0x0            Indicate if this block is correctable
(ECC_VALUE_CORRE
CT)
reserved                26:24   ro     0x0            Reserved, read undefined
ecc_value               23:0    ro     0x0            ECC value of check result for block, depending on
(ECC_VALUE)                                           ECC configuration

<---- 
<====    ====>B.30 SPI Controller (SPI)
Module Name             SPI
Software Name           XSPIPS
Base Address            0xE0006000 spi0
                        0xE0007000 spi1
Suffixes                0 1                        
Description             Serial Peripheral Interface
Vendor Info             Cadence SPI

                   Register Summary

    Register Name          Address         Width      Type   Reset Value             Description
SPI_CONFIG_REG              0x00000000         32      mixed     0x00020000    SPI configuration register
SPI_INT_STS_REG             0x00000004         32      mixed     0x00000004    SPI interrupt status register
SPI_INT_EN_REG              0x00000008         32      mixed     0x00000000    Interrupt Enable register
SPI_INT_DIS_REG             0x0000000C         32      mixed     0x00000000    Interrupt disable register
SPI_INT_MASK_REG            0x00000010         32      ro        0x00000000    Interrupt mask register
SPI_EN_REG                  0x00000014         32      mixed     0x00000000    SPI_Enable Register
SPI_DELAY_REG               0x00000018         32      rw        0x00000000    Delay Register
SPI_TX_DATA_REG             0x0000001C         32      wo        0x00000000    Transmit Data Register.
SPI_RX_DATA_REG             0x00000020         32      ro        0x00000000    Receive Data Register
SPI_SLAVE_IDLE_COUNT_REG    0x00000024         32      mixed     0x000000FF    Slave Idle Count Register
SPI_TX_THRES_REG            0x00000028         32      rw        0x00000001    TX_FIFO Threshold Register
SPI_RX_THRES_REG            0x0000002C         32      rw        0x00000001    RX FIFO Threshold Register
SPI_MOD_ID_REG              0x000000FC         32      ro        0x00090106    Module ID register

<-----  ------>Register (SPI*) CONFIG    
Name                    SPI_CONFIG_REG 
Software Name           CR
Relative Address        0x00000000
Absolute Address        spi0: 0xE0006000
                        spi1: 0xE0007000
Width                   32 bits
Access Type             mixed

Reset Value             0x00020000
Description             SPI configuration register

        Register SPI_CONFIG_REG Details

      Field Name         Bits    Type     Reset Value                        Description
reserved                31:18   ro       0x0            Reserved, read as zero, ignored on write.
Modefail_gen_en         17      rw       0x1            ModeFail Generation Enable
                                                        1: enable
                                                        0: disable
Man_start_com           16      wo       0x0            Manual Start Command
(MANSTRT)                                               1: start transmission of data
                                                        0: don't care
Man_start_en            15      rw       0x0             Manual Start Enable
                                                        1: enables manual start
                                                        0: auto mode
Manual_CS               14      rw       0x0             Manual CS
                                                        1: manual CS mode
                                                        0: auto mode
CS                      13:10   rw       0x0            Peripheral chip select lines (only valid if
                                                        Manual_CS=1)
                                                        xxx0 - slave 0 selected
                                                        xx01 - slave 1 selected
                                                        x011 - slave 2 selected
                                                        0111 - reserved
                                                        1111 - No slave selected
PERI_SEL                9       rw       0x0             Peripheral select decode
                                                         1: allow external 3-to-8 decode
                                                         0: only 1 of 3 selects
REF_CLK                 8       rw       0x0             Master reference clock select
                                                         1: not supported
                                                         0: use SPI REFERENCE CLOCK
reserved                7:6     rw       0x0            Reserved, read as zero, write with 00

      Field Name            Bits     Type     Reset Value                          Description
BAUD_RATE_DIV              5:3       rw       0x0             Master mode baud rate divisor controls the
                                                              amount the spi_ref_clk is divided inside the SPI
                                                              block
                                                              000: not supported
                                                              001: divide by 4
                                                              010: divide by 8
                                                              011: divide by 16
                                                              100: divide by 32
                                                              101: divide by 64
                                                              110: divide by 128
                                                              111: divide by 256
CLK_PH                     2         rw       0x0             Clock phase
(CPHA)                                                        1: the SPI clock is inactive outside the word
                                                              0: the SPI clock is active outside the word
CLK_POL                    1         rw       0x0             Clock polarity outside SPI word
(CPOL)                                                        1: the SPI clock is quiescent high
                                                              0: the SPI clock is quiescent low
MODE_SEL                   0         rw       0x0             Mode select
(MSTREN)                                                      1: the SPI is in master mode
                                                              0: the SPI is in slave mode

<-----  ------>Register (SPI*) INT_STS*    
Name                       SPI_INT_STS_REG 
Software Name              SR
Relative Address           0x00000004
Absolute Address           spi0: 0xE0006004
                           spi1: 0xE0007004
Width                      32 bits
Access Type                mixed
Reset Value                0x00000004
Description                SPI interrupt status register

         Register SPI_INT_STS_REG Details
         This register is set when the described event occurs and the interrupt is enabled in the mask register. When
         any of these bits are set the interrupt output is asserted high. In the default configuration, these bits are all
         cleared simultaneously by reading this register, though this may be configured for an individual
         write-one-to-clear scheme.

      Field Name         Bits   Type     Reset Value                         Description
reserved                31:7    ro       0x0           Reserved, read as zero, ignored on write.
TX_FIFO_underflow       6       wtc      0x0           TX FIFO underflow, write one to this bit location
(IXR_TXUF)                                             to clear.
                                                       1: underflow is detected
                                                       0: no underflow has been detected
RX_FIFO_full            5       wtc      0x0           RX FIFO full
(IXR_RXFULL)                                           1: FIFO is full
                                                       0: FIFO is not full
RX_FIFO_not_empty       4       wtc      0x0           RX FIFO not empty
(IXR_RXNEMPTY)                                         1: FIFO has more than or equal to THRESHOLD
                                                       entries
                                                       0: FIFO has less than RX THRESHOLD entries
TX_FIFO_full            3       wtc      0x0           TX FIFO full
(IXR_TXFULL)                                           1: FIFO is full
                                                       0: FIFO is not full
TX_FIFO_not_full        2       wtc      0x1           TX FIFO not full
(IXR_TXOW)                                             1: FIFO has less than THRESHOLD entries
                                                       0: FIFO has more than or equal toTHRESHOLD
                                                       entries
MODE_FAIL               1       wtc      0x0           Indicates the voltage on pin n_ss_in is
(IXR_MODF)                                             inconsistent with the SPI mode. Set =1 if n_ss_in is
                                                       low in master mode (multi-master contention) or
                                                       n_ss_in goes high during a transmission in slave
                                                       mode. These conditions will clear the spi_enable
                                                       bit and disable the SPI. This bit is reset only by a
                                                       system reset and cleared only when this register is
                                                       read.
                                                       ModeFail interrupt, write one to this bit location
                                                       to clear.
                                                       1: a mode fault has occurred
                                                       0: no mode fault has been detected
RX_OVERFLOW             0       wtc      0x0           Receive Overflow interrupt, write one to this bit
(IXR_RXOVR)                                            location to clear.
                                                       1: overflow occured
                                                       0: no overflow occurred

<-----  ------>Register (SPI*) INT_EN*    
Name                    SPI_INT_EN_REG 
Software Name           IER
Relative Address        0x00000008
Absolute Address        spi0: 0xE0006008
                        spi1: 0xE0007008
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Interrupt Enable register

        Register SPI_INT_EN_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:7      ro       0x0             Reserved, read as zero, ignored on write.
TX_FIFO_underflow       6         wo       0x0             TX FIFO underflow
(IXR_TXUF)                                                 enable
                                                           1: enable the interrupt
                                                           0: no effect
RX_FIFO_full            5         wo       0x0             RX FIFO full
(IXR_RXFULL)                                               enable
                                                           1: enable the interrupt
                                                           0: no effect
RX_FIFO_not_empty       4         wo       0x0             RX FIFO not empty
(IXR_RXNEMPTY)                                             enable
                                                           1: enable the interrupt
                                                           0: no effect
TX_FIFO_full            3         wo       0x0             TX FIFO full
(IXR_TXFULL)                                               enable
                                                           1: enable the interrupt
                                                           0: no effect
TX_FIFO_not_full        2         wo       0x0             TX FIFO not full
(IXR_TXOW)                                                 enable
                                                           1: enable the interrupt
                                                           0: no effect
MODE_FAIL               1         wo       0x0             ModeFail interrupt
(IXR_MODF)                                                 enable
                                                           1: enable the interrupt
                                                           0: no effect
RX_OVERFLOW             0         wo       0x0             Receive Overflow interrupt enable
(IXR_RXOVR)                                                1: enable the interrupt
                                                           0: no effect

<-----  ------>Register (SPI*) INT_DIS*
Name                    SPI_INT_DIS_REG 
Software Name           IDR
Relative Address        0x0000000C
Absolute Address        spi0: 0xE000600C
                        spi1: 0xE000700C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Interrupt disable register

        Register SPI_INT_DIS_REG Details

      Field Name         Bits     Type     Reset Value                         Description
reserved                31:7      ro      0x0               Reserved, read as zero, ignored on write.
TX_FIFO_underflow       6         wo      0x0               TX FIFO underflow
(IXR_TXUF)                                                  enable
                                                            1: disables the interrupt
                                                            0: no effect
RX_FIFO_full            5         wo      0x0               RX FIFO full
(IXR_RXFULL)                                                enable
                                                            1: disables the interrupt
                                                            0: no effect
RX_FIFO_not_empty       4         wo      0x0               RX FIFO not empty
(IXR_RXNEMPTY)                                              enable
                                                            1: disables the interrupt
                                                            0: no effect
TX_FIFO_full            3         wo      0x0               TX FIFO full
(IXR_TXFULL)                                                enable
                                                            1: disables the interrupt
                                                            0: no effect
TX_FIFO_not_full        2         wo      0x0               TX FIFO not full
(IXR_TXOW)                                                  enable
                                                            1: disables the interrupt
                                                            0: no effect

      Field Name         Bits     Type     Reset Value                      Description
MODE_FAIL               1         wo       0x0           ModeFail interrupt
(IXR_MODF)                                               enable
                                                         1: disables the interrupt
                                                         0: no effect
RX_OVERFLOW             0         wo       0x0           Receive Overflow interrupt enable
(IXR_RXOVR)                                              1: disables the interrupt
                                                         0: no effect

<-----  ------>Register (SPI*) INT_MASK*
Name                    SPI_INT_MASK_REG 
Software Name           IMR
Relative Address        0x00000010
Absolute Address        spi0: 0xE0006010
                        spi1: 0xE0007010
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Interrupt mask register

        Register SPI_INT_MASK_REG Details

      Field Name         Bits     Type     Reset Value                      Description
reserved                31:7      ro       0x0           Reserved, read as zero, ignored on write.
TX_FIFO_underflow       6         ro       0x0           TX FIFO underflow
(IXR_TXUF)                                               enable
                                                         1: interrupt is disabled
                                                         0: interrupt is enabled
RX_FIFO_full            5         ro       0x0           RX FIFO full
(IXR_RXFULL)                                             enable
                                                         1: interrupt is disabled
                                                         0: interrupt is enabled
RX_FIFO_not_empty       4         ro       0x0           RX FIFO not empty
(IXR_RXNEMPTY)                                           enable
                                                         1: interrupt is disabled
                                                         0: interrupt is enabled

      Field Name         Bits     Type     Reset Value                        Description
TX_FIFO_full            3         ro       0x0           TX FIFO full
(IXR_TXFULL)                                             enable
                                                         1: interrupt is disabled
                                                         0: interrupt is enabled
TX_FIFO_not_full        2         ro       0x0           TX FIFO not full
(IXR_TXOW)                                               enable
                                                         1: interrupt is disabled
                                                         0: interrupt is enabled
MODE_FAIL               1         ro       0x0           ModeFail interrupt
(IXR_MODF)                                               enable
                                                         1: interrupt is disabled
                                                         0: interrupt is enabled
RX_OVERFLOW             0         ro       0x0           Receive Overflow interrupt enable
(IXR_RXOVR)                                              1: interrupt is disabled
                                                         0: interrupt is enabled

<-----  ------>Register (SPI*) EN
Name                    SPI_EN_REG 
Software Name           ER
Relative Address        0x00000014
Absolute Address        spi0: 0xE0006014
                        spi1: 0xE0007014
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             SPI_Enable Register

         Register SPI_EN_REG Details

      Field Name         Bits     Type     Reset Value                        Description
reserved                31:1      ro       0x0           Reserved, read as zero, ignored on write.
EN                      0         rw       0x0           SPI_Enable
(ENABLE)                                                 1: enable the SPI
                                                         0: disable the SPI

<-----  ------>Register (SPI*) DELAY    
Name                    SPI_DELAY_REG 

Software Name             DR
Relative Address          0x00000018
Absolute Address          spi0: 0xE0006018
                          spi1: 0xE0007018
Width                     32 bits
Access Type               rw
Reset Value               0x00000000
Description               Delay Register

          Register SPI_DELAY_REG Details

        Field Name         Bits     Type     Reset Value                     Description
d_nss                     31:24     rw       0x0           Delay in SPI REFERENCE CLOCK or ext_clk
                                                           cycles
                                                           for the length that the master mode chip select
                                                           outputs are de-asserted between words when
                                                           cpha=0.
d_btwn                    23:16     rw       0x0           Delay in SPI REFERENCE CLOCK or ext_clk
(BTWN)                                                     cycles
                                                           between one chip select being de-activated and
                                                           the
                                                           activation of another
d_after                   15:8      rw       0x0           Delay in SPI REFERENCE CLOCK or ext_clk
(AFTER)                                                    cycles between last bit of current word and the
                                                           first bit of the next word.
d_int                     7:0       rw       0x0           Added delay in SPI REFERENCE CLOCK or
(INIT)                                                     ext_clk
                                                           cycles between setting n_ss_out low and first bit
                                                           transfer.

<-----  ------>Register (SPI*) TX_DATA    
Name                      SPI_TX_DATA_REG
Software Name             TXD
Relative Address          0x0000001C
Absolute Address          spi0: 0xE000601C
                          spi1: 0xE000701C
Width                     32 bits
Access Type               wo
Reset Value               0x00000000
Description               Transmit Data Register.

        Register SPI_TX_DATA_REG Details

      Field Name         Bits     Type     Reset Value                      Description
TX_FIFO_data            31:0      wo       0x0           Data to TX FIFO. Valid data bits are [7:0].

<-----  ------>Register (SPI*) RX_DATA
Name                    SPI_RX_DATA_REG 
Software Name           RXD
Relative Address        0x00000020
Absolute Address        spi0: 0xE0006020
                        spi1: 0xE0007020
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Receive Data Register

        Register SPI_RX_DATA_REG Details

      Field Name         Bits     Type     Reset Value                      Description
RX_FIFO_data            31:0      ro       0x0           Data from RX FIFO. Valid data bits are [7:0].

<-----  ------>Register (SPI*) SLAVE_IDLE_COUNT
Name                    SPI_SLAVE_IDLE_COUNT_REG 
Software Name           SICR
Relative Address        0x00000024
Absolute Address        spi0: 0xE0006024
                        spi1: 0xE0007024
Width                   32 bits
Access Type             mixed
Reset Value             0x000000FF
Description             Slave Idle Count Register

        Register SPI_SLAVE_IDLE_COUNT_REG Details

      Field Name         Bits     Type     Reset Value                      Description
reserved                31:8      ro       0x0           Reserved, read as zero, ignored on write.
Slave_Idle_coun         7:0       rw       0xFF          SPI in slave mode detects a start only when the
                                                         external SPI master serial clock (sclk_in) is stable
                                                         (quiescent state) for SPI REFERENCE CLOCK
                                                         cycles
                                                         specified by slave idle count register or when the
                                                         SPI
                                                         is deselected.

<-----  ------>Register (SPI*) TX_THRES
Name                    SPI_TX_THRES_REG 
Software Name           TXWR
Relative Address        0x00000028
Absolute Address        spi0: 0xE0006028
                        spi1: 0xE0007028
Width                   32 bits
Access Type             rw
Reset Value             0x00000001
Description             TX_FIFO Threshold Register

        Register SPI_TX_THRES_REG Details

      Field Name         Bits     Type     Reset Value                      Description
Threshold_of_TX_FIFO 31:0         rw       0x1           Defines the level at which the TX FIFO not full
                                                         interrupt is generated

                   <-----  ------>Register (SPI*) RX_THRES

Name                    SPI_RX_THRES_REG
Relative Address        0x0000002C
Absolute Address        spi0: 0xE000602C
                        spi1: 0xE000702C
Width                   32 bits
Access Type             rw
Reset Value             0x00000001
Description             RX FIFO Threshold Register

        Register SPI_RX_THRES_REG Details

      Field Name         Bits     Type     Reset Value                      Description
Threshold_of_RX_FIF     31:0      rw     0x1              Defines the level at which the RX FIFO not empty
O                                                         interrupt is generated

                   <-----  ------>Register (SPI*) MOD_ID

Name                    SPI_MOD_ID_REG
Relative Address        0x000000FC
Absolute Address        spi0: 0xE00060FC
                        spi1: 0xE00070FC
Width                   32 bits
Access Type             ro
Reset Value             0x00090106
Description             Module ID register

        Register SPI_MOD_ID_REG Details

      Field Name         Bits     Type     Reset Value                      Description
reserved                31:25     ro     0x0              Reserved, read as zero, ignored on write.
module_ID               24:0      ro     0x90106          Module ID number

<---- 
<====    ====>B.31 System Watchdog Timer (SWDT)
Module Name             SWDT
Software Name           XWDTPS
Base Address            0xF8005000 swdt
Description             System Watchdog Timer Registers
Vendor Info

                   Register Summary

    Register Name             Address        Width   Type     Reset Value             Description
SWDT_MODE_REG                0x00000000        24      mixed   0x000001C0         WD zero mode register
SWDT_CTRL_REG                0x00000004        26      mixed   0x00003FFC         Counter Control Register
SWDT_RESTART_REG             0x00000008        16      wo      0x00000000         Restart key register - this not a
                                                                                  real register as no data is stored
SWDT_STS_REG                 0x0000000C        1       ro      0x00000000         Status Register

<-----  ------>Register (SWDT*) MODE*    
Name                    SWDT_MODE_REG
Software Name           ZMR
Relative Address        0x00000000
Absolute Address        0xF8005000
Width                   24 bits
Access Type             mixed
Reset Value             0x000001C0
Description             WD zero mode register

        Register SWDT_MODE_REG Details

      Field Name         Bits     Type    Reset Value                          Description
ZKEY                    23:12     wo      0x0             Zero access key - writes to the zero mode register
                                                          are only valid if this field is set to 0xABC; this field
                                                          is write only.
reserved                11:9      waz     0x0             Should be zero (sbz)

      Field Name         Bits     Type   Reset Value                           Description
IRQLN                   8:7       rw     0x3              Interrupt request length - selects the number of
                                                          pclk cycles during which an interrupt request is
                                                          held active after it is invoked:
                                                          00 = 4
                                                          01 = 8
                                                          10 = 16
                                                          11 = 32
reserved                6:4       rw     0x4               Reserved
reserved                3         waz    0x0              Should be zero (sbz)
IRQEN                   2         rw     0x0              Interrupt request enable - if set, the watchdog will
                                                          issue an interrupt request when the counter
                                                          reaches zero, if WDEN = 1.
RSTEN                   1         rw     0x0              Reset enable - if set, the watchdog will issue an
                                                          internal reset when the counter reaches zero, if
                                                          WDEN = 1.
WDEN                    0         rw     0x0              Watchdog enable - if set, the watchdog is enabled
                                                          and can generate any signals that are enabled.

<-----  ------>Register (SWDT*) CTRL*    
Name                    SWDT_CTRL_REG
Software Name           CCR
Relative Address        0x00000004
Absolute Address        0xF8005004
Width                   26 bits
Access Type             mixed
Reset Value             0x00003FFC
Description             Counter Control Register

        Register SWDT_CTRL_REG Details

      Field Name         Bits     Type   Reset Value                           Description
CKEY                    25:14     wo     0x0              Counter access key - writes to the control register
                                                          are only valid if this field is set to 0x248; this field
                                                          is write only.

      Field Name         Bits     Type     Reset Value                           Description
CRV                     13:2      rw      0xFFF              Counter restart value - the counter is restarted
                                                             with the value 0xNNNFFF, where NNN is the
                                                             value of this field.
CLKSEL                  1:0       rw      0x0                Counter clock prescale - selects the prescaler
                                                             division ratio:
                                                             00 = pclk divided by 8
                                                             01 = pclk divided by 64
                                                             10 = pclk divided by 512
                                                             11 = pclk divided by 4096
                                                             Note: If a restart signal is received the prescaler
                                                             should be reset.

                   <-----  ------>Register (SWDT*) RESTART*

Name                    SWDT_RESTART_REG
Relative Address        0x00000008
Absolute Address        0xF8005008
Width                   16 bits
Access Type             wo
Reset Value             0x00000000
Description             Restart key register - this not a real register as no data is stored

        Register SWDT_RESTART_REG Details

      Field Name         Bits     Type     Reset Value                           Description
RSTKEY                  15:0      wo      0x0                Restart key - the watchdog is restarted if this field
(KEY_VAL)                                                    is set to the value 0x1999

<-----  ------>Register (SWDT*) STS*    
Name                    SWDT_STS_REG
Software Name           SR
Relative Address        0x0000000C
Absolute Address        0xF800500C
Width                   1 bits
Access Type             ro
Reset Value             0x00000000
Description             Status Register

        Register SWDT_STS_REG Details

      Field Name         Bits   Type    Reset Value                    Description
WDZ                     0       ro     0x0            set when the watchdog reaches zero count

<---- 
<====    ====>B.32 Triple Timer Counter (TTC)
Module Name             TTC
Software Name           XTTCPS
Base Address            0xF8001000 ttc0
                        0xF8002000 ttc1
Suffixes                0 1
Description             Triple Timer Counter
Vendor Info

                  Register Summary

    Register Name          Address         Width      Type   Reset Value            Description
TTC_CLK_CTRL1_REG          0x00000000        7        rw       0x00000000    Clock Control register
TTC_CLK_CTRL2_REG          0x00000004        7        rw       0x00000000    Clock Control register
TTC_CLK_CTRL3_REG          0x00000008        7        rw       0x00000000    Clock Control register
TTC_CNT_CTRL1_REG          0x0000000C        7        rw       0x00000021    Operational mode and reset
TTC_CNT_CTRL2_REG          0x00000010        7        rw       0x00000021    Operational mode and reset
TTC_CNT_CTRL3_REG          0x00000014        7        rw       0x00000021    Operational mode and reset
TTC_CNT_VAL1_REG           0x00000018        16       ro       0x00000000    Current counter value
TTC_CNT_VAL2_REG           0x0000001C        16       ro       0x00000000    Current counter value
TTC_CNT_VAL3_REG           0x00000020        16       ro       0x00000000    Current counter value
TTC_INTERVAL_CNT1_REG      0x00000024        16       rw       0x00000000    Interval value
TTC_INTERVAL_CNT2_REG      0x00000028        16       rw       0x00000000    Interval value
TTC_INTERVAL_CNT3_REG      0x0000002C        16       rw       0x00000000    Interval value
TTC_MATCH1_CNT1_REG        0x00000030        16       rw       0x00000000    Match value
TTC_MATCH1_CNT2_REG        0x00000034        16       rw       0x00000000    Match value
TTC_MATCH1_CNT3_REG        0x00000038        16       rw       0x00000000    Match value
TTC_MATCH2_CNT1_REG        0x0000003C        16       rw       0x00000000    Match value
TTC_MATCH2_CNT2_REG        0x00000040        16       rw       0x00000000    Match value
TTC_MATCH2_CNT3_REG        0x00000044        16       rw       0x00000000    Match value
TTC_MATCH3_CNT1_REG        0x00000048        16       rw       0x00000000    Match value
TTC_MATCH3_CNT2_REG        0x0000004C        16       rw       0x00000000    Match value
TTC_MATCH3_CNT3_REG        0x00000050        16       rw       0x00000000    Match value
TTC_INT1_REG               0x00000054         6       clronr   0x00000000    Counter 1 Interval, Match,
                                                      d                      Overflow and Event interrupts
TTC_INT2_REG               0x00000058         6       clronr   0x00000000    Counter 2 Interval, Match,
                                                      d                      Overflow and Event interrupts
TTC_INT3_REG               0x0000005C         6       clronr   0x00000000    Counter 3 Interval, Match,
                                                      d                      Overflow and Event interrupts
TTC_INT_EN1_REG            0x00000060         6       rw       0x00000000    ANDed with corresponding
                                                                             Interrupt Register
TTC_INT_EN2_REG            0x00000064         6       rw       0x00000000    ANDed with corresponding
                                                                             Interrupt Register
TTC_INT_EN3_REG            0x00000068         6       rw       0x00000000    ANDed with corresponding
                                                                             Interrupt Register
TTC_EVENT_CTRL_TMR1_REG    0x0000006C         3       rw       0x00000000    Enable, pulse and overflow
TTC_EVENT_CTRL_TMR2_REG    0x00000070         3       rw       0x00000000    Enable, pulse and overflow
TTC_EVENT_CTRL_TMR3_REG    0x00000074         3       rw       0x00000000    Enable, pulse and overflow
TTC_EVENT1_REG             0x00000078         16      ro       0x00000000    pclk cycle count for event
TTC_EVENT2_REG             0x0000007C         16      ro       0x00000000    pclk cycle count for event
TTC_EVENT3_REG             0x00000080         16      ro       0x00000000    pclk cycle count for event

<-----  ------>Register (TTC*) CLK_CTRL1*
Name                    TTC_CLK_CTRL1_REG
Software Name           CLK_CNTRL
Relative Address        0x00000000
Absolute Address        ttc0: 0xF8001000
                        ttc1: 0xF8002000
Width                   7 bits
Access Type             rw
Reset Value             0x00000000
Description             Clock Control register

        Register TTC_CLK_CTRL1_REG Details

       Field Name         Bits    Type      Reset Value                      Description
Ex_E                     6        rw        0x0           External Clock Edge: when this bit is set and the
(EXT_EDGE)                                                extend clock is selected, the counter clocks on the
                                                          negative going edge of the external clock input.
C_Src                    5        rw        0x0           Clock Source: when this bit is set the counter uses
(SRC)                                                     the external clock input, ext_clk; the default clock
                                                          source is pclk.
PS_V                     4:1      rw        0x0           Prescale value (N): if prescale is enabled, the
(PS_VAL)                                                  count rate is divided by 2^(N+1)

PS_En                    0        rw        0x0           Prescale enable: when this bit is set the counter,
(PS_EN)                                                   clock source is prescaled; the default clock source
                                                          is that defined by C_Src.the default

                    <-----  ------>Register (TTC*) CLK_CTRL2*
Name                     TTC_CLK_CTRL2_REG
Relative Address         0x00000004
Absolute Address         ttc0: 0xF8001004
                         ttc1: 0xF8002004
Width                    7 bits
Access Type              rw
Reset Value              0x00000000
Description              Clock Control register

        Register TTC_CLK_CTRL2_REG Details

       Field Name         Bits    Type      Reset Value                      Description
Ex_E                     6        rw        0x0           External Clock Edge: when this bit is set and the
(CLK_CNTRL_EXT_E                                          extend clock is selected, the counter clocks on the
DGE)                                                      negative going edge of the external clock input.

C_Src                    5        rw        0x0           Clock Source: when this bit is set the counter uses
(CLK_CNTRL_SRC)                                           the external clock input, ext_clk; the default clock
                                                          source is pclk.
PS_V                     4:1      rw        0x0           Prescale value (N): if prescale is enabled, the
(CLK_CNTRL_PS_VA                                          count rate is divided by 2^(N+1)
L)
PS_En                    0        rw        0x0           Prescale enable: when this bit is set the counter,
(CLK_CNTRL_PS_EN)                                         clock source is prescaled; the default clock source
                                                          is that defined by C_Src.the default

                    <-----  ------>Register (TTC*) CLK_CTRL3*
Name                     TTC_CLK_CTRL3_REG
Relative Address         0x00000008
Absolute Address         ttc0: 0xF8001008
                         ttc1: 0xF8002008
Width                    7 bits
Access Type              rw
Reset Value              0x00000000
Description              Clock Control register

        Register TTC_CLK_CTRL3_REG Details

       Field Name         Bits    Type      Reset Value                      Description
Ex_E                     6        rw        0x0           External Clock Edge: when this bit is set and the
(CLK_CNTRL_EXT_E                                          extend clock is selected, the counter clocks on the
DGE)                                                      negative going edge of the external clock input.

C_Src                    5        rw        0x0           Clock Source: when this bit is set the counter uses
(CLK_CNTRL_SRC)                                           the external clock input, ext_clk; the default clock
                                                          source is pclk.
PS_V                     4:1      rw        0x0           Prescale value (N): if prescale is enabled, the
(CLK_CNTRL_PS_VA                                          count rate is divided by 2^(N+1)
L)
PS_En                    0        rw        0x0           Prescale enable: when this bit is set the counter,
(CLK_CNTRL_PS_EN)                                         clock source is prescaled; the default clock source
                                                          is that defined by C_Src.the default

<-----  ------>Register (TTC*) CNT_CTRL1*    
Name                     TTC_CNT_CTRL1_REG
Software Name            CNT_CNTRL
Relative Address         0x0000000C
Absolute Address         ttc0: 0xF800100C
                         ttc1: 0xF800200C
Width                    7 bits
Access Type              rw
Reset Value              0x00000021
Description              Operational mode and reset

         Register TTC_CNT_CTRL1_REG Details

      Field Name         Bits    Type      Reset Value                      Description
Wave_pol                6        rw        0x0           Waveform polarity: When this bit is high, the
(POL_WAVE)                                               waveform output goes from high to low on
                                                         Match_1 interrupt and returns high on overflow
                                                         or interval interrupt; when low, the waveform
                                                         goes from low to high on Match_1 interrupt and
                                                         returns low on overflow or interval interrupt.
Wave_en                 5        rw        0x1           Output waveform enable, active low.
(EN_WAVE)
RST                     4        rw        0x0           Setting this bit high resets the counter value and
                                                         restarts counting; the RST bit is automatically
                                                         cleared on restart.
Match                   3        rw        0x0           Register Match mode: when Match is set, an
(MATCH)                                                  interrupt is generated when the count value
                                                         matches one of the three match registers and the
                                                         corresponding bit is set in the Interrupt Enable
                                                         register.
DEC                     2        rw        0x0           Decrement: when this bit is high the counter
(DECR)                                                   counts down.

INT                     1        rw        0x0           When this bit is high, the timer is in Interval
                                                         Mode, and the counter generates interrupts at
                                                         regular intervals; when low, the timer is in
                                                         overflow mode.
DIS                     0        rw        0x1           Disable counter: when this bit is high, the counter
                                                         is stopped, holding its last value until reset,
                                                         restarted or enabled again.

                   <-----  ------>Register (TTC*) CNT_CTRL2*
Name                    TTC_CNT_CTRL2_REG
Relative Address        0x00000010
Absolute Address        ttc0: 0xF8001010
                        ttc1: 0xF8002010
Width                   7 bits
Access Type             rw
Reset Value             0x00000021
Description             Operational mode and reset

        Register TTC_CNT_CTRL2_REG Details

      Field Name         Bits    Type      Reset Value                      Description
Wave_pol                6        rw        0x0           Waveform polarity: When this bit is high, the
(CNT_CNTRL_POL_W                                         waveform output goes from high to low on
AVE)                                                     Match_1 interrupt and returns high on overflow
                                                         or interval interrupt; when low, the waveform
                                                         goes from low to high on Match_1 interrupt and
                                                         returns low on overflow or interval interrupt.
Wave_en                 5        rw        0x1           Output waveform enable, active low.
(CNT_CNTRL_EN_W
AVE)
RST                     4        rw        0x0           Setting this bit high resets the counter value and
(CNT_CNTRL_RST)                                          restarts counting; the RST bit is automatically
                                                         cleared on restart.
Match                   3        rw        0x0           Register Match mode: when Match is set, an
(CNT_CNTRL_MATC                                          interrupt is generated when the count value
H)                                                       matches one of the three match registers and the
                                                         corresponding bit is set in the Interrupt Enable
                                                         register.
DEC                     2        rw        0x0           Decrement: when this bit is high the counter
(CNT_CNTRL_DECR)                                         counts down.

INT                     1        rw        0x0           When this bit is high, the timer is in Interval
(CNT_CNTRL_INT)                                          Mode, and the counter generates interrupts at
                                                         regular intervals; when low, the timer is in
                                                         overflow mode.
DIS                     0        rw        0x1           Disable counter: when this bit is high, the counter
(CNT_CNTRL_DIS)                                          is stopped, holding its last value until reset,
                                                         restarted or enabled again.

                   <-----  ------>Register (TTC*) CNT_CTRL3*
Name                    TTC_CNT_CTRL3_REG
Relative Address        0x00000014
Absolute Address        ttc0: 0xF8001014
                        ttc1: 0xF8002014
Width                   7 bits
Access Type             rw
Reset Value             0x00000021
Description             Operational mode and reset

        Register TTC_CNT_CTRL3_REG Details

      Field Name         Bits     Type     Reset Value                      Description
Wave_pol                6         rw       0x0           Waveform polarity: When this bit is high, the
(CNT_CNTRL_POL_W                                         waveform output goes from high to low on
AVE)                                                     Match_1 interrupt and returns high on overflow
                                                         or interval interrupt; when low, the waveform
                                                         goes from low to high on Match_1 interrupt and
                                                         returns low on overflow or interval interrupt.
Wave_en                 5         rw       0x1           Output waveform enable, active low.
(CNT_CNTRL_EN_W
AVE)
RST                     4         rw       0x0           Setting this bit high resets the counter value and
(CNT_CNTRL_RST)                                          restarts counting; the RST bit is automatically
                                                         cleared on restart.
Match                   3         rw       0x0           Register Match mode: when Match is set, an
(CNT_CNTRL_MATC                                          interrupt is generated when the count value
H)                                                       matches one of the three match registers and the
                                                         corresponding bit is set in the Interrupt Enable
                                                         register.
DEC                     2         rw       0x0           Decrement: when this bit is high the counter
(CNT_CNTRL_DECR)                                         counts down.

INT                     1         rw       0x0           When this bit is high, the timer is in Interval
(CNT_CNTRL_INT)                                          Mode, and the counter generates interrupts at
                                                         regular intervals; when low, the timer is in
                                                         overflow mode.
DIS                     0         rw       0x1           Disable counter: when this bit is high, the counter
(CNT_CNTRL_DIS)                                          is stopped, holding its last value until reset,
                                                         restarted or enabled again.

<-----  ------>Register (TTC*) CNT1*    
Name                    TTC_CNT_VAL1_REG
Software Name           COUNT_VALUE
Relative Address        0x00000018
Absolute Address        ttc0: 0xF8001018
                        ttc1: 0xF8002018
Width                   16 bits
Access Type             ro
Reset Value             0x00000000
Description             Current counter value

        Register TTC_CNT_VAL1_REG Details

      Field Name         Bits     Type     Reset Value                     Description
Val                     15:0      ro       0x0           At any time, a Timer Counter's count value can be
(MASK)                                                   read from its Counter Value Register.

                   <-----  ------>Register (TTC*) CNT2*
Name                    TTC_CNT_VAL2_REG
Relative Address        0x0000001C
Absolute Address        ttc0: 0xF800101C
                        ttc1: 0xF800201C
Width                   16 bits
Access Type             ro
Reset Value             0x00000000
Description             Current counter value

        Register TTC_CNT_VAL2_REG Details

      Field Name         Bits     Type     Reset Value                     Description
Val                     15:0      ro       0x0           At any time, a Timer Counter's count value can be
(COUNT_VALUE)                                            read from its Counter Value Register.

                   <-----  ------>Register (TTC*) CNT3*
Name                    TTC_CNT_VAL3_REG
Relative Address        0x00000020
Absolute Address        ttc0: 0xF8001020
                        ttc1: 0xF8002020
Width                   16 bits
Access Type             ro
Reset Value             0x00000000
Description             Current counter value

        Register TTC_CNT_VAL3_REG Details

      Field Name         Bits     Type     Reset Value                     Description
Val                     15:0      ro       0x0           At any time, a Timer Counter's count value can be
(COUNT_VALUE)                                            read from its Counter Value Register.

<-----  ------>Register (TTC*) INTERVAL_CNT1*    
Name                     TTC_INTERVAL_CNT1_REG
Software Name            INTERVAL_VAL
Relative Address         0x00000024
Absolute Address         ttc0: 0xF8001024
                         ttc1: 0xF8002024
Width                    16 bits
Access Type              rw
Reset Value              0x00000000
Description              Interval value

           Register TTC_INTERVAL_CNT1_REG Details

      Field Name          Bits     Type     Reset Value                     Description
val                      15:0      rw       0x0           If interval is enabled, this is the maximum value
(COUNT_VALUE)                                             that the counter will count up to or down from.

                   <-----  ------>Register (TTC*) INTERVAL_CNT2*
Name                     TTC_INTERVAL_CNT2_REG
Relative Address         0x00000028
Absolute Address         ttc0: 0xF8001028
                         ttc1: 0xF8002028
Width                    16 bits
Access Type              rw
Reset Value              0x00000000
Description              Interval value

           Register TTC_INTERVAL_CNT2_REG Details

      Field Name          Bits     Type     Reset Value                     Description
val                      15:0      rw       0x0           If interval is enabled, this is the maximum value
(INTERVAL_VAL)                                            that the counter will count up to or down from.

                   <-----  ------>Register (TTC*) INTERVAL_CNT3*
Name                     TTC_INTERVAL_CNT3_REG
Relative Address         0x0000002C
Absolute Address         ttc0: 0xF800102C
                         ttc1: 0xF800202C
Width                    16 bits
Access Type              rw
Reset Value              0x00000000
Description              Interval value

           Register TTC_INTERVAL_CNT3_REG Details

      Field Name          Bits     Type     Reset Value                     Description
val                      15:0      rw       0x0           If interval is enabled, this is the maximum value
(INTERVAL_VAL)                                            that the counter will count up to or down from.

<-----  ------>Register (TTC*) MATCH1_CNT1*    
Name                     TTC_MATCH1_CNT1_REG
Software Name            MATCH_0
Relative Address         0x00000030
Absolute Address         ttc0: 0xF8001030
                         ttc1: 0xF8002030
Width                    16 bits
Access Type              rw
Reset Value              0x00000000
Description              Match value

           Register TTC_MATCH1_CNT1_REG Details

      Field Name          Bits     Type     Reset Value                     Description
VAL                      15:0      rw       0x0           When a counter has the same value as is stored in
(MATCH)                                                   one of its match registers and match mode is
                                                          enabled, a match interrupt is generated. Each
                                                          counter has three match registers.

                   <-----  ------>Register (TTC*) MATCH1_CNT2*
Name                     TTC_MATCH1_CNT2_REG
Relative Address         0x00000034
Absolute Address         ttc0: 0xF8001034
                         ttc1: 0xF8002034
Width                    16 bits
Access Type             rw
Reset Value             0x00000000
Description             Match value

        Register TTC_MATCH1_CNT2_REG Details

      Field Name         Bits     Type     Reset Value                     Description
VAL                     15:0      rw       0x0           When a counter has the same value as is stored in
(MATCH)                                                  one of its match registers and match mode is
                                                         enabled, a match interrupt is generated. Each
                                                         counter has three match registers.

                   <-----  ------>Register (TTC*) MATCH1_CNT3*
Name                    TTC_MATCH1_CNT3_REG
Relative Address        0x00000038
Absolute Address        ttc0: 0xF8001038
                        ttc1: 0xF8002038
Width                   16 bits
Access Type             rw
Reset Value             0x00000000
Description             Match value

        Register TTC_MATCH1_CNT3_REG Details

      Field Name         Bits     Type     Reset Value                     Description
VAL                     15:0      rw       0x0           When a counter has the same value as is stored in
(MATCH)                                                  one of its match registers and match mode is
                                                         enabled, a match interrupt is generated. Each
                                                         counter has three match registers.

<-----  ------>Register (TTC*) MATCH2_CNT1*    
Name                    TTC_MATCH2_CNT1_REG
Software Name           MATCH_1
Relative Address        0x0000003C
Absolute Address        ttc0: 0xF800103C
                        ttc1: 0xF800203C
Width                   16 bits
Access Type             rw
Reset Value             0x00000000

Description             Match value

        Register TTC_MATCH2_CNT1_REG Details

      Field Name         Bits     Type     Reset Value                     Description
VAL                     15:0      rw       0x0           When a counter has the same value as is stored in
(MATCH)                                                  one of its match registers and match mode is
                                                         enabled, a match interrupt is generated. Each
                                                         counter has three match registers.

                   <-----  ------>Register (TTC*) MATCH2_CNT2*
Name                    TTC_MATCH2_CNT2_REG
Relative Address        0x00000040
Absolute Address        ttc0: 0xF8001040
                        ttc1: 0xF8002040
Width                   16 bits
Access Type             rw
Reset Value             0x00000000
Description             Match value

        Register TTC_MATCH2_CNT2_REG Details

      Field Name         Bits     Type     Reset Value                     Description
VAL                     15:0      rw       0x0           When a counter has the same value as is stored in
(MATCH)                                                  one of its match registers and match mode is
                                                         enabled, a match interrupt is generated. Each
                                                         counter has three match registers.

                   <-----  ------>Register (TTC*) MATCH2_CNT3*
Name                    TTC_MATCH2_CNT3_REG
Relative Address        0x00000044
Absolute Address        ttc0: 0xF8001044
                        ttc1: 0xF8002044
Width                   16 bits
Access Type             rw
Reset Value             0x00000000
Description             Match value

        Register TTC_MATCH2_CNT3_REG Details

      Field Name         Bits     Type     Reset Value                     Description
VAL                     15:0      rw       0x0           When a counter has the same value as is stored in
(MATCH)                                                  one of its match registers and match mode is
                                                         enabled, a match interrupt is generated. Each
                                                         counter has three match registers.

<-----  ------>Register (TTC*) MATCH3_CNT1*    
Name                    TTC_MATCH3_CNT1_REG
Software Name           MATCH_2
Relative Address        0x00000048
Absolute Address        ttc0: 0xF8001048
                        ttc1: 0xF8002048
Width                   16 bits
Access Type             rw
Reset Value             0x00000000
Description             Match value

        Register TTC_MATCH3_CNT1_REG Details

      Field Name         Bits     Type     Reset Value                     Description
VAL                     15:0      rw       0x0           When a counter has the same value as is stored in
(MATCH)                                                  one of its match registers and match mode is
                                                         enabled, a match interrupt is generated. Each
                                                         counter has three match registers.

                   <-----  ------>Register (TTC*) MATCH3_CNT2*
Name                    TTC_MATCH3_CNT2_REG
Relative Address        0x0000004C
Absolute Address        ttc0: 0xF800104C
                        ttc1: 0xF800204C
Width                   16 bits
Access Type             rw
Reset Value             0x00000000
Description             Match value

        Register TTC_MATCH3_CNT2_REG Details

      Field Name         Bits     Type     Reset Value                     Description
VAL                     15:0      rw       0x0           When a counter has the same value as is stored in
(MATCH)                                                  one of its match registers and match mode is
                                                         enabled, a match interrupt is generated. Each
                                                         counter has three match registers.

                   <-----  ------>Register (TTC*) MATCH3_CNT3*
Name                    TTC_MATCH3_CNT3_REG
Relative Address        0x00000050
Absolute Address        ttc0: 0xF8001050
                        ttc1: 0xF8002050
Width                   16 bits
Access Type             rw
Reset Value             0x00000000
Description             Match value

        Register TTC_MATCH3_CNT3_REG Details

      Field Name         Bits     Type     Reset Value                     Description
VAL                     15:0      rw       0x0           When a counter has the same value as is stored in
(MATCH)                                                  one of its match registers and match mode is
                                                         enabled, a match interrupt is generated. Each
                                                         counter has three match registers.

<-----  ------>Register (TTC*) INT1*    
Name                    TTC_INT1_REG
Software Name           ISR
Relative Address        0x00000054
Absolute Address        ttc0: 0xF8001054
                        ttc1: 0xF8002054
Width                   6 bits
Access Type             clronrd
Reset Value             0x00000000
Description             Counter 1 Interval, Match, Overflow
                        and Event interrupts

        Register TTC_INT1_REG Details

      Field Name         Bits     Type     Reset Value                        Description
Ev                      5         clronr   0x0           Event timer overflow interrupt
                                  d
Ov                      4         clronr   0x0           Counter overflow
(IXR_CNT_OVR)                     d

M3                      3         clronr   0x0           Match 3 interrupt
(IXR_MATCH_2)                     d

M2                      2         clronr   0x0           Match 2 interrupt
(IXR_MATCH_1)                     d

M1                      1         clronr   0x0           Match 1 interrupt
(IXR_MATCH_0)                     d

Iv                      0         clronr   0x0           Interval interrupt
(IXR_INTERVAL)                    d

                   <-----  ------>Register (TTC*) INT2*
Name                    TTC_INT2_REG
Relative Address        0x00000058
Absolute Address        ttc0: 0xF8001058
                        ttc1: 0xF8002058
Width                   6 bits
Access Type             clronrd
Reset Value             0x00000000
Description             Counter 2 Interval, Match, Overflow and Event interrupts

        Register TTC_INT2_REG Details

      Field Name         Bits     Type     Reset Value                        Description
Ev                      5         clronr   0x0           Event timer overflow interrupt
                                  d
Ov                      4         clronr   0x0           Counter overflow
(IXR_CNT_OVR)                     d

M3                      3         clronr   0x0           Match 3 interrupt
(IXR_MATCH_2)                     d

M2                      2         clronr   0x0           Match 2 interrupt
(IXR_MATCH_1)                     d

      Field Name         Bits     Type     Reset Value                        Description
M1                      1         clronr   0x0           Match 1 interrupt
(IXR_MATCH_0)                     d

Iv                      0         clronr   0x0           Interval interrupt
(IXR_INTERVAL)                    d

                   <-----  ------>Register (TTC*) INT3*
Name                    TTC_INT3_REG
Relative Address        0x0000005C
Absolute Address        ttc0: 0xF800105C
                        ttc1: 0xF800205C
Width                   6 bits
Access Type             clronrd
Reset Value             0x00000000
Description             Counter 3 Interval, Match, Overflow and Event interrupts

        Register TTC_INT3_REG Details

      Field Name         Bits     Type     Reset Value                        Description
Ev                      5         clronr   0x0           Event timer overflow interrupt
                                  d
Ov                      4         clronr   0x0           Counter overflow
(IXR_CNT_OVR)                     d

M3                      3         clronr   0x0           Match 3 interrupt
(IXR_MATCH_2)                     d

M2                      2         clronr   0x0           Match 2 interrupt
(IXR_MATCH_1)                     d

M1                      1         clronr   0x0           Match 1 interrupt
(IXR_MATCH_0)                     d

Iv                      0         clronr   0x0           Interval interrupt
(IXR_INTERVAL)                    d

<-----  ------>Register (TTC*) INT_EN1*    
Name                    TTC_INT_EN1_REG
Software Name           IER
Relative Address        0x00000060
Absolute Address        ttc0: 0xF8001060
                        ttc1: 0xF8002060
Width                   6 bits
Access Type             rw
Reset Value             0x00000000
Description             ANDed with corresponding Interrupt
                        Register

        Register TTC_INT_EN1_REG Details

      Field Name         Bits      Type    Reset Value                     Description
IEN                     5:0        rw      0x0           Enables for bits 05:00 in Interrupt Register:
                                                         corresponding bits must be set to enable the
                                                         interrupt.

                   <-----  ------>Register (TTC*) INT_EN2*
Name                    TTC_INT_EN2_REG
Relative Address        0x00000064
Absolute Address        ttc0: 0xF8001064
                        ttc1: 0xF8002064
Width                   6 bits
Access Type             rw
Reset Value             0x00000000
Description             ANDed with corresponding Interrupt
                        Register

        Register TTC_INT_EN2_REG Details

      Field Name         Bits      Type    Reset Value                     Description
IEN                     5:0        rw      0x0           Enables for bits 05:00 in Interrupt Register:
                                                         corresponding bits must be set to enable the
                                                         interrupt.

                   <-----  ------>Register (TTC*) INT_EN3*
Name                    TTC_INT_EN3_REG
Relative Address        0x00000068
Absolute Address        ttc0: 0xF8001068
                        ttc1: 0xF8002068
Width                   6 bits
Access Type             rw
Reset Value             0x00000000
Description             ANDed with corresponding Interrupt Register

        Register TTC_INT_EN3_REG Details

       Field Name         Bits      Type    Reset Value                      Description
IEN                      5:0        rw      0x0           Enables for bits 05:00 in Interrupt Register:
                                                          corresponding bits must be set to enable the
                                                          interrupt.

                    <-----  ------>Register (TTC*) EVENT_CTRL_TMR1*
Name                     TTC_EVENT_CTRL_TMR1_REG
Relative Address         0x0000006C
Absolute Address         ttc0: 0xF800106C
                         ttc1: 0xF800206C
Width                    3 bits
Access Type              rw
Reset Value              0x00000000
Description              Enable, pulse and overflow

        Register TTC_EVENT_CTRL_TMR1_REG Details

       Field Name         Bits      Type    Reset Value                      Description
E_Ov                     2          rw      0x0           When this bit is low, the event timer is disabled
                                                          and set to zero when an Event Timer Register
                                                          overflow occurs; when set high, the timer
                                                          continues counting on overflow.
E_Lo                     1          rw      0x0           When this bit is high, the timer counts pclk cycles
                                                          during the low level duration of ext_clk; when
                                                          low, the event timer counts the high level duration
                                                          of ext_clk.
E_En                     0          rw      0x0           Enable timer: when this bit is high, the event timer
                                                          is enabled.

                    <-----  ------>Register (TTC*) EVENT_CTRL_TMR2*
Name                     TTC_EVENT_CTRL_TMR2_REG
Relative Address         0x00000070
Absolute Address         ttc0: 0xF8001070
                         ttc1: 0xF8002070
Width                    3 bits
Access Type              rw
Reset Value              0x00000000
Description              Enable, pulse and overflow

        Register TTC_EVENT_CTRL_TMR2_REG Details

       Field Name         Bits    Type      Reset Value                      Description
E_Ov                     2        rw        0x0           When this bit is low, the event timer is disabled
                                                          and set to zero when an Event Timer Register
                                                          overflow occurs; when set high, the timer
                                                          continues counting on overflow.
E_Lo                     1        rw        0x0           When this bit is high, the timer counts pclk cycles
                                                          during the low level duration of ext_clk; when
                                                          low, the event timer counts the high level duration
                                                          of ext_clk.
E_En                     0        rw        0x0           Enable timer: when this bit is high, the event timer
                                                          is enabled.

                    <-----  ------>Register (TTC*) EVENT_CTRL_TMR3*
Name                     TTC_EVENT_CTRL_TMR3_REG
Relative Address         0x00000074
Absolute Address         ttc0: 0xF8001074
                         ttc1: 0xF8002074
Width                    3 bits
Access Type              rw
Reset Value              0x00000000
Description              Enable, pulse and overflow

        Register TTC_EVENT_CTRL_TMR3_REG Details

       Field Name         Bits    Type      Reset Value                      Description
E_Ov                     2        rw        0x0           When this bit is low, the event timer is disabled
                                                          and set to zero when an Event Timer Register
                                                          overflow occurs; when set high, the timer
                                                          continues counting on overflow.

       Field Name         Bits     Type     Reset Value                      Description
E_Lo                     1         rw       0x0           When this bit is high, the timer counts pclk cycles
                                                          during the low level duration of ext_clk; when
                                                          low, the event timer counts the high level duration
                                                          of ext_clk.
E_En                     0         rw       0x0           Enable timer: when this bit is high, the event timer
                                                          is enabled.

                    <-----  ------>Register (TTC*) EVENT1*
Name                     TTC_EVENT1_REG
Relative Address         0x00000078
Absolute Address         ttc0: 0xF8001078
                         ttc1: 0xF8002078
Width                    16 bits
Access Type              ro
Reset Value              0x00000000
Description              pclk cycle count for event

        Register TTC_EVENT1_REG Details

       Field Name         Bits     Type     Reset Value                      Description
VAL                      15:0      ro       0x0           This register stores the result of the pclk count
                                                          during the ext_clk high or low pulse.

                    <-----  ------>Register (TTC*) EVENT2*
Name                     TTC_EVENT2_REG
Relative Address         0x0000007C
Absolute Address         ttc0: 0xF800107C
                         ttc1: 0xF800207C
Width                    16 bits
Access Type              ro
Reset Value              0x00000000
Description              pclk cycle count for event

        Register TTC_EVENT2_REG Details

       Field Name         Bits     Type     Reset Value                      Description
VAL                      15:0      ro       0x0           This register stores the result of the pclk count
                                                          during the ext_clk high or low pulse.

                   <-----  ------>Register (TTC*) EVENT3*
Name                    TTC_EVENT3_REG
Relative Address        0x00000080
Absolute Address        ttc0: 0xF8001080
                        ttc1: 0xF8002080
Width                   16 bits
Access Type             ro
Reset Value             0x00000000
Description             pclk cycle count for event

        Register TTC_EVENT3_REG Details

      Field Name         Bits     Type     Reset Value                      Description
VAL                     15:0      ro       0x0           This register stores the result of the pclk count
                                                         during the ext_clk high or low pulse.

<---- 
<====    ====>B.33 UART Controller (UART)
Module Name              UART
Software Name            XUARTPS
Base Address             0xE0000000 uart0
                         0xE0001000 uart1
Suffixes                 0 1
Description              Universal Asynchronous Receiver Transmitter
Vendor Info              Cadence UART

                    Register Summary

    Register Name             Address      Width     Type   Reset Value            Description
UART_CTRL_REG                 0x00000000     32      mixed    0x00000128    UART Control Register
UART_MODE_REG                 0x00000004     32      mixed    0x00000000    UART Mode Register
UART_INT_EN_REG               0x00000008     32      mixed    0x00000000    Interrupt Enable Register
UART_INT_DIS_REG              0x0000000C     32      mixed    0x00000000    Interrupt Disable Register
UART_INT_MASK_REG             0x00000010     32      ro       0x00000000    Interrupt Mask Register
UART_CHNL_INT_STS_REG         0x00000014     32      wtc      0x00000000    Channel Interrupt Status Register
UART_BAUD_RATE_GEN_REG        0x00000018     32      mixed    0x0000028B    Baud Rate Generator Register.
UART_RX_TIMEOUT_REG           0x0000001C     32      mixed    0x00000000    Receiver Timeout Register
UART_RX_FIFO_TRG_LVL_REG      0x00000020     32      mixed    0x00000020    Receiver FIFO Trigger Level Register
UART_MODEM_CTRL_REG           0x00000024     32      mixed    0x00000000    Modem Control Register
UART_MODEM_STS_REG            0x00000028     32      mixed    x             Modem Status Register
UART_CHANNEL_STS_REG          0x0000002C     32      ro       0x00000000    Channel Status Register
UART_TX_RX_FIFO_REG           0x00000030     32      mixed    0x00000000    Transmit and Receive FIFO
UART_BAUD_RATE_DIVIDER_REG    0x00000034     32      mixed    0x0000000F    Baud Rate Divider Register
UART_FLOW_DELAY_REG           0x00000038     32      mixed    0x00000000    Flow Control Delay Register
UART_TX_FIFO_TRG_LVL_REG      0x00000044     32      mixed    0x00000020    Transmitter FIFO Trigger Level Register

<-----  ------>Register (UART*) CTRL*    
Name                     UART_CTRL_REG
Software Name            CR
Relative Address         0x00000000
Absolute Address         uart0: 0xE0000000
                         uart1: 0xE0001000
Width                    32 bits
Access Type              mixed
Reset Value              0x00000128
Description              UART Control Register

        Register UART_CTRL_REG Details
        The UART Control register is used to enable and reset the transmitter and receiver blocks. It also controls
        the receiver timeout and the transmission of breaks.

      Field Name          Bits     Type      Reset Value                       Description
reserved                 31:9      ro     0x0              Reserved, read as zero, ignored on write.
STPBRK                   8         rw     0x1              Stop transmitter break:
(STOPBRK)                                                  0: no affect
                                                           1: stop transmission of the break after a minimum
                                                           of one character length and transmit a high level
                                                           during 12 bit periods. It can be set regardless of
                                                           the value of STTBRK.
STTBRK                   7         rw     0x0              Start transmitter break:
(STARTBRK)                                                 0: no affect
                                                           1: start to transmit a break after the characters
                                                           currently present in the FIFO and the transmit
                                                           shift register have been transmitted. It can only be
                                                           set if STPBRK (Stop transmitter break) is not high.
RSTTO                    6         rw     0x0              Restart receiver timeout counter:
(TORST)                                                    1: receiver timeout counter is restarted.
                                                           This bit is self clearing once the restart has
                                                           completed.
TXDIS                    5         rw     0x1              Transmit disable:
(TX_DIS)                                                   0: enable transmitter
                                                           1: disable transmitter
TXEN                     4         rw     0x0              Transmit enable:
(TX_EN)                                                    0: disable transmitter
                                                           1: enable transmitter, provided the TXDIS field is
                                                           set to 0.
RXDIS                    3         rw     0x1              Receive disable:
(RX_DIS)                                                   0: enable
                                                           1: disable, regardless of the value of RXEN

      Field Name          Bits     Type      Reset Value                       Description
RXEN                     2         rw     0x0              Receive enable:
(RX_EN)                                                    0: disable
                                                           1: enable
                                                           When set to one, the receiver logic is enabled,
                                                           provided the RXDIS field is set to zero.
TXRES                    1         rw     0x0              Software reset for Tx data path:
(TXRST)                                                    0: no affect
                                                           1: transmitter logic is reset and all pending
                                                           transmitter data is discarded
                                                           This bit is self clearing once the reset has
                                                           completed.
RXRES                    0         rw     0x0              Software reset for Rx data path:
(RXRST)                                                    0: no affect
                                                           1: receiver logic is reset and all pending receiver
                                                           data is discarded.
                                                           This bit is self clearing once the reset has
                                                           completed.

<-----  ------>Register (UART*) MODE*    
Name                     UART_MODE_REG
Software Name            MR
Relative Address         0x00000004
Absolute Address         uart0: 0xE0000004
                         uart1: 0xE0001004
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              UART Mode Register

        Register UART_MODE_REG Details
        The UART Mode register defines the setup of the data format to be transmitted or received. If this register
        is modified during transmission or reception, data validity cannot be guaranteed.

      Field Name          Bits     Type      Reset Value                       Description
reserved                 31:12     ro     0x0              Reserved, read as zero, ignored on write.
reserved                 11        rw     0x0              Reserved. Do not modify.
reserved                 10        rw     0x0              Reserved. Do not modify.

      Field Name         Bits     Type      Reset Value                        Description
CHMODE                  9:8       rw     0x0              Channel mode: Defines the mode of operation of
                                                          the UART.
                                                          00: normal
                                                          01: automatic echo
                                                          10: local loopback
                                                          11: remote loopback
NBSTOP                  7:6       rw     0x0              Number of stop bits: Defines the number of stop
                                                          bits to detect on receive and to generate on
                                                          transmit.
                                                          00: 1 stop bit
                                                          01: 1.5 stop bits
                                                          10: 2 stop bits
                                                          11: reserved
PAR                     5:3       rw     0x0              Parity type select: Defines the expected parity to
                                                          check on receive and the parity to generate on
                                                          transmit.
                                                          000: even parity
                                                          001: odd parity
                                                          010: forced to 0 parity (space)
                                                          011: forced to 1 parity (mark)
                                                          1xx: no parity
CHRL                    2:1       rw     0x0              Character length select: Defines the number of
                                                          bits in each character.
                                                          11: 6 bits
                                                          10: 7 bits
                                                          0x: 8 bits
CLKS                    0         rw     0x0              Clock source select: This field defines whether a
(CLKSEL)                                                  pre-scalar of 8 is applied to the baud rate
                                                          generator input clock.
                                                          0: clock source is uart_ref_clk
                                                          1: clock source is uart_ref_clk/8

<-----  ------>Register (UART*) INT_EN*    
Name                    UART_INT_EN_REG
Software Name           IER
Relative Address        0x00000008
Absolute Address        uart0: 0xE0000008
                        uart1: 0xE0001008
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Interrupt Enable Register

        Register UART_INT_EN_REG Details
        This write only register is used to enable interrupts. When any bit is written high, the corresponding
        interrupt is enabled. Writing a low to any bit has no effect.

      Field Name          Bits    Type     Reset Value                       Description
reserved                 31:13   ro      0x0              Reserved, read as zero, ignored on write.
TOVR                     12      wo      0x0              Transmitter FIFO Overflow interrupt:
                                                          0: no affect
                                                          1: enable (clears mask = 0)
TNFUL                    11      wo      0x0              Transmitter FIFO Nearly Full interrupt:
                                                          0: no affect
                                                          1: enable (clears mask = 0)
TTRIG                    10      wo      0x0              Transmitter FIFO Trigger interrupt:
                                                          0: disable 1: enable
DMSI                     9       wo      0x0              Delta Modem Status Indicator interrupt:
(IXR_DMS)                                                 0: no affect
                                                          1: enable (clears mask = 0)
TIMEOUT                  8       wo      0x0              Receiver Timeout Error interrupt:
(IXR_TOUT)                                                0: no affect
                                                          1: enable (clears mask = 0)
PARE                     7       wo      0x0              Receiver Parity Error interrupt:
(IXR_PARITY)                                              0: disable 1: enable
FRAME                    6       wo      0x0              Receiver Framing Error interrupt:
(IXR_FRAMING)                                             0: no affect
                                                          1: enable (clears mask = 0)
ROVR                     5       wo      0x0              Receiver Overflow Error interrupt:
(IXR_OVER)                                                0: no affect
                                                          1: enable (clears mask = 0)
TFUL                     4       wo      0x0              Transmitter FIFO Full interrupt:
(IXR_TXFULL)                                              0: no affect
                                                          1: enable (clears mask = 0)
TEMPTY                   3       wo      0x0              Transmitter FIFO Empty interrupt:
(IXR_TXEMPTY)                                             0: disable
                                                          1: enable
RFUL                     2       wo      0x0              Receiver FIFO Full interrupt:
(IXR_RXFULL)                                              0: no affect
                                                          1: enable (clears mask = 0)

      Field Name          Bits     Type    Reset Value                       Description
REMPTY                   1         wo      0x0            Receiver FIFO Empty interrupt:
(IXR_RXEMPTY)                                             0: no affect
                                                          1: enable (clears mask = 0)
RTRIG                    0         wo      0x0            Receiver FIFO Trigger interrupt:
(IXR_RXOVR)                                               0: no affect
                                                          1: enable (clears mask = 0)

<-----  ------>Register (UART*) INT_DIS*    
Name                     UART_INT_DIS_REG
Software Name            IDR
Relative Address         0x0000000C
Absolute Address         uart0: 0xE000000C
                         uart1: 0xE000100C
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Interrupt Disable Register

        Register UART_INT_DIS_REG Details
        This write only register is used to disable interrupts. When any bit is written high, the corresponding
        interrupt is disabled. Writing a low to any bit has no effect.

      Field Name          Bits     Type    Reset Value                       Description
reserved                 31:13     ro      0x0            Reserved, read as zero, ignored on write.
TOVR                     12        wo      0x0            Transmitter FIFO Overflow interrupt:
                                                          0: no affect
                                                          1: disable (sets mask = 1)
TNFUL                    11        wo      0x0            Transmitter FIFO Nearly Full interrupt:
                                                          0: no affect
                                                          1: disable (sets mask = 1)
TTRIG                    10        wo      0x0            Transmitter FIFO Trigger interrupt:
                                                          0: no affect
                                                          1: disable (sets mask = 1)
DMSI                     9         wo      0x0            Delta Modem Status Indicator interrupt:
(IXR_DMS)                                                 0: no affect
                                                          1: disable (sets mask = 1)

      Field Name         Bits     Type      Reset Value                      Description
TIMEOUT                 8         wo     0x0              Receiver Timeout Error interrupt:
(IXR_TOUT)                                                0: no affect
                                                          1: disable (sets mask = 1)
PARE                    7         wo     0x0              Receiver Parity Error interrupt:
(IXR_PARITY)                                              0: no affect
                                                          1: disable (sets mask = 1)
FRAME                   6         wo     0x0              Receiver Framing Error interrupt:
(IXR_FRAMING)                                             0: no affect
                                                          1: disable (sets mask = 1)
ROVR                    5         wo     0x0              Receiver Overflow Error interrupt:
(IXR_OVER)                                                0: no affect
                                                          1: disable (sets mask = 1)
TFUL                    4         wo     0x0              Transmitter FIFO Full interrupt:
(IXR_TXFULL)                                              0: no affect
                                                          1: disable (sets mask = 1)
TEMPTY                  3         wo     0x0              Transmitter FIFO Empty interrupt:
(IXR_TXEMPTY)                                             0: no affect
                                                          1: disable (sets mask = 1)
RFUL                    2         wo     0x0              Receiver FIFO Full interrupt:
(IXR_RXFULL)                                              0: no affect
                                                          1: disable (sets mask = 1)
REMPTY                  1         wo     0x0              Receiver FIFO Empty interrupt:
(IXR_RXEMPTY)                                             0: no affect
                                                          1: disable (sets mask = 1)
RTRIG                   0         wo     0x0              Receiver FIFO Trigger interrupt:
(IXR_RXOVR)                                               0: no affect
                                                          1: disable (sets mask = 1)

<-----  ------>Register (UART*) INT_MASK*    
Name                    UART_INT_MASK_REG
Software Name           IMR
Relative Address        0x00000010
Absolute Address        uart0: 0xE0000010
                        uart1: 0xE0001010
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Interrupt Mask Register

        Register UART_INT_MASK_REG Details
        This read only register, indicates the current state of the interrupts mask. A high value indicates the
        interrupt is unmasked and therefore is enabled to generate an interrupt. A low value indicates the
        interrupt is masked and therefore is disabled from generating an interrupt.

      Field Name          Bits    Type     Reset Value                        Description
reserved                 31:13   ro       0x0              Reserved, read as zero, ignored on write.
TOVR                     12      ro       0x0              Transmitter FIFO Overflow interrupt status:
                                                           0: interrupt is disabled
                                                           1: interrupt is enabled
TNFUL                    11      ro       0x0              Transmitter FIFO Nearly Full interrupt mask
                                                           status:
                                                           0: interrupt is disabled
                                                           1: interrupt is enabled
TTRIG                    10      ro       0x0              Transmitter FIFO Trigger interrupt mask status:
                                                           0: interrupt is disabled
                                                           1: interrupt is enabled
DMSI                     9       ro       0x0              Delta Modem Status Indicator interrupt mask
(IXR_DMS)                                                  status:
                                                           0: interrupt is disabled
                                                           1: interrupt is enabled
TIMEOUT                  8       ro       0x0              Receiver Timeout Error interrupt mask status:
(IXR_TOUT)                                                 0: interrupt is disabled
                                                           1: interrupt is enabled
PARE                     7       ro       0x0              Receiver Parity Error interrupt mask status:
(IXR_PARITY)                                               0: interrupt is disabled
                                                           1: interrupt is enabled
FRAME                    6       ro       0x0              Receiver Framing Error interrupt mask status:
(IXR_FRAMING)                                              0: interrupt is disabled
                                                           1: interrupt is enabled
ROVR                     5       ro       0x0              Receiver Overflow Error interrupt mask status:
(IXR_OVER)                                                 0: interrupt is disabled
                                                           1: interrupt is enabled
TFUL                     4       ro       0x0              Transmitter FIFO Full interrupt mask status:
(IXR_TXFULL)                                               0: interrupt is disabled
                                                           1: interrupt is enabled
TEMPTY                   3       ro       0x0              Transmitter FIFO Empty interrupt mask status:
(IXR_TXEMPTY)                                              0: interrupt is disabled
                                                           1: interrupt is enabled

      Field Name          Bits     Type      Reset Value                        Description
RFUL                     2         ro     0x0                Receiver FIFO Full interrupt mask status:
(IXR_RXFULL)                                                 0: interrupt is disabled
                                                             1: interrupt is enabled
REMPTY                   1         ro     0x0                Receiver FIFO Empty interrupt mask status:
(IXR_RXEMPTY)                                                0: interrupt is disabled
                                                             1: interrupt is enabled
RTRIG                    0         ro     0x0                Receiver FIFO Trigger interrupt mask status:
(IXR_RXOVR)                                                  0: interrupt is enabled
                                                             1: interrupt is enabled

<-----  ------>Register (UART*) CHNL_INT_STS*    
Name                     UART_CHNL_INT_STS_REG
Software Name            ISR
Relative Address         0x00000014
Absolute Address         uart0: 0xE0000014
                         uart1: 0xE0001014
Width                    32 bits
Access Type              wtc
Reset Value              0x00000000
Description              Channel Interrupt Status Register

        Register UART_CHNL_INT_STS_REG Details
        The Channel Interrupt Status register indicates any interrupt events that have occurred since this register
        was last cleared. The bits in this register are compared with the interrupt mask and used to assert the
        interrupt output.
        This register indicated the unmasked status, allowing software to implement a polling method of interrupt
        handling.

      Field Name          Bits     Type      Reset Value                        Description
reserved                 31:13     wtc    0x0                Reserved, read as zero, ignored on write.
TOVR                     12        wtc    0x0                Transmitter FIFO Overflow interrupt mask status:
                                                             This event is triggered whenever a new word is
                                                             pushed into the transmit FIFO when there is not
                                                             enough room for all of the data. This will be set as
                                                             a result of any write when the TFUL flag in
                                                             Channel_sts_reg0 is already set, or a double byte
                                                             write when the TNFUL flag in Channel_sts_reg0
                                                             is already set.
                                                             0: no interrupt occurred
                                                             1: interrupt occurred

      Field Name         Bits   Type    Reset Value                      Description
TNFUL                   11      wtc    0x0            Transmitter FIFO Nearly Full interrupt mask
                                                      status:
                                                      This event is triggered whenever a new word is
                                                      pushed into the transmit FIFO causing the fill
                                                      level to be such that there is not enough space for
                                                      a further write of the number of bytes currently
                                                      specified in the WSIZE bits in the Mode register. If
                                                      this further write were currently attempted it
                                                      would cause an overflow.
                                                      Note that when WSIZE is 00, this assumes that a
                                                      two byte write would be attempted and hence a
                                                      single byte write is still possible without overflow
                                                      by driving byte_sel low for the write.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred
TTRIG                   10      wtc    0x0            Transmitter FIFO Trigger interrupt mask status.
                                                      This event is triggered whenever a new word is
                                                      pushed into the transmit FIFO causing the fill
                                                      level to become equal to the value defined by
                                                      TTRIG.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred
DMSI                    9       wtc    0x0            Delta Modem Status Indicator interrupt mask
(IXR_DMS)                                             status:
                                                      This event is triggered whenever the DCTS,
                                                      DDSR, TERI, or DDCD in the modem status
                                                      register are being set.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred
TIMEOUT                 8       wtc    0x0            Receiver Timeout Error interrupt mask status:
(IXR_TOUT)                                            This event is triggered whenever the receiver
                                                      timeout counter has expired due to a long idle
                                                      condition.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred
PARE                    7       wtc    0x0            Receiver Parity Error interrupt mask status:
(IXR_PARITY)                                          This event is triggered whenever the received
                                                      parity bit does not match the expected value.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred
FRAME                   6       wtc    0x0            Receiver Framing Error interrupt mask status:
(IXR_FRAMING)                                         This event is triggered whenever the receiver fails
                                                      to detect a valid stop bit.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred

      Field Name         Bits   Type    Reset Value                      Description
ROVR                    5       wtc    0x0            Receiver Overflow Error interrupt mask status:
(IXR_OVER)                                            This event is triggered whenever the contents of
                                                      the receiver shift register have not yet been
                                                      transferred to the receiver FIFO and a new start
                                                      bit is detected. This may be due to the FIFO being
                                                      full, or due to excessive clock boundary delays.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred
TFUL                    4       wtc    0x0            Transmitter FIFO Full interrupt mask status:
(IXR_TXFULL)                                          This event is triggered whenever a new word is
                                                      inserted into the transmit FIFO causing it to go
                                                      from a non-full condition to a full condition.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred
TEMPTY                  3       wtc    0x0            Transmitter FIFO Empty interrupt mask status:
(IXR_TXEMPTY)                                         This event is triggered whenever the final word is
                                                      removed from the transmit FIFO.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred
RFUL                    2       wtc    0x0            Receiver FIFO Full interrupt mask status:
(IXR_RXFULL)                                          This event is triggered whenever a new word is
                                                      inserted into the receive FIFO causing it to go
                                                      from a non-full condition to a full condition.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred
REMPTY                  1       wtc    0x0            Receiver FIFO Empty interrupt mask status:
(IXR_RXEMPTY)                                         This event is triggered upon exit of the final word
                                                      from the receive FIFO.
                                                      0: no interrupt occurred
                                                      1: interrupt occurred
RTRIG                   0       wtc    0x0            Receiver FIFO Trigger interrupt mask status:
(IXR_RXOVR)                                           This event is triggered whenever a new word is
                                                      inserted into the receive FIFO .
                                                      0: no interrupt occurred
                                                      1: interrupt occurred

<-----  ------>Register (UART*) BAUD_RATE_GEN*    
Name                    UART_BAUD_RATE_GEN_REG
Software Name           BAUDGEN
Relative Address        0x00000018
Absolute Address        uart0: 0xE0000018
                        uart1: 0xE0001018
Width                   32 bits
Access Type             mixed
Reset Value             0x0000028B
Description             Baud Rate Generator Register.

        Register UART_BAUD_RATE_GEN_REG Details
        The read/write baud rate generator control register controls the amount by which to divide sel_clk to
        generate the bit rate clock enable, baud_sample.

      Field Name         Bits     Type      Reset Value                     Description
reserved                31:16     ro     0x0              Reserved, read as zero, ignored on write.
CD                      15:0      rw     0x28B            Baud Rate Clock Divisor Value:
                                                          0: Disables baud_sample
                                                          1: Clock divisor bypass (baud_sample = sel_clk)
                                                          2 - 65535: baud_sample

<-----  ------>Register (UART*) RX_TIMEOUT*    
Name                    UART_RX_TIMEOUT_REG
Software Name           RXTOUT
Relative Address        0x0000001C
Absolute Address        uart0: 0xE000001C
                        uart1: 0xE000101C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Receiver Timeout Register

        Register UART_RX_TIMEOUT_REG Details
        The read/write Receiver Timeout register is used to enable the UART to detect an idle condition on the
        receiver data line. The timeout value (RTO) indicates the maximum delay for which the UART should wait
        for a new character to arrive before issuing a timeout interrupt.

      Field Name         Bits     Type      Reset Value                     Description
reserved                31:8      ro     0x0              Reserved, read as zero, ignored on write.
VAL                     7:0       rw     0x0              Receiver timeout value:
                                                          0: Disables receiver timeout counter
                                                          1 - 255: Receiver timeout in number of
                                                          baud_sample clocks.

<-----  ------>Register (UART*) RX_FIFO_TRG_LVL*    
Name                    UART_RX_FIFO_TRG_LVL_REG
Software Name           RXWM
Relative Address        0x00000020
Absolute Address        uart0: 0xE0000020
                        uart1: 0xE0001020
Width                   32 bits
Access Type             mixed
Reset Value             0x00000020
Description             Receiver FIFO Trigger Level Register

        Register UART_RX_FIFO_TRG_LVL_REG Details
        The read/write Receiver FIFO Trigger Level Register is used to set the value at which the receiver FIFO
        triggers an interrupt event.

      Field Name         Bits     Type      Reset Value                      Description
reserved                31:6      ro     0x0              Reserved, read as zero, ignored on write.
RTRIG                   5:0       rw     0x20             Receiver FIFO trigger level value:
                                                          0: Disables receiver FIFO trigger level function
                                                          1 - 63:Trigger set when receiver FIFO fills to
                                                          RTRIG bytes

<-----  ------>Register (UART*) MODEM_CTRL*    
Name                    UART_MODEM_CTRL_REG
Software Name           MODEMCR
Relative Address        0x00000024
Absolute Address        uart0: 0xE0000024
                        uart1: 0xE0001024
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Modem Control Register

        Register UART_MODEM_CTRL_REG Details
        The read/write Modem Control register controls the interface with the modem or data set, or a peripheral
        device emulating a modem.

      Field Name         Bits     Type      Reset Value                     Description
reserved                31:6      ro     0x0              Reserved, read as zero, ignored on write.
FCM                     5         rw     0x0              Automatic flow control mode:
                                                          0: disable
                                                          Transmission is continuous regardless of the
                                                          value of the EMIOUARTxCTSN input, and the
                                                          EMIOUARTxRTSN output is driven completely
                                                          under software control.
                                                          1: enable
                                                          Transmission will only occur when the
                                                          EMIOUARTxCTSN input is asserted low, and the
                                                          EMIOUARTxRTSN output is driven using a
                                                          compare of the RX FIFO fill level to the
                                                          programmed FDEL value.
reserved                4:2       ro     0x0              Reserved, read as zero, ignored on write.
RTS                     1         rw     0x0              Request to send output control:
                                                          This bit is ignored if automatic flow control mode
                                                          is enabled by FCM being high. If FCM is low, the
                                                          value of this bit is inverted when applied to the
                                                          EMIOUARTxRTSN output.
                                                          0: EMIOUARTxRTSN output forced to logic 1
                                                          1: EMIOUARTxRTSN output forced to logic 0
DTR                     0         rw     0x0              Data Terminal Ready:
                                                          The value of this bit is inverted when applied to
                                                          the EMIOUARTxDTRN output.
                                                          0: EMIOUARTxDTRN output forced to logic 1
                                                          1: EMIOUARTxDTRN output forced to logic 0

<-----  ------>Register (UART*) MODEM_STS*    
Name                    UART_MODEM_STS_REG
Software Name           MODEMSR
Relative Address        0x00000028
Absolute Address        uart0: 0xE0000028
                        uart1: 0xE0001028
Width                   32 bits
Access Type             mixed
Reset Value             x
Description             Modem Status Register

        Register UART_MODEM_STS_REG Details
        The Modem Status register indicates the current state of the control lines from the modem, or peripheral
        device, to the CPU. In addition, four bits of the modem status register provide change of state or delta
        information. These bits are set to logic 1 whenever a control input from the modem changes state. In the
        default configuration, these delta bits are all cleared simultaneously when this register is read. This may be
        parameterised at compile time such that a one must be written to a bit in order to clear it and a read has no
        effect.

       Field Name         Bits    Type     Reset Value                        Description
reserved                 31:9     ro      x                Reserved, read as zero, ignored on write.
FCMS                     8        rw      x                Flow Control Mode:
                                                           0: disabled
                                                           1: enabled
DCD                      7        ro      x                Data Carrier Detect (DCD) input signal from PL
                                                           (EMIOUARTxDCDN) status:
                                                           0: input is high
                                                           1: input is low
RI                       6        ro      x                Ring Indicator (RI) input signal from PL
                                                           (EMIOUARTxRIN) status:
                                                           0: input is high
                                                           1: input is low
DSR                      5        ro      x                Data Set Ready (DSR) input signal from PL
                                                           (EMIOUARTxDSRN) status:
                                                           0: input is high
                                                           1: input is low
CTS                      4        ro      x                Clear to Send (CTS) input signal from PL
                                                           (EMIOUARTxCTSN) status:
                                                           0: input is high
                                                           1: input is low
DDCD                     3        wtc     x                Delta Data Carrier Detect status:
(MEDEMSR_DCDX)                                             Indicates a change in state of the
                                                           EMIOUARTxDCDN input since this bit was last
                                                           cleared.
                                                           0: No change has occurred
                                                           1: Change has occurred
TERI                     2        wtc     x                Trailing Edge Ring Indicator status:
(MEDEMSR_RIX)                                              Indicates that the EMIOUARTxRIN input has
                                                           change from high to low state since this bit was
                                                           last cleared.
                                                           0: No trailing edge has occurred
                                                           1: Trailing edge has occurred

      Field Name          Bits     Type     Reset Value                      Description
DDSR                     1         wtc    x                Delta Data Set Ready status:
(MEDEMSR_DSRX)                                             Indicates a change in state of the
                                                           EMIOUARTxDSRN input since this bit was last
                                                           cleared.
                                                           0: No change has occurred
                                                           1: Change has occurred
DCTS                     0         wtc    x                Delta Clear To Send status:
(MEDEMSR_CTSX)                                             Indicates a change in state of the
                                                           EMIOUARTxCTSN input since this bit was last
                                                           cleared.
                                                           0: No change has occurred
                                                           1: Change has occurred

<-----  ------>Register (UART*) CHNL_STS*    
Name                     UART_CHANNEL_STS_REG
Software Name            SR
Relative Address         0x0000002C
Absolute Address         uart0: 0xE000002C
                         uart1: 0xE000102C
Width                    32 bits
Access Type              ro
Reset Value              0x00000000
Description              Channel Status Register

        Register UART_CHANNEL_STS_REG Details
        The read only Channel Status register is provided to enable the continuous monitoring of the raw
        unmasked status information of the UART design.
        Bits [4:0] and [14:10] are not latched and provide raw status of the FIFO flags, such that if the FIFO level
        changes these bits are updated immediately.

      Field Name         Bits   Type    Reset Value                        Description
reserved                31:15   ro     0x0            Reserved, read as zero, ignored on write.
TNFUL                   14      ro     0x0            Transmitter FIFO Nearly Full continuous status:
                                                      This indicates that there is not enough space for
                                                      the number of bytes currently specified in the
                                                      WSIZE bits in the Mode register. If a write were
                                                      currently attempted it would cause an overflow.
                                                      Note that when WSIZE is 00, this assumes that a
                                                      two byte write would be attempted and hence a
                                                      single byte write is still possible without overflow
                                                      by driving byte_sel low for the write.
                                                      0: More than one byte is unused in the Tx FIFO
                                                      1: Only one byte is free in the Tx FIFO
TTRIG                   13      ro     0x0            Transmitter FIFO Trigger continuous status:
                                                      0: Tx FIFO fill level is less than TTRIG
                                                      1: Tx FIFO fill level is greater than or equal to
                                                      TTRIG
FDELT                   12      ro     0x0            Receiver flow delay trigger continuous status:
(FLOWDEL)                                             0: Rx FIFO fill level is less than FDEL
                                                      1: Rx FIFO fill level is greater than or equal to
                                                      FDEL
TACTIVE                 11      ro     0x0            Transmitter state machine active status:
                                                      0: inactive state
                                                      1: active state
RACTIVE                 10      ro     0x0            Receiver state machine active status:
                                                      0: inactive state
                                                      1: active state
reserved                9       ro     0x0            Reserved. Do not modify.
reserved                8       ro     0x0            Reserved. Do not modify.
reserved                7       ro     0x0            Reserved. Do not modify.
reserved                6       ro     0x0            Reserved. Do not modify.
reserved                5       ro     0x0            Reserved. Do not modify.
TFUL                    4       ro     0x0            Transmitter FIFO Full continuous status:
(TXFULL)                                              0: Tx FIFO is not full
                                                      1: Tx FIFO is full
TEMPTY                  3       ro     0x0            Transmitter FIFO Empty continuous status:
(TXEMPTY)                                             0: Tx FIFO is not empty
                                                      1: Tx FIFO is empty
RFUL                    2       ro     0x0            Receiver FIFO Full continuous status:
(RXFULL)                                              1: Rx FIFO is full
                                                      0: Rx FIFO is not full

       Field Name         Bits     Type      Reset Value                      Description
REMPTY                   1         ro     0x0              Receiver FIFO Full continuous status:
(RXEMPTY)                                                  0: Rx FIFO is not empty
                                                           1: Rx FIFO is empty
RTRIG                    0         ro     0x0              Receiver FIFO Trigger continuous status:
(RXOVR)                                                    0: Rx FIFO fill level is less than RTRIG
                                                           1: Rx FIFO fill level is greater than or equal to
                                                           RTRIG

<-----  ------>Register (UART*) TX_RX_FIFO*    
Name                     UART_TX_RX_FIFO_REG
Software Name            FIFO
Relative Address         0x00000030
Absolute Address         uart0: 0xE0000030
                         uart1: 0xE0001030
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Transmit and Receive FIFO

        Register UART_TX_RX_FIFO_REG Details

       Field Name         Bits     Type      Reset Value                      Description
reserved                 31:8      ro     0x0              Reserved, read as zero, ignored on write.
DATA                     7:0       rw     0x0              Operates as Tx FIFO and Rx FIFO.

                    <-----  ------>Register (UART*) BRDIV*
Name                     UART_BAUD_RATE_DIVIDER_REG
Relative Address         0x00000034
Absolute Address         uart0: 0xE0000034
                         uart1: 0xE0001034
Width                    32 bits
Access Type              mixed
Reset Value              0x0000000F
Description              Baud Rate Divider Register

        Register UART_BAUD_RATE_DIVIDER_REG Details
        The baud rate divider register controls how much baud_sample is divided by to generate the baud rate
        clock enables, baud_rx_rate and baud_tx_rate.

       Field Name         Bits     Type      Reset Value                        Description
reserved                 31:8      ro     0x0              Reserved, read as zero, ignored on write.
VAL                      7:0       rw     0xF              Baud rate divider value:
                                                           0 - 3: ignored
                                                           4 - 255: Baud rate

                    <-----  ------>Register (UART*) FDEL*
Name                     UART_FLOW_DELAY_REG
Relative Address         0x00000038
Absolute Address         uart0: 0xE0000038
                         uart1: 0xE0001038
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Flow Control Delay Register

        Register UART_FLOW_DELAY_REG Details
        The Flow Control Delay register is only used if automatic flow control mode is enabled in the FCM field in
        the Modem Control register. When automatic flow control mode is enabled, this register specifies the
        receiver FIFO level at which the EMIOUARTxRTSN output is de-asserted. The EMIOUARTxRTSN output
        is only asserted again once the fill level drops to below four less than FDEL.

       Field Name         Bits     Type      Reset Value                        Description
reserved                 31:6      ro     0x0              Reserved, read as zero, ignored on write.
VAL                      5:0       rw     0x0              RxFIFO trigger level for Ready To Send (RTS)
                                                           output signal (EMIOUARTxRTSN) de-assertion:
                                                           0 - 3: Flow delay triggering is disabled, since
                                                           minimum 4 word hysteresis cannot be satisfied.
                                                           4 to 65535: EMIOUARTxRTSN is driven high
                                                           when Rx FIFO fill level equals FDEL

                    <-----  ------>Register (UART*) TX_FIFO_TRG_LVL*
Name                     UART_TX_FIFO_TRG_LVL_REG
Relative Address         0x00000044
Absolute Address         uart0: 0xE0000044
                         uart1: 0xE0001044
Width                    32 bits
Access Type              mixed
Reset Value              0x00000020
Description              Transmitter FIFO Trigger Level Register

        Register UART_TX_FIFO_TRG_LVL_REG Details
        The read/write Transmitter FIFO Trigger Level Register is used to set the value at which the transmitter
        FIFO triggers an interrupt event.

      Field Name         Bits     Type    Reset Value                       Description
reserved                31:6      ro     0x0             Reserved, read as zero, ignored on write.
TTRIG                   5:0       rw     0x20            Transmitter FIFO trigger level:
                                                         0: Disables transmitter FIFO trigger level function
                                                         1 - 63: Trigger set when transmitter FIFO fills to
                                                         TTRIG bytes

<---- 
<====    ====>B.34 USB Controller (USB)
Module Name             USB
Software Name           XUSBPS
Base Address            0xE0002000 usb0
                        0xE0003000 usb1
Suffixes                0 1
Description             USB controller registers
Vendor Info             Synopsys

                 Register Summary

     Register Name         Address        Width    Type    Reset Value            Description
USB_ID_REG                      0x00000000        32       ro      0xE441FA05    IP version and revision, read-only
USB_HWGENERAL_REG               0x00000004        12       ro      0x00000083    Misc IP config constants, read-only
USB_HWHOST_REG                  0x00000008        32       ro      0x10020001    Host Mode IP config constants, read-only
USB_HWDEVICE_REG                0x0000000C        6        ro      0x00000019    Device Mode IP config constants, read-only
USB_HWTXBUF_REG                 0x00000010        32       ro      0x80060A10    TxBuffer IP config constants, read-only
USB_HWRXBUF_REG                 0x00000014        32       ro      0x00000A10    IP constants, RX buffer constants, read-only
USB_GPTIMER0LD_REG              0x00000080        24       rw      0x00000000    GP Timer 0 Load Value
USB_GPTIMER0CTRL_REG            0x00000084        32       mixed   0x00000000    GP Timer 1 Control
USB_GPTIMER1LD_REG              0x00000088        24       rw      0x00000000    GP Timer 1 Load Value
USB_GPTIMER1CTRL_REG            0x0000008C        32       mixed   0x00000000    GP Timer 1 Control
USB_SBUSCFG_REG                 0x00000090        3        rw      0x00000003    DMA Master AHB Burst Mode
USB_CAPLEN_HCIVER_REG           0x00000100        32       ro      0x01000040    EHCI Addr Space and HCI constants, read-only
USB_HCSPARAMS_REG               0x00000104        28       ro      0x00010011    TT counts and EHCI HCS constants, read-only
USB_HCCPARAMS_REG               0x00000108        16       ro      0x00000006    EHCI Host configuration constants
USB_DCIVERSION_REG              0x00000120        16       ro      0x00000001    Device Mode CI version  constant
USB_DCCPARAMS_REG               0x00000124        9        ro      0x0000018C    EHCI, device and endpoint capabilities

    Register Name                Address      Width   Type    Reset Value              Description
USB_CMD_REG                     0x00000140     24      mixed   0x00080000    USB Commands (EHCI extended)
USB_STS_REG                     0x00000144     26      mixed   0x00000000    Interrupt/Raw Status (EHCI extended) (Host/Device)
USB_INT_REG                     0x00000148     26      mixed   0x00000000    Interrrupts and Enables
USB_FRINDEX_REG                 0x0000014C     14      rw      0x00000000    Frame List Index
USB_PLSTBASE_DEVADDR_REG        0x00000154     32      mixed   0x00000000    Host/Device Address dual-use
USB_ASLSTADDR_ENDPTLSTADDR_REG  0x00000158     32      mixed   0x00000000    Host/Device dual-use
USB_TTCTRL_REG                  0x0000015C     32      mixed   0x00000000    TT Control
USB_BURSTSIZE_REG               0x00000160     17      rw      0x00001010    Burst Size
USB_TXFILLTUNING_REG            0x00000164     22      mixed   0x00000000    TxFIFO Fill Tuning
USB_TXTTFILLTUNING_REG          0x00000168     13      mixed   0x00000000    TT TX latency FIFO
USB_IC_USB_REG                  0x0000016C     32      mixed   0x00000000    Low and Fast Speed Control constants
USB_ULPI_VIEWPORT_REG           0x00000170     32      mixed   0x08000000    ULPI Viewport
USB_ENDPTNAK_REG                0x00000178     32      wtc     0x00000000    Endpoint NAK (Device mode)
USB_ENDPTNAKEN_REG              0x0000017C     32      rw      0x00000000    Endpoint NAK (Device mode)
USB_CONFIGFLAG_REG              0x00000180     32      ro      0x00000001    reserved
USB_PORTSC1_REG                 0x00000184     32      mixed   0x8C000004    Port Status & Control
USB_OTGSC_REG                   0x000001A4     32      mixed   0x00001020    OTG Status and Control
USB_MODE_REG                    0x000001A8     32      mixed   0x00000000    USB Mode Selection
USB_ENDPTSETUPSTAT_REG          0x000001AC     16      wtc     0x00000000    Endpoint Status Setup (Device mode)
USB_ENDPTPRIME_REG              0x000001B0     32      wtc     0x00000000    Endpoint Primer (Device mode)
USB_ENDPTFLUSH_REG              0x000001B4     32      wtc     0x00000000    Endpoint Flush (Device mode)
USB_ENDPTSTAT_REG               0x000001B8     32      ro      0x00000000    Endpoint Buffer Ready Status (Device mode), RO
USB_ENDPTCOMPLETE_REG           0x000001BC     32      rw      0x00000000    Endpoint Tx Complete (Device mode)
USB_ENDPTCTRL0_REG              0x000001C0     24      mixed   0x00800080    Endpoint 0 (Device mode)
USB_ENDPTCTRL1_REG              0x000001C4     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)
USB_ENDPTCTRL2_REG              0x000001C8     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)
USB_ENDPTCTRL3_REG              0x000001CC     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)
USB_ENDPTCTRL4_REG              0x000001D0     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)
USB_ENDPTCTRL5_REG              0x000001D4     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)
USB_ENDPTCTRL6_REG              0x000001D8     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)
USB_ENDPTCTRL7_REG              0x000001DC     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)
USB_ENDPTCTRL8_REG              0x000001E0     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)
USB_ENDPTCTRL9_REG              0x000001E4     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)
USB_ENDPTCTRL10_REG             0x000001E8     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)
USB_ENDPTCTRL11_REG             0x000001EC     24      mixed   0x00000000    Endpoints 1 to 11 (Device mode)

                   <-----  ------>Register (USB*) ID*
Name                     USB_ID_REG
Relative Address         0x00000000
Absolute Address         usb0: 0xE0002000
                         usb1: 0xE0003000
Width                    32 bits
Access Type              ro
Reset Value              0xE441FA05
Description              IP version and revision, read-only

        Register USB_ID_REG Details
        IP supplier controller identification (revision and synthesized configuration). Hardwired (constant value).

      Field Name          Bits     Type     Reset Value                         Description
CIVERSION                31:29     ro     0x7                 Reserved, reads 111.
VERSION                  28:25     ro     0x2                 IP entire version code:
                                                              [VERSION].[REVISION][TAG] refers to IP
                                                              version 2.20a.
REVISION                 24:21     ro     0x2                 Refer to [VERSION].
TAG                      20:16     ro     0x1                 Refer to [VERSION].
reserved                 15:14     ro     0x3                 reserved, writes ignored.
NID                      13:8      ro     0x3A                Controller ID: Ones complement of [ID].
reserved                 7:6       ro     0x0                 reserved, writes ignored.
ID                       5:0       ro     0x5                 Controller ID: USB controller supports HS,
                                                              On-the-Go, and FS/LS.

<-----  ------>Register (USB*) HWGENERAL*    
Name                     USB_HWGENERAL_REG
Relative Address         0x00000004
Absolute Address         usb0: 0xE0002004
                         usb1: 0xE0003004
Width                    12 bits
Access Type              ro
Reset Value              0x00000083
Description              Misc IP config constants, read-only

        Register USB_HWGENERAL_REG Details
        General hardware parameters provided by the IP supplier and defined by Xilinx for synthesis.
        Hardwired (constant value). Bits [31:12] are reserved.

      Field Name          Bits     Type     Reset Value                       Description
SM                       11:10     ro     0x0              VUSB_HS_PHY_SERIAL constant.
                                                           0: Parallel I/O Port interface.
                                                           Note: VUSB_HS_PHY_UTMI = 0 (UTMI not
                                                           used) and VUSB_HS_PHY_ULPI = 1 (ULPI
                                                           implemented).
PHYM                     9:6       ro     0x2              VUSB_HS_PHY_TYPE constant.
                                                           0010: 8-bit ULPI single data rate I/O interface.
PHYW                     5:4       ro     0x0              VUSB_HS_PHY16_8 constant.
                                                           0:
                                                           8-bit data bus
BWT                      3         ro     0x0              reserved
CLKC                     2:1       ro     0x1              VUSB_HS_CLOCK_CONFIGURATION
                                                           constant.
                                                           1: CPU_1x clock must have a higher frequency
                                                           than the UTMI clock (60 MHz).
RT                       0         ro     0x1              VUSB_HS_RESET_TYPE constant.
                                                           1: Asynchronous Reset

                   <-----  ------>Register (USB*) HWHOST*
Name                     USB_HWHOST_REG
Relative Address         0x00000008
Absolute Address         usb0: 0xE0002008
                         usb1: 0xE0003008
Width                    32 bits
Access Type              ro
Reset Value              0x10020001
Description              Host Mode IP config constants, read-only

        Register USB_HWHOST_REG Details

      Field Name         Bits     Type     Reset Value                     Description
TTPER                   31:24     ro     0x10            VUSB_HS_TT_PERIODIC_CONTEXTS constant.
                                                         0x010: Sixteen periodic contexts in TT.
TTASY                   23:16     ro     0x2             VUSB_HS_TT_ASYNC_CONTEXTS constant.
                                                         0x02: Two asynchronous contexts in TT.
VAL                     15:4      ro     0x0             reserved
NPORT                   3:1       ro     0x0             VUSB_HS_NUM_PORT constant.
                                                         000: one downstream port supported.
HC                      0         ro     0x1             VUSB_HS_HOST constant.
                                                         1: Host mode supported.

                   <-----  ------>Register (USB*) HWDEVICE*
Name                    USB_HWDEVICE_REG
Relative Address        0x0000000C
Absolute Address        usb0: 0xE000200C
                        usb1: 0xE000300C
Width                   6 bits
Access Type             ro
Reset Value             0x00000019
Description             Device Mode IP config constants, read-only

        Register USB_HWDEVICE_REG Details

      Field Name         Bits     Type     Reset Value                     Description
DEVEP                   5:1       ro     0xC             VUSB_HS_DEV_EP constant.
                                                         0x0C: Twelve endpoints supported (EP 0 to 11).
DC                      0         ro     0x1             Controller supports Device Mode.

                   <-----  ------>Register (USB*) HWTXBUF*
Name                    USB_HWTXBUF_REG
Relative Address        0x00000010
Absolute Address        usb0: 0xE0002010
                        usb1: 0xE0003010
Width                   32 bits
Access Type             ro
Reset Value             0x80060A10
Description             TxBuffer IP config constants, read-only

        Register USB_HWTXBUF_REG Details

      Field Name         Bits     Type     Reset Value                       Description
reserved                31        ro     0x1              reserved
reserved                30:24     ro     0x0              reserved
TXCHANADD               23:16     ro     0x6              VUSB_HS_TX_CHAN_ADD constant.
                                                          0x06: Six address bits for each 64-byte endpoint
                                                          TxBuffer (VBUS_HS_TX_CHAN = 64).
TXADD                   15:8      ro     0xA              VUSB_HS_TX_ADD constant.
                                                          0x0A0: 10-bit address. TxBuffer size is 768.
TXBURST                 7:0       ro     0x10             VUSB_HS_TX_BURST constant.
                                                          0x010: 16-byte bursts on AHB by DMA engine.

                   <-----  ------>Register (USB*) HWRXBUF*
Name                    USB_HWRXBUF_REG
Relative Address        0x00000014
Absolute Address        usb0: 0xE0002014
                        usb1: 0xE0003014
Width                   32 bits
Access Type             ro
Reset Value             0x00000A10
Description             IP constants, RX buffer constants, read-only

        Register USB_HWRXBUF_REG Details

      Field Name         Bits     Type     Reset Value                       Description
VAL                     31:24     ro     0x0              reserved
RXADD                   15:8      ro     0xA              VUSB_HS_RX_ADD constant.
                                                          0x0A0: 10-bit address. RxBuffer address size is
                                                          1024.
RXBURST                 7:0       ro     0x10             VUSB_HS_RX_BURST constant.
                                                          0x010: 16-byte bursts on AHB by DMA engine.

                   <-----  ------>Register (USB*) GPTMR0LD*
Name                     USB_GPTIMER0LD_REG
Relative Address         0x00000080
Absolute Address         usb0: 0xE0002080
                         usb1: 0xE0003080
Width                    24 bits
Access Type              rw
Reset Value              0x00000000
Description              GP Timer 0 Load Value

        Register USB_GPTIMER0LD_REG Details

      Field Name          Bits     Type     Reset Value                     Description
VAL                      23:0      rw     0x0             General Purpose Timer Load Value.
                                                          This field is loaded into the usb.GPTIMERxCTRL
                                                          [GPTCNT] countdown timer. The value
                                                          represents the time in microseconds minus 1 for
                                                          the timer duration. Example: for a one
                                                          millisecond timer, load 1000 - 1 = 999 (0x0003E7).
                                                          Note: Maximum value is 0xFF_FFFF (16.777215
                                                          seconds).

                   <-----  ------>Register (USB*) GPTMR0CTRL*
Name                     USB_GPTIMER0CTRL_REG
Relative Address         0x00000084
Absolute Address         usb0: 0xE0002084
                         usb1: 0xE0003084
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              GP Timer 1 Control

        Register USB_GPTIMER0CTRL_REG Details
        This register contains the control for the timer and a data field, which can be queried to determine the
        running count value.

      Field Name         Bits     Type     Reset Value                     Description
RUN                     31        rw     0x0             General Purpose Timer Enable.
                                                         0: disable.
                                                         1: enable.
                                                         The setting of [GPTRUN] will not have an effect
                                                         on the [GPTCNT] counter value.
RST                     30        wo     0x0             General Purpose Timer Reset. Write 1 to reload.
                                                         0: no affect.
                                                         1: Reload the [GPTCNT] with the value in
                                                         [GPTLD].
VAL                     29:25     ro     0x0             reserved
MODE                    24        rw     0x0             Select Countdown Timer mode.
                                                         0: One Shot (single timer countdown). The timer
                                                         will count down to zero, generate an interrupt
                                                         and stop until the counter is reset by software.
                                                         1: Repeat (looped countdown). The timer will
                                                         count down to zero, generate an interrupt and
                                                         automatically reload the counter to begin again.
CNT                     23:0      rw     0x0             General Purpose Countdown Timer. Value of the
                                                         running timer.

                   <-----  ------>Register (USB*) GPTMR1LD*
Name                    USB_GPTIMER1LD_REG
Relative Address        0x00000088
Absolute Address        usb0: 0xE0002088
                        usb1: 0xE0003088
Width                   24 bits
Access Type             rw
Reset Value             0x00000000
Description             GP Timer 1 Load Value

        Register USB_GPTIMER1LD_REG Details

      Field Name         Bits     Type     Reset Value                     Description
LD                      23:0      rw     0x0             Refer to description for GPTIMER0LD [GPTLD].

                   <-----  ------>Register (USB*) GPTMR1CTRL*
Name                    USB_GPTIMER1CTRL_REG
Relative Address        0x0000008C
Absolute Address        usb0: 0xE000208C
                        usb1: 0xE000308C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             GP Timer 1 Control

        Register USB_GPTIMER1CTRL_REG Details

  Field Name         Bits     Type     Reset Value                  Description
RUN                  31        rw     0x0             Refer to GPTIMER0CTRL [GPTRUN].
RST                  30        wo     0x0             Refer to GPTIMER0CTRL [GPTRST].
reserved             29:25     ro     0x0             reserved
MODE                 24        rw     0x0             Refer to GPTIMER0CTRL [GPTMODE].
CNT                  23:0      rw     0x0             Refer to GPTIMER0CTRL [GPTCNT].

                   <-----  ------>Register (USB*) SBUSCFG*
Name                    USB_SBUSCFG_REG
Relative Address        0x00000090
Absolute Address        usb0: 0xE0002090
                        usb1: 0xE0003090
Width                   3 bits
Access Type             rw
Reset Value             0x00000003
Description             DMA Master AHB Burst Mode

        Register USB_SBUSCFG_REG Details

    Field Name         Bits     Type     Reset Value           Description
AHBBRST                 2:0       rw     0x3             VUSB_HS_AHBBRST constant.

                   <-----  ------>Register (USB*) CAPLEN_HCIVER
Name                    USB_CAPLEN_HCIVER_REG
Relative Address        0x00000100
Absolute Address        usb0: 0xE0002100
                        usb1: 0xE0003100
Width                   32 bits
Access Type              ro
Reset Value              0x01000040
Description              EHCI Addr Space and HCI constants, read-only

        Register USB_CAPLEN_HCIVER_REG Details

      Field Name          Bits     Type     Reset Value                           Description
HCIVERSION               31:16     ro     0x100            VUSB_HS_HCIVERSION constant. Host Mode
                                                           (EHCI). Read-only.
CAPLENGTH                15:0      ro     0x40             Address space taken by the Capability registers.
                                                           Host Mode (EHCI). Read-only.
                                                           0x100: add this offset to the address of the first
                                                           Capability register to get the address of the first
                                                           Operational register.

                   <-----  ------>Register (USB*) HCSPARAMS*
Name                     USB_HCSPARAMS_REG
Relative Address         0x00000104
Absolute Address         usb0: 0xE0002104
                         usb1: 0xE0003104
Width                    28 bits
Access Type              ro
Reset Value              0x00010011
Description              TT counts and EHCI HCS constants, read-only

        Register USB_HCSPARAMS_REG Details
        Port steering logic capabilities are confined to the single host port implementation..

      Field Name          Bits     Type     Reset Value                           Description
N_TT                     27:24     ro     0x0              Transaction Translators (TT), read-only.
                                                           0: none.
N_PTT                    23:20     ro     0x0              Number of ports per TT, read-only.
                                                           0: single host port.
reserved                 19:17     ro     0x0              reserved.
PI                       16        ro     0x1              Port Indicator (EHCI contant), read-only.
                                                           1: indicator available via EMIO, controlled by
                                                           usb.PORTSC1 [PIC].
N_CC                     15:12     ro     0x0              Companion controller hardware (EHCI constant).
                                                           0: no companion controller hardware, refer to the
                                                           embeded Transaction Translator (TT).

       Field Name         Bits     Type     Reset Value                       Description
N_PCC                    11:8      ro     0x0             Ports supported by each Companion Controller
                                                          (EHCI constant).
                                                          0: no companion controller hardware refer to the
                                                          embeded Transaction Translator (TT).
reserved                 7:5       ro     0x0             reserved
PPC                      4         ro     0x1             VBUS Power Control (EHCI constant).
                                                          1: signal avaiable via EMIO, see PORTSC1 [PP].
N_PORTS                  3:0       ro     0x1             Downstream ports (EHCI constant).
                                                          1: one downstream port.

                    <-----  ------>Register (USB*) HCCPARAMS*
Name                     USB_HCCPARAMS_REG
Relative Address         0x00000108
Absolute Address         usb0: 0xE0002108
                         usb1: 0xE0003108
Width                    16 bits
Access Type              ro
Reset Value              0x00000006
Description              EHCI Host configuration constants

        Register USB_HCCPARAMS_REG Details
        This register identifies multiple mode control (time-base bit functionality) addressing capability

       Field Name         Bits     Type     Reset Value                       Description
EECP                     15:8      ro     0x0             EHCI
IST                      7:4       ro     0x0             Isochronous Scheduling Threshold.
                                                          This field indicates, relative to the current position
                                                          of the executing host controller, where software
                                                          can reliably update the isochronous schedule.
VAL                      3         ro     0x0             reserved
ASP                      2         ro     0x1             Park mode capability. Read-only.
                                                          Enables the controller to execute a QH
                                                          transactions successively before traversing to next
                                                          QH.

      Field Name         Bits     Type     Reset Value                       Description
PFL                     1         ro     0x1              Programmable Frame List sizes (Host mode).
                                                          Software can specify the size of the frame list for
                                                          the periodic schedule. Configure the size using
                                                          the usb.USBCMD [FS2] [FS0] Frame List Size
                                                          field: 8, 16, 32, .... 512, 1024.
ADC                     0         ro     0x0              0: 32-bit system memory address.

                   <-----  ------>Register (USB*) DCIVERSION
Name                    USB_DCIVERSION_REG
Relative Address        0x00000120
Absolute Address        usb0: 0xE0002120
                        usb1: 0xE0003120
Width                   16 bits
Access Type             ro
Reset Value             0x00000001
Description             Device Mode CI version constant

        Register USB_DCIVERSION_REG Details

      Field Name         Bits     Type     Reset Value                       Description
DCIVERSION              15:0      ro     0x1              VUSB_HS_DCIVERSION constant.

                   <-----  ------>Register (USB*) DCCPARAMS*
Name                    USB_DCCPARAMS_REG
Relative Address        0x00000124
Absolute Address        usb0: 0xE0002124
                        usb1: 0xE0003124
Width                   9 bits
Access Type             ro
Reset Value             0x0000018C
Description             EHCI, device and endpoint capabilities

        Register USB_DCCPARAMS_REG Details
        Host and device mode capability.

      Field Name         Bits     Type     Reset Value                       Description
HC                      8         ro     0x1             1: the controller supports EHCI compatible mode.
DC                      7         ro     0x1             1: the controller supports Device mode.
reserved                6:5       ro     0x0             reserved
DEN                     4:0       ro     0xC             Number of endpoints supported in Device mode.
                                                         1100: 12 endpoints; control EP0 plus EP {11:1}.

<-----  ------>Register (USB*) CMD*    
Name                    USB_CMD_REG
Software Name           CMD
Relative Address        0x00000140
Absolute Address        usb0: 0xE0002140
                        usb1: 0xE0003140
Width                   24 bits
Access Type             mixed
Reset Value             0x00080000
Description             USB Commands (EHCI extended)

        Register USB_CMD_REG Details
        The serial bus host/device controller executes the command indicated in this register

      Field Name         Bits     Type     Reset Value                       Description
ITC                     23:16     rw     0x8             Interrupt Threshold Control (EHCI) (Host and
                                                         mode). Program the maximum rate at which the
                                                         host controller will issue an interrupt.
                                                         0x00: Immediate
                                                         0x01: 1 micro-frame.
                                                         0x02: 2 micro-frames.
                                                         0x04: 4 micro-frames.
                                                         0x08: 8 micro-frames. (1 ms)
                                                         0x10: 16 micro-frames.
                                                         0x20: 32 micro-frames.
                                                         0x40: 64 micro-frames.
                                                         others: reserved.
FS2                     15        rw     0x0             MSB bit of Frame List Size. Refer to [FS0] bit field
                                                         for description.
ATDTW                   14        rw     0x0             Add dTD TripWire (Host extended).
                                                         This bit is used as a semaphore to ensure the
                                                         proper addition of a new dTD to an active
                                                         (primed) endpoint's linked list.

       Field Name        Bits   Type    Reset Value                       Description
SUTW                    13      rw     0x0            Setup TripWire (Device mode).
                                                      This semaphore is between the DCD and the
                                                      hardware for extracting setup data from QH with
                                                      out any corruption. Refer to the chapter text for
                                                      usage.
reserved                12      ro     0x0            reserved
ASPE                    11      rw     0x0            Asynchronous Schedule Park Mode Enable
                                                      (EHCI).
                                                      This bit enables/disables the Asynchronous
                                                      Schedule Park Mode if Asynchronous Park
                                                      Capability bit in HCCPARAMS is one. Otherwise
                                                      this bit is zero and Park Mode is disabled.
reserved                10      ro     0x0            reserved
ASP                     9:8     rw     0x0            Asynchronous Schudule Park Capability is
                                                      supported (EHCI).
                                                      The default is 3. Use any value between 1 and 3.
                                                      The value 3 gives the maximum throughput in
                                                      terms of number endpoint transactions compared
                                                      to 1 or 2.
LR                      7       ro     0x0            Light Host/Device Controller Reset (EHCI).
                                                      0: not supported.
IAA                     6       rw     0x0            Interrupt on Async Schedule Advance Doorbell
                                                      (EHCI).
                                                      0: no affect
                                                      1: ring the doorbell when the controller advances
                                                      the asynchronous schedule.
ASE                     5       rw     0x0            Asyncronous Schedule Enable (EHCI) (Host
                                                      mode).
                                                      0: disable Async Schedule processing (the current
                                                      DMA transactions finishes).
                                                      1: enable Async Schedule processing (the memory
                                                      address for the async schedule is programmed
                                                      into usb.ASYNCLISTADDR).
PSE                     4       rw     0x0            Periodic Schedule Enable (EHCI) (Host mode).
                                                      0: disable Periodic Schedule processing
                                                      1: enable Periodic Schedule
                                                      Note: The memory address for the periodic
                                                      schedule is programmed into
                                                      usb.PERIODICLISTBASE.

      Field Name           Bits    Type     Reset Value                       Description
FS0                      3:2       rw     0x0             Frame List Size (EHCI extended).
(FS01)                                                    usb.USBCMD [15] [3] [2] bits:
                                                          000: 1024 elements (4096 bytes)
                                                          001: 512 elements (2048 bytes)
                                                          ...
                                                          111: 8 elements (32 bytes)
RST                      1         rw     0x0             Controller Reset and Status (ECHI) (Host and
                                                          Device mode).
RS                       0         rw     0x0             Run/Stop (ECHI) (Host and Device modes).
                                                          Device Mode:
                                                          0: the controller halts activity after the current
                                                          packet transfer is complete.
                                                          1: the controller proceeds to execute the periodic
                                                          and async schedules.
                                                          Host Mode:
                                                          0: TBD
                                                          1: TBD
                                                          
<-----  ------>Register (USB*) STS*    
Name                     USB_STS_REG
Software Name            ISR
Relative Address         0x00000144
Absolute Address         usb0: 0xE0002144
                         usb1: 0xE0003144
Width                    26 bits
Access Type              mixed
Reset Value              0x00000000
Description              Interrupt/Raw Status (EHCI extended) (Host/Device)

         Register USB_STS_REG Details
         Various USB bus and port interrupts, controller state status, controller event and general purpose timer
         interrupts.

      Field Name         Bits   Type    Reset Value                        Description
TI1                     25      rw     0x0            GP timer 1 raw interrupt (Host/Device).
(IXR_TI1)                                             Refer to [TI0] bit description.
TI0                     24      rw     0x0            GP timer 0 raw interrupt status (Host/Device).
(IXR_TI0)                                             Read --
                                                      0: inactive.
                                                      1: active. Hardware sets this bit = 1 when the
                                                      counter in the GPTIMER0CTRL register
                                                      transitions to zero.
                                                      Write --
                                                      0: no effect.
                                                      1: clear this bit to 0.
reserved                23:20   ro     0x0            reserved
UPI                     19      rw     0x0            Host Periodic raw interrupt status. (Host mode)
(IXR_UP)                                              Read --
                                                      0: inactive.
                                                      1: active. Note: Hardware sets this bit = 1 when a
                                                      periodic TD is completed with IOC = 1.
                                                      Write --
                                                      0: no effect.
                                                      1: clear the interrupt bit to 0.
UAI                     18      rw     0x0            Host Async Schedule raw interrupt status. (Host
(IXR_UA)                                              mode)
                                                      Read --
                                                      0: inactive.
                                                      1: active. Note: Hardware sets this bit = 1 when an
                                                      async TD is completed with IOC = 1.
                                                      Write --
                                                      0: no effect.
                                                      1: clear the interrupt bit to 0.
reserved                17      ro     0x0            RESERVED
NAKI                    16      ro     0x0            NAK Interrupt (Device mode), read-only.
(IXR_NAK)                                             Read --
                                                      0: inactive.
                                                      1: active. Note: Hardware sets this bit = 1 when
                                                      the endpoint sends a NAK response and NAK bit
                                                      is set.
                                                      Write --
                                                      0: no effect.
                                                      1: clear the interrupt bit to 0.

      Field Name         Bits   Type    Reset Value                        Description
AS                      15      ro     0x0            Async Schedule Processing Status (EHCI) (Host
(IXR_AS)                                              mode), read-only.
                                                      0: inactive.
                                                      1: active, async schedule is enabled.
                                                      Note: This status bit is used with the
                                                      usb.USBCMD [ASE] enable bit. When the
                                                      software sets usb.USBCMD [ASE], this bit reflects
                                                      when HW really enabled processing async
                                                      schedule.
PS                      14      ro     0x0            Periodic Schedule Processing Status (EHCI) (Host
(IXR_PS)                                              mode), read-only.
                                                      0: inactive.
                                                      1: active, periodic schedule is enabled.
                                                      Note: This status bit is used with the
                                                      usb.USBCMD [PSE] enable bit. When the
                                                      software sets usb.USBCMD [PSE], this bit reflects
                                                      when HW really enabled processing periodic
                                                      schedule.
RCL                     13      ro     0x0            Reclamation (EHCI) (Host mode), read-only.
(IXR_RCL)                                             0: unprocessed async transactions.
                                                      1: empty async schedule.
HCH                     12      ro     0x0            HCHaIted (EHCI) (Host mode).
(IXR_HCH)                                             This bit is a zero whenever the Run/Stop bit is a
                                                      one. The Controller sets this bit to one after it has
                                                      stopped executing because of the Run/Stop bit
                                                      being set to 0, either by software or by the
                                                      Controller hardware (e.g. internal error).
reserved                11      ro     0x0            reserved
ULPII                   10      rw     0x0            ULPI Event Completion Interrupt (Host and
(IXR_ULPI)                                            Device mode).
                                                      0: not completed.
                                                      1: completed (write 1 to clear).
reserved                9       ro     0x0            reserved
SLI                     8       rw     0x0            DCSuspend (Device mode). Write-to-clear.
(IXR_SLE)                                             When the controller enters a suspend state from
                                                      an active state, this bit will be set to a one. This bit
                                                      is only cleared by software writing a 1 to it.

      Field Name         Bits   Type    Reset Value                        Description
SRI                     7       rw     0x0            SOF Received (Device and Host mode).
(IXR_SR)                                              Indicates start-of-frame detected.
                                                      0: not detected
                                                      1: SOF detected by hardware (write 1 to clear)
                                                      Device mode --
                                                      When the controller detects an SOF on the ULPI
                                                      bus, this bit is set. This normally occurs at 1 ms or
                                                      125 us intervals.
                                                      Host mode --
                                                      The controller sets this bit every 125 us. Host
                                                      software can use this tic for a time base.
URI                     6       rw     0x0            USB Reset Received (Device mode).
(IXR_UR)                                              Indicates a USB reset detected by hardware on
                                                      ULPI bus.
                                                      0: not detected
                                                      1: reset detected by hardware (write 1 to clear)
AAI                     5       rw     0x0            Async Schedule Advance (EHCI) (Host mode).
(IXR_AA)                                              The async advance interrupt can be generated
                                                      when the controller advances the async schedule.
                                                      0: no change
                                                      1: controller advanced (write 1 to clear)
                                                      This event is primed using the async advance
                                                      doorbell bit, usb.USBCMD [6].
SEI                     4       rw     0x0            System Error (EHCI). AHB interconnect.
                                                      0: no error detected.
                                                      1: AHB error received (write 1 to clear)
FRI                     3       rw     0x0            Frame List Rollover (EHCI?). Write-to-clear.
(IXR_FRE)                                             Read:
                                                      0: no rollover.
                                                      1: roll over to frame element 0.
                                                      Write:
                                                      0: no effect.
                                                      1: clear bit to 0.

      Field Name          Bits     Type     Reset Value                       Description
PCI                      2         rw     0x0             Port Change Detect. The Controller in host mode
(IXR_PC)                                                  sets this bit to a one when on any port a Connect
                                                          Status occurs, a Port Enable/Disable Change
                                                          occurs, or the Force Port Resume bit is set as the
                                                          result of a J-K transition on the suspended port.
                                                          The Controller in device mode sets this bit to a one
                                                          when it detects resume signaling or the port
                                                          controller enters the full or high-speed
                                                          operational state. When the port controller exits
                                                          the full or high-speed operation states due to
                                                          Reset or Suspend events, the notification
                                                          mechanisms are the USB Reset Received bit and
                                                          the DCSuspend bits respectively.
UEI                      1         rw     0x0             USB Error Interrupt. When completion of a USB
(IXR_UE)                                                  transaction results in an error condition, this bit is
                                                          set by the Controller
UI                       0         rw     0x0             USB Packet Interrupt on Completion (IOC).
(IXR_UI)                                                  Write-to-clear.
                                                          This bit is set by the hardware in situations:
                                                          * after a transaction descriptor (TD or dTD) is
                                                          finished and
                                                          it's interrupt on complete (IOC) bit set.
                                                          * a short packet is detected. A short packet is
                                                          when the actual number of bytes received was
                                                          less than expected.
<-----  ------>Register (USB*) INT*    
Name                     USB_INT_REG
Software Name            IER
Relative Address         0x00000148
Absolute Address         usb0: 0xE0002148
                         usb1: 0xE0003148
Width                    26 bits
Access Type              mixed
Reset Value              0x00000000
Description              Interrrupts and Enables

        Register USB_INT_REG Details
        The to software are enabled with this register. An interrupt is generated when a bit is set and the
        corresponding interrupt is active. The USB Status register (USBSTS) still shows interrupt sources even if
        they are disabled by the USBINTR register, allowing polling of interrupt events by the software.

       Field Name        Bits   Type    Reset Value                      Description
TIE1                    25      rw     0x0            GP Timer 1 Interrupt Enable (Host/Device).
(IXR_TI1)                                             0: disable.
                                                      1: enable.
                                                      Refer to raw interrupt status: USBSTS [TI1].
TIE0                    24      rw     0x0            GP Timer 0 Interrupt Enable (Host/Device).
(IXR_TI0)                                             0: disable.
                                                      1: enable.
                                                      Refer to raw interrupt status: USBSTS [TI0].
reserved                23:20   ro     0x0            reserved
UPEI                    19      rw     0x0            Host Periodic Interrupt Enable (Host mode).
(IXR_UP)                                              0: disable.
                                                      1: enable.
                                                      Refer to raw interrupt status: USBSTS [UPI].
UAEI                    18      rw     0x0            Host Async Interrupt Enable (Host mode).
(IXR_UA)                                              0: disable.
                                                      1: enable.
                                                      Refer to raw interrupt status: USBSTS [UAE].
reserved                17      ro     0x0            reserved
NAKEI                   16      ro     0x0            NAK Interrupt Enable (Device mode).
(IXR_NAK)                                             0: disable.
                                                      1: enable.
                                                      Refer to raw interrupt status: USBSTS [NAKI].
reserved                11      ro     0x0            reserved [15:11]
ULPIE                   10      rw     0x0            ULPI Interrupt Enable (Host/Device).
(IXR_ULPI)                                            0: disable.
                                                      1: enable.
                                                      Refer to raw interrupt status: USBSTS [ULPII].
reserved                9       ro     0x0            reserved
SLE                     8       rw     0x0            DCSuspend Interrupt Enable (Device mode).
(IXR_SLE)                                             0: disable.
                                                      1: enable.
                                                      Refer to raw interrupt status: USBSTS [SLI].
SRE                     7       rw     0x0            SOF Received Interrupt Enable (Device?).
(IXR_SR)                                              0: disable.
                                                      1: enable.
                                                      Refer to raw interrupt status: USBSTS [SRI].

      Field Name         Bits     Type     Reset Value                     Description
URE                     6         rw     0x0             USB Reset Received Interrupt Enable (Device
(IXR_UR)                                                 mode).
                                                         0: disable.
                                                         1: enable interrupt on receiving USB reset.
                                                         Refer to raw interrupt status: USBSTS [URI].
AAE                     5         rw     0x0             Async Advance Interrupt Enable (EHCI).
(IXR_AA)                                                 0: disable.
                                                         1: enable.
                                                         Refer to raw interrupt status: USBSTS [AAI].
SEE                     4         rw     0x0             System Error Interrupt Enable (EHCI).
                                                         0: disable.
                                                         1: enable.
                                                         Refer to raw interrupt status: USBSTS [SEI].
FRE                     3         rw     0x0             Frame List Rollover Interrupt Enable (EHCI).
(IXR_FRE)                                                0: disable.
                                                         1: enable.
                                                         Refer to raw interrupt status: USBSTS [FRI].
PCE                     2         rw     0x0             Port Change Detect Interrupt Enable (EHCI).
(IXR_PC)                                                 0: disable.
                                                         1: enable.
                                                         Refer to raw interrupt status: USBSTS [PCI].
UEE                     1         wtc    0x0             USB Error Interrupt Enable (EHCI).
(IXR_UE)                                                 0: disable.
                                                         1: enable.
                                                         Refer to raw interrupt status: USBSTS [UEI].
UE                      0         rw     0x0             USB Interrupt Enable (EHCI).
(IXR_UI)                                                 0: disable.
                                                         1: enable.
                                                         Refer to raw interrupt status: USBSTS [UI].

<-----  ------>Register (USB*) FRINDEX    
Name                    USB_FRINDEX_REG
Software Name           FRAME
Relative Address        0x0000014C
Absolute Address        usb0: 0xE000214C
                        usb1: 0xE000314C
Width                   14 bits
Access Type             rw
Reset Value              0x00000000
Description              Frame List Index

        Register USB_FRINDEX_REG Details
        This register is used by the host controller to index the periodic frame list. The register updates every 125
        us (once each micro-frame).

      Field Name          Bits     Type     Reset Value                      Description
FRINDEX                  13:0      rw       0x0            Frame Index (EHCI) (Host and Device mode).
                                                           Host mode --
                                                           Read: current frame index value.
                                                           Write: set the frame index value.
                                                           Device mode --
                                                           Read-only: frame index from received packet.

<-----  ------>Register (USB*) PLSTBASE_DEVADDR   
Name                     USB_PLSTBASE_DEVADDR_REG
Software Name            LISTBASE
Relative Address         0x00000154
Absolute Address         usb0: 0xE0002154
                         usb1: 0xE0003154
Width                    32 bits
Access Type              mixed
Reset Value              0x00000000
Description              Host/Device Address dual-use

        Register USB_PLSTBASE_DEVADDR_REG Details
        Host mode: PERIODICLISTBASE.
        Device mode: Device Address Advance and

      Field Name         Bits     Type     Reset Value                      Description
PERBASE_USBADRA         31:25     rw     0x0             Host mode ---- Periodic List Base Address.
                                                         Memory address bits [31:25].
                                                         Device Mode ---- Device Address Advance.
                                                         When this bit is '0b', any writes to USBADR are
                                                         instantaneous. When this bit is written to a '1' at
                                                         the same time or before USBADR is written, the
                                                         write to the USBADR field is staged and held in a
                                                         hidden register. After an IN occurs on endpoint 0
                                                         and is ACKed, USBADR will be loaded from the
                                                         hidden register.
                                                         Hardware will automatically clear this bit on the
                                                         following conditions:
                                                         1) IN is ACKed to endpoint 0. (USBADR is
                                                         updated from hidden register).
                                                         2) OUT/SETUP occur to endpoint 0. (USBADR is
                                                         not updated).
                                                         3) Device Reset occurs (USBADR is reset to 0).
PERBASE_USBADR          24        rw     0x0             Host mode ---- Periodic List Base Address.
                                                         Memory address bits [24].
                                                         Device Mode ----
PERBASE_Reserved        23:12     rw     0x0             Host mode ---- Periodic List Base Address.
                                                         Memory address bits [23:12].
                                                         Device Mode ----
                                                         Reserved.
reserved                11:0      ro     0x0             reserved

<-----  ------>Register (USB*) ASLSTADDR_EPNTLSTADDR
Name                    USB_ASLSTADDR_EPNTLSTADDR_REG
Software Name           ASYNCLISTADDR
Relative Address        0x00000158
Absolute Address        usb0: 0xE0002158
                        usb1: 0xE0003158
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Host/Device dual-use

        Register USB_ASLSTADDR_EPNTLSTADDR_REG Details
        Host mode: ASYNCLISTADDR.
        Device mode: ENDPOINTLISTADDR.

      Field Name         Bits     Type     Reset Value                      Description
ASYBASE_EPBASE          31:11     rw     0x0             Host mode -- Async List Base Address.
                                                         Memory address bits [31:11] point to the Queue
                                                         Heads (QH) . Refer to [ASYBASE} bit field for
                                                         [10:5] address bits.
                                                         Device Mode -- Endpoint List Base Address.
                                                         Memory address bits [31:11] point to the Queue
                                                         Heads (QH). There are unused memory locations.
                                                         The stride for the base address is for a 16-endpoint
                                                         model using both IN and OUT functions.
                                                         However, twelve endpoints are implemented.
ASYBASE                 10:5      rw     0x0             Host mode ---- Asynchronous List Base Address.
                                                         Memory address bits [10:5].
                                                         Device Mode ---- Reserved.
reserved                4:0       ro     0x0             reserved

                   <-----  ------>Register (USB*) TTCTRL*
Name                    USB_TTCTRL_REG
Relative Address        0x0000015C
Absolute Address        usb0: 0xE000215C
                        usb1: 0xE000315C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             TT Control

        Register USB_TTCTRL_REG Details
        This register contains parameters needed for internal TT operations.

      Field Name         Bits     Type     Reset Value                      Description
reserved                31        ro     0x0             reserved
TTHA                    30:24     rw     0x0             Internal TT Hub Address Representation.
(HUBADDR)                                                This field is used to match against the Hub
                                                         Address field in QH & siTD to determine if the
                                                         packet is routed to the internal TT for directly
                                                         attached FS/LS devices. If the Hub
                                                         Address in the QH or siTD does not match this
                                                         address then the packet will be broadcast on the
                                                         High Speed ports destined for a downstream
                                                         High Speed hub with the
                                                         address in the QH/siTD.
reserved                23:2      ro     0x0             reserved

       Field Name         Bits    Type     Reset Value                      Description
TTAS                    1         rw     0x0             Embedded TT Asynchronous Buffers Clear. This
                                                         field will clear all pending transactions in the
                                                         embedded TT Asynchronous Buffer(s). The clear
                                                         will take as much time as necessary to clear buffer
                                                         without interfering with a transaction in progress.
                                                         TTAC will return to zero after being set by
                                                         software only after the actual clear occurs. The TT
                                                         supports up to two contexts.
TTAC                    0         ro     0x0             Embedded TT Async Buffers Status. This read
                                                         only bit will be '1' if one or more transactions are
                                                         being held in the embedded TT Asynchronous
                                                         Buffers. When this bit is a zero, then all
                                                         outstanding transactions in the embedded TT
                                                         have been flushed.

                    <-----  ------>Register (USB*) BURSTSIZE
Name                    USB_BURSTSIZE_REG
Relative Address        0x00000160
Absolute Address        usb0: 0xE0002160
                        usb1: 0xE0003160
Width                   17 bits
Access Type             rw
Reset Value             0x00001010
Description             Burst Size

        Register USB_BURSTSIZE_REG Details
        This register controls the burst size used during data movement on the initiator/master interface.

       Field Name         Bits     Type     Reset Value                      Description
TXPBURST                 16:8      rw     0x10            Programmable TX Burst Length.
(TX)                                                      Default is the constant VUSB_HS_TX_BURST.
                                                          This register represents the maximum length of a
                                                          burst in 32-bit words while moving data from
                                                          system memory to the USB bus.
                                                          If field AHBBRST of register SBUSCFG is different
                                                          from zero, this field TXPBURST will return the
                                                          value of the INCRx length.
                                                          Supported values are integer values from 4 to 128.
                                                          It is recommended to set this value to a integer
                                                          sub-multiple of VUSB_HS_TX_CHAN. Different
                                                          values will not use all the available buffer space,
                                                          preventing proper TX endpoint priming in stream
                                                          disable mode (SDIS bit of USBMODE register set
                                                          to '1').
RXPBURST                 7:0       rw     0x10            Programmable RX Burst Length. Default is the
(RX)                                                      constant VUSB_HS_RX_BURST. This register
                                                          represents the maximum length of a burst in
                                                          32-bit words while moving data from the USB bus
                                                          to system memory. If field AHBBRST of register
                                                          SBUSCFG is different from zero, this field
                                                          RXPBRUST will return the value of the INCRx
                                                          length.
                                                          The supported values are integer values from 4 to
                                                          128. It is recommended to set this value to a
                                                          integer sub-multiple of VUSB_HS_RX_DEPTH.

<-----  ------>Register (USB*) TXFILLTUNING    
Name                     USB_TXFILLTUNING_REG
Software Name            TXFILL
Relative Address         0x00000164
Absolute Address         usb0: 0xE0002164
                         usb1: 0xE0003164
Width                    22 bits
Access Type              mixed
Reset Value              0x00000000
Description              TxFIFO Fill Tuning

        Register USB_TXFILLTUNING_REG Details
        The fields in this register control performance tuning associated with how the Controller posts data to the
        TX latency FIFO before moving the data onto the USB bus.

      Field Name         Bits   Type    Reset Value                      Description
TXFIFOTHRES             21:16   rw     0x0            FIFO Burst Threshold:
(BURST)                                               This register controls the number of data bursts
                                                      that are posted to the TX latency FIFO in host
                                                      mode before the packet begins on to the bus. The
                                                      minimum value is 2 and this value should be a
                                                      low as possible to maximize USB performance. A
                                                      higher value can be used in systems with
                                                      unpredictable latency and/or insufficient
                                                      bandwidth, where the FIFO may under run
                                                      because the data transferred from the latency
                                                      FIFO to USB occurs before it can be replenished
                                                      from system memory. This value is ignored if the
                                                      Stream Disable bit in USBMODE register is set
                                                      (SDIS).
reserved                15:13   ro     0x0            reserved
TXSCHEALTH              12:8    rw     0x0            Scheduler Health Counter.
(HEALTH)                                              This register increments when the Controller fails
                                                      to fill the TX latency FIFO to the level
                                                      programmed by TXFIFOTHRES before running
                                                      out of time to send the packet before the next
                                                      Start-Of-Frame.
                                                      This health counter measures the number of times
                                                      this occurs to provide feedback to selecting a
                                                      proper TXSCHOH. Writing to this register will
                                                      clear the counter. This counter will max. at 31.
reserved                7       ro     0x0            RESERVED
TXSCHOH                 6:0     rw     0x0            Scheduler Overhead.
(OVERHEAD)                                            This register adds an additional fixed offset to the
                                                      schedule time estimator described above as Tff.
                                                      As an approximation, the value chosen for this
                                                      register should limit the number of back-off
                                                      events captured in the TXSCHHEALTH to less
                                                      than 10 per second in a highly utilized bus.
                                                      Choosing a value that is too high for this register
                                                      is not desired as it can needlessly reduce USB
                                                      utilization.
                                                      The time unit represented in this register is
                                                      1.267us when a device is connected in High-Speed
                                                      Mode for OTG(on the go) & SPH(single port host)
                                                      implementations.
                                                      The time unit represented in this register is
                                                      6.333us when a device is connected in Low/Full
                                                      Speed Mode for OTG & SPH implementations.
                                                      The time unit represented in this register is
                                                      always 1.267us for the MPH implementation

                   <-----  ------>Register (USB*) TXTTFILLTUNING
Name                    USB_TXTTFILLTUNING_REG
Relative Address        0x00000168
Absolute Address        usb0: 0xE0002168
                        usb1: 0xE0003168
Width                   13 bits
Access Type             mixed
Reset Value             0x00000000
Description             TT TX latency FIFO

        Register USB_TXTTFILLTUNING_REG Details
        This register provides a function similar to TXFILLTUNING except there is no equivalent to
        TXFIFOTHRES because the TT TX latency FIFO is always loaded in a single burst. Even

      Field Name         Bits     Type     Reset Value                      Description
TXTTSCHHEALTH           12:8      rw     0x0             TT Scheduler Health Counter
                                                         Same description as TXSCHHEALTH
reserved                7:5       ro     0x0             reserved
TXTTSCHOH               4:0       rw     0x0             TT Scheduler Overhead
                                                         Same description as TXSCHOH.
                                                         The time unit represented in this register is
                                                         6.333us.

                   <-----  ------>Register (USB*) IC_USB*
Name                    USB_IC_USB_REG
Relative Address        0x0000016C
Absolute Address        usb0: 0xE000216C
                        usb1: 0xE000316C
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             Low and Fast Speed Control constants

        Register USB_IC_USB_REG Details
        This register enable and controls the IC_USB FS/LS transceiver.

      Field Name         Bits   Type    Reset Value                      Description
IC8                     31      ro     0x0            Inter-Chip transceiver enable 8. These bits enables
                                                      the Inter-Chip transceiver for each port (for the
                                                      MPH case). To enable the interface, the bits PTS
                                                      must be set to '011b' in the PORTSC8. Writing a '1'
                                                      to each bit selects the IC_USB interface for that
                                                      port.
IC_VDD8                 30:28   ro     0x0            Inter-Chip voltage selection 8
                                                      It selects which voltage is being supplied to the
                                                      peripheral through each port This field is
                                                      read-only and set to '000b' in case of device mode
                                                      operation.
                                                      This field is read-only and set to '000b' in case of
                                                      Single port host controller.
IC7                     27      ro     0x0            Inter-Chip transceiver enable 7. These bits enables
                                                      the Inter-Chip transceiver for each port (for the
                                                      MPH case). To enable the interface, the bits PTS
                                                      must be set to '011b' in the PORTSC7. Writing a '1'
                                                      to each bit selects the IC_USB interface for that
                                                      port.
IC_VDD7                 26:24   ro     0x0            Inter-Chip voltage selection 7
                                                      It selects which voltage is being supplied to the
                                                      peripheral through each port This field is
                                                      read-only and set to '000b' in case of device mode
                                                      operation.
                                                      This field is read-only and set to '000b' in case of
                                                      Single port host controller.
IC6                     23      ro     0x0            Inter-Chip transceiver enable 6. These bits enables
                                                      the Inter-Chip transceiver for each port (for the
                                                      MPH case). To enable the interface, the bits PTS
                                                      must be set to '011b' in the PORTSC6. Writing a '1'
                                                      to each bit selects the IC_USB interface for that
                                                      port.
IC_VDD6                 22:20   ro     0x0            Inter-Chip voltage selection 6
                                                      It selects which voltage is being supplied to the
                                                      peripheral through each port This field is
                                                      read-only and set to '000b' in case of device mode
                                                      operation.
                                                      This field is read-only and set to '000b' in case of
                                                      Single port host controller.
IC5                     19      ro     0x0            Inter-Chip transceiver enable 5. These bits enables
                                                      the Inter-Chip transceiver for each port (for the
                                                      MPH case). To enable the interface, the bits PTS
                                                      must be set to '011b' in the PORTSC5. Writing a '1'
                                                      to each bit selects the IC_USB interface for that
                                                      port.

      Field Name         Bits   Type    Reset Value                      Description
IC_VDD5                 18:16   ro     0x0            Inter-Chip voltage selection 5
                                                      It selects which voltage is being supplied to the
                                                      peripheral through each port This field is
                                                      read-only and set to '000b' in case of device mode
                                                      operation.
                                                      This field is read-only and set to '000b' in case of
                                                      Single port host controller.
IC4                     15      ro     0x0            Inter-Chip transceiver enable 4. These bits enables
                                                      the Inter-Chip transceiver for each port (for the
                                                      MPH case). To enable the interface, the bits PTS
                                                      must be set to '011b' in the PORTSC4. Writing a '1'
                                                      to each bit selects the IC_USB interface for that
                                                      port.
IC_VDD4                 14:12   ro     0x0            Inter-Chip voltage selection 4
                                                      It selects which voltage is being supplied to the
                                                      peripheral through each port This field is
                                                      read-only and set to '000b' in case of device mode
                                                      operation.
                                                      This field is read-only and set to '000b' in case of
                                                      Single port host controller.
IC3                     11      ro     0x0            Inter-Chip transceiver enable 3. These bits enables
                                                      the Inter-Chip transceiver for each port (for the
                                                      MPH case). To enable the interface, the bits PTS
                                                      must be set to '011b' in the PORTSC3. Writing a '1'
                                                      to each bit selects the IC_USB interface for that
                                                      port.
IC_VDD3                 10:8    ro     0x0            Inter-Chip voltage selection 3
                                                      It selects which voltage is being supplied to the
                                                      peripheral through each port. This field is
                                                      read-only and set to '000b' in case of device mode
                                                      operation.
                                                      This field is read-only and set to '000b' in case of
                                                      Single port host controller.
IC2                     7       ro     0x0            Inter-Chip transceiver enable 2. These bits enables
                                                      the Inter-Chip transceiver for each port (for the
                                                      MPH case). To enable the interface, the bits PTS
                                                      must be set to '011b' in the PORTSC2. Writing a '1'
                                                      to each bit selects the IC_USB interface for that
                                                      port.
IC_VDD2                 6:4     ro     0x0            Inter-Chip voltage selection 2
                                                      It selects which voltage is being supplied to the
                                                      peripheral through each port. This field is
                                                      read-only and set to '000b' in case of device mode
                                                      operation.
                                                      This field is read-only and set to '000b' in case of
                                                      Single port host controller.

      Field Name          Bits     Type     Reset Value                        Description
IC1                      3         rw     0x0             Inter-Chip transceiver enable 1. These bits enables
                                                          the Inter-Chip transceiver for each port (for the
                                                          MPH case). To enable the interface, the bits PTS
                                                          must be set to '011b' in the PORTSC1. Writing a '1'
                                                          to each bit selects the IC_USB interface for that
                                                          port. If the Controller is not a MPH
                                                          implementation, IC8 to IC2 will be '0' and
                                                          Read-Only.
IC_VDD1                  2:0       rw     0x0             Inter-Chip voltage selection 1 -- Host mode.
                                                          Select the voltage being supplied to the
                                                          peripheral:
                                                          000: No voltage
                                                          001: 1.0V
                                                          010: 1.2V
                                                          011: 1.5V
                                                          100: 1.8V
                                                          101: 3.0V
                                                          110, 111: reserved
                                                          The voltage negotiation should happen between
                                                          enabling port power (PP) in PORTSC1 register
                                                          and asserting the run/stop bit in USBCMD
                                                          register.
                                                          Device Mode: Read-only and equals 000.

<-----  ------>Register (USB*) ULPI_VIEWPORT*    
Name                     USB_ULPI_VIEWPORT_REG
Software Name            ULPIVIEW
Relative Address         0x00000170
Absolute Address         usb0: 0xE0002170
                         usb1: 0xE0003170
Width                    32 bits
Access Type              mixed
Reset Value              0x08000000
Description              ULPI Viewport

        Register USB_ULPI_VIEWPORT_REG Details
        The register provides indirect access to the ULPI PHY register set. Although the core performs access to the
        ULPI PHY register set, there may be extraordinary circumstances where software may need direct access.

       Field Name        Bits   Type    Reset Value                         Description
ULPIWU                  31      rw     0x0            ULPI Wake Up Operation.
(WU)                                                  Write:
                                                      0: no affect.
                                                      1: execute the Wake Up operation (no undoing).
                                                      Read:
                                                      0: operation complete.
                                                      1: operation in-progress.
                                                      Note: Do not issue a ULPI Wake Up and ULPI
                                                      Read/Write (via Viewport operation) with the
                                                      same register write.
ULPIRUN                 30      rw     0x0            ULPI Viewport Transaction.
(RUN)                                                 Write:
                                                      0: no affect.
                                                      1: execute the ULPI viewport transaction (no
                                                      undoing).
                                                      Read:
                                                      0: transaction complete.
                                                      1: transaction in-progress.
                                                      Note: Do not issue a ULPI Wake Up and Viewport
                                                      operations with the same register write.
ULPIRW                  29      rw     0x0            ULPI Viewport Read/Write Select.
(RW)                                                  0: read operation.
                                                      1: write operation.
reserved                28      ro     0x0            reserved
ULPISS                  27      ro     0x1            ULPI Synchronous State
(SS)                                                  0: In another state (i.e. carkit, serial, low power).
                                                      1: Normal synchronous state.
                                                      This bit represents the state of the ULPI interface.
                                                      Before reading this bit, the ULPIPORT field
                                                      should be set accordingly if used in a MPH
                                                      implementation.
ULPIPORT                26:24   rw     0x0            Reserved, always write 0.
ULPIADDR                23:16   rw     0x0            ULPI Data Address. When a read or write
(ADDR)                                                operation is commanded, the address of the
                                                      operation is written to this field.
ULPIDATRD               15:8    ro     0x0            ULPI Data Read.
(DATRD)                                               After a read operation completes, the result is
                                                      placed in this field.
ULPIDATWR               7:0     rw     0x0            ULPI Data Write. When a write operation is
(DATWR)                                               commanded, the data to be sent is written to this
                                                      field

<-----  ------>Register (USB*) ENDPTNAK*    
Name                    USB_ENDPTNAK_REG
Software Name           EPNAKISR
Relative Address        0x00000178
Absolute Address        usb0: 0xE0002178
                        usb1: 0xE0003178
Width                   32 bits
Access Type             wtc
Reset Value             0x00000000
Description             Endpoint NAK (Device mode)

        Register USB_ENDPTNAK_REG Details

      Field Name         Bits     Type     Reset Value                         Description
EPTN                    31:16     wtc    0x0             TX Endpoint NAK (Device mode).
                                                         The Endpoint bit is set = 1 when the device
                                                         controller sends a NAK handshake on a received
                                                         IN token for the corresponding endpoint.
                                                         Bit[16]: Endpoint 0.
                                                         Bit[17]: Endpoint 1.
                                                         ...
                                                         Bit[28]: Endpoint 12.
                                                         Bits[31:29]: reserved.
EPRN                    15:0      wtc    0x0             RX Endpoint NAK (Device mode).
                                                         The bit is set = 1 when the Controller sends a NAK
                                                         handshake on a received OUT or PING token for
                                                         the corresponding endpoint.
                                                         Bit[0]: Endpoint 0.
                                                         Bit[1]: Endpoint 1.
                                                         ...
                                                         Bit[12]: Endpoint 12.
                                                         Bits[15:13]: reserved.

<-----  ------>Register (USB*) ENDPTNAKEN*    
Name                    USB_ENDPTNAKEN_REG
Software Name           EPNAKIER
Relative Address        0x0000017C
Absolute Address        usb0: 0xE000217C
                        usb1: 0xE000317C
Width                   32 bits
Access Type             rw
Reset Value             0x00000000
Description             Endpoint NAK (Device mode)

        Register USB_ENDPTNAKEN_REG Details

      Field Name         Bits      Type    Reset Value                         Description
EPTNE                   31:16     rw      0x0            TX Endpoint NAK Enable (Device mode).
                                                         0: disable.
                                                         1: enable.
                                                         Each bit is an enable bit for the corresponding TX
                                                         Endpoint NAK. If NAK is enabled and the
                                                         corresponding TX Endpoint NAK bit is set, then
                                                         the NAK Interrupt bit is set.
                                                         Bit[16]: Endpoint 0.
                                                         Bit[17]: Endpoint 1.
                                                         ...
                                                         Bit[28]: Endpoint 12.
                                                         Bits[31:29]: reserved.
EPRNE                   15:0      rw      0x0            RX Endpoint NAK Enable (Device mode).
                                                         0: disable.
                                                         1: enable.
                                                         Each bit is an enable bit for the corresponding RX
                                                         Endpoint NAK. If NAK is enabled and the
                                                         corresponding RX Endpoint NAK bit is set, then
                                                         the NAK Interrupt bit is set.
                                                         Bit[0]: Endpoint 0.
                                                         Bit[1]: Endpoint 1.
                                                         ...
                                                         Bit[12]: Endpoint 12.
                                                         Bits[15:13]: reserved.

                   <-----  ------>Register (USB*) CONFIGFLAG*
Name                    USB_CONFIGFLAG_REG
Relative Address        0x00000180
Absolute Address        usb0: 0xE0002180
                        usb1: 0xE0003180
Width                   32 bits
Access Type             ro
Reset Value             0x00000001
Description             reserved

        Register USB_CONFIGFLAG_REG Details

       Field Name        Bits     Type     Reset Value                      Description
reserved                31:0      ro     0x1             reserved

<-----  ------>Register (USB*) PORTSC1*    
Name                    USB_PORTSC1_REG
Software Name           PORTSCR1
Relative Address        0x00000184
Absolute Address        usb0: 0xE0002184
                        usb1: 0xE0003184
Width                   32 bits
Access Type             mixed
Reset Value             0x8C000004
Description             Port Status & Control

        Register USB_PORTSC1_REG Details
        The Controller implement one The number of port registers implemented by a particular instantiation is
        documented in the HCSPARAM register. Software uses this information as an input parameter to
        determine how many ports need service. This implement contains only 1 host port.

       Field Name        Bits     Type     Reset Value                      Description
PTS                     31:30     rw     0x2             PHY Type Status constant (Host/Device).
                                                         [PTS2] + [PTS] bit fields:
                                                         010: ULPI interface.
STS                     29        ro     0x0             Serial Transceiver Select constant (Host/Device).
                                                         VUSB_HS_PHY_SERIAL = 0.
                                                         Serial interface engine (SIE) not implemented.
PTW                     28        ro     0x0             Parallel Transceiver Width constant
                                                         (Host/Device).
                                                         0: 8-bit (60MHz) UTMI+ interface to ULPI.
PSPD                    27:26     rw     0x3             Port Speed operating mode (Host/Device).
(PORTSCR_PSPD)                                           00: Full Speed
                                                         01: Low Speed
                                                         10: High Speed
                                                         11: Not connected (default)
PTS2                    25        rw     0x0             Parallel Transceiver Select MSB (Host/Device).
                                                         Refer to the [PTS] bit field for a description.

       Field Name        Bits   Type    Reset Value                       Description
PFSC                    24      rw     0x0            Port Force Full Speed Connect -- Debug.
(PORTSCR_PFSC)                                        0: ???? (default)
                                                      1: write a 1 to force the port to only connect at Full
                                                      Speed.
                                                      Writing a 1 disables the chirp sequence that allows
                                                      the port to identify itself as High Speed. This is
                                                      useful for testing FS configurations with a HS
                                                      host, hub or device.
PHCD                    23      ro     0x0            PHY Low Power Clock Disable - RW. Default =
(PORTSCR_PHCD)                                        0b.
                                                      Writing this bit to a '1b' will disable the PHY clock.
                                                      Writing a '0b' enables it. Reading this bit will
                                                      indicate the status of the PHY clock. NOTE: The
                                                      PHY clock cannot be disabled if it is being used as
                                                      the system clock. In device mode, the PHY can be
                                                      put into Low Power Clock Disable when the
                                                      device is not running (USBCMD RS=0b) or the
                                                      host has signaled suspend (PORTSCx SUSP=1b).
                                                      Low Power Clock Disable will be cleared
                                                      automatically when the host has signaled resume.
                                                      Before forcing a resume from the device, the
                                                      Controller driver must clear this bit.
                                                      In host mode, the PHY can be put into Low Power
                                                      Suspend Clock Disable when the downstream
                                                      device has been put into suspend mode or when
                                                      no downstream device is
                                                      connected. Low Power Clock Disable is
                                                      completely under the control of software.
WKOC                    22      ro     0x0            Wake on Over-current Enable
(PORTSCR_WKOC)                                        Writing '1' to this bit enables the port to be
                                                      sensitive to over-current conditions as wakeup
                                                      events.
                                                      This field is zero if Port Power (PP) is '0' or in
                                                      device mode.
                                                      This bit is output from the controller as signal
                                                      pwrctl_wake_ovrcurr_en for use by an external
                                                      power control circuit. Only used in host mode.
WKDS                    21      rw     0x0            Wake on Disconnect Enable (Host mode).
(PORTSCR_WKDS)                                        0: disable
                                                      1: enable
                                                      In device mode, always set = 0.
WKCN                    20      rw     0x0            Wake on Connect Enable (Host mode).
(PORTSCR_WKCN)                                        0: disable
                                                      1: enable
                                                      In device mode, always set = 0.

      Field Name         Bits   Type    Reset Value                        Description
PTC                     19:16   rw     0x0            Port Test Control.
(PORTSCR_PTC)                                         0000: Normal operation.
                                                      All others are test modes:
                                                      0001: J_STATE
                                                      0010: K_STATE
                                                      0011: SE0 (host) / NAK (device)
                                                      0100: Packet
                                                      0101: FORCE_ENABLE_HS
                                                      0110: FORCE_ENABLE_FS
                                                      0111: FORCE_ENABLE_LS
                                                      Others: reserved
PIC                     15:14   rw     0x0            Port Indicator Control outputs (EHCI) (Host
(PORTSCR_PIC)                                         mode).
                                                      00: Port indicators are off.
                                                      01: Amber (PL output signal
                                                      EMIOUSBxPORTINDCTL0 is driven High).
                                                      10: Green (PL output signal
                                                      EMIOUSBxPORTINDCTL1 is driven High).
                                                      11: undefined.
                                                      Refer to the USB Specification Revision 2.0 for a
                                                      description on how these bits are to be used.
PO                      13      ro     0x0            Port Owner hand off is not implemented.
(PORTSCR_PO)                                          Hardwired to 0.

PP                      12      rw     0x0            Port Power enable (ECHI) (Host mode).
(PORTSCR_PP)                                          Controls the PL output signal
                                                      EMIOUSBxVBUSPWRSELECT.
                                                      0: disable, driven Low.
                                                      1: enable, driven High.
                                                      This bit represents the current setting of the
                                                      switch ('0'=off, '1'=on). When power is not
                                                      available on a port (i.e. [PP] equals to '0'), the port
                                                      is non-functional and will not report attaches,
                                                      detaches, etc.
                                                      When an over-current condition is detected on a
                                                      powered port and [PPC] is a one, the [PP] bit in
                                                      each affected port may be transitioned by the
                                                      controller driver from '1' to '0'(removing power
                                                      from the port).
LS                      11:10   ro     0x0            Line State:
(PORTSCR_LS)                                          00: SE0
                                                      01: J-state
                                                      10: K-state
                                                      11: undefined.

       Field Name        Bits   Type    Reset Value                       Description
HSP                     9       ro     0x0            High-Speed Port status (Host and Device mode).
(PORTSCR_HSP)                                         0: LS or FS mode
                                                      1: HS mode
                                                      Note: [HSP] is redundant with [PSPD].
PR                      8       rw     0x0            Port Reset - RW. Default = 0b.
(PORTSCR_PR)                                          This field is zero if Port Power(PP) is '0'.
                                                      Host mode: 1=Port is in Reset. 0=Port is not in
                                                      Reset.
                                                      Device Mode: This bit is a read only status bit.
                                                      Device reset from the USB bus is also indicated in
                                                      the USBSTS register
SUSP                    7       rw     0x0            Suspend
(PORTSCR_SUSP)                                        Host mode: 1=Port in suspend state. 0=Port not in
                                                      suspend state. Port Enabled bit and Suspend bit of
                                                      this register define the port states as follows:
                                                      Bits [Port Enabled, Suspend] Port State
                                                      0x Disable
                                                      10 Enable
                                                      11 Suspend
                                                      Device mode: Read Only. 1=Port in suspend state.
                                                      0=Port not in suspend state. In device mode this
                                                      bit is a read only status bit.
FPR                     6       rw     0x0            Force Port Resume
(PORTSCR_FPR)                                         1= Resume detected/driven on port.
                                                      0=No resume (K-state) detected/driven on port.
OCC                     5       rw     0x0            Over-current Change
(PORTSCR_OCC)                                         This bit gets set to '1' when there is a change to
                                                      Over-current Active. Software clears this bit by
                                                      writing a '1' to this bit position.
                                                      When in host mode implementations the user can
                                                      provide over-current detection to the
                                                      vbus_pwr_fault input for this condition.
                                                      For device mode this bit shall always be '0'.
OCA                     4       ro     0x0            Over-current Active
(PORTSCR_OCA)                                         Value Meaning'1b' -> This port currently has an
                                                      over-current condition.'0b' -> This port does not
                                                      have an over-current condition.
                                                      This bit will automatically transition from '1' to '0'
                                                      when the over current condition is removed.
                                                      For host mode implementations the user can
                                                      provide over-current detection to the
                                                      vbus_pwr_fault input for this condition.
                                                      For device mode implementations this bit shall
                                                      always be '0'.

      Field Name         Bits   Type    Reset Value                       Description
PEC                     3       wtc    0x0            Port Enabled Change
(PORTSCR_PEC)                                         If set to '1' indicates a Port Enabled/Disabled
                                                      status change.
                                                      Host mode:
                                                      For the root hub, this bit gets set to a '1' only when
                                                      a port is disabled due to disconnect on the port or
                                                      due to the appropriate conditions existing at the
                                                      EOF2 point (See Chapter 11 of the USB
                                                      Specification). Software clears this by writing a '1'
                                                      to it. This field is '0' if Port Power(PP) is '0'.
                                                      Device mode:
                                                      The device port is always enabled. (This bit will
                                                      be '0').
PE                      2       wtc    0x1            Port Enabled
(PORTSCR_PE)                                          1 -> Enable
                                                      0-> Disable
                                                      Host mode:
                                                      Ports can only be enabled by Controller as a part
                                                      of the reset and enable. Software cannot enable a
                                                      port by writing a '1' to this field. Ports can be
                                                      disabled by either a fault condition (disconnect
                                                      event or other fault condition) or by the software.
                                                      This field is '0' if Port Power(PP) is '0' in host
                                                      mode.
                                                      Device mode:
                                                      The device port is always enabled. (This bit will
                                                      be always '1').
      Field Name         Bits     Type     Reset Value                       Description
CSC                     1         wtc    0x0             Connect Status Change
(PORTSCR_CSC)                                            If set to '1' indicates a change in Current Connect
                                                         Status (CCS).
                                                         Host mode:
                                                         Indicates a change has occurred in the port's
                                                         Current Connect Status. The Controller sets this
                                                         bit for all changes to the port device connect
                                                         status, even if system software
                                                         has not cleared an existing connect status change.
                                                         For example, the insertion status changes twice
                                                         before system software has cleared the changed
                                                         condition, hub hardware will be 'setting' an
                                                         already-set bit (i.e., the bit will remain set).
                                                         Software clears this bit by writing a '1' to it. This
                                                         field is '0' if Port Power(PP) is '0' in host mode.
                                                         Device mode:
                                                         This bit is undefined in device mode.
CCS                     0         ro     0x0             Current Connect Status.
(PORTSCR_CCS)                                            Host mode:
                                                         1 -> Device is present on port.
                                                         0 -> No device is present.
                                                         Device mode:
                                                         1 -> Attached.
                                                         0 -> Not Attached.

<-----  ------>Register (USB*) OTGSC*    
Name                    USB_OTGSC_REG
Software Name           OTGCSR
Relative Address        0x000001A4
Absolute Address        usb0: 0xE00021A4
                        usb1: 0xE00031A4
Width                   32 bits
Access Type             mixed
Reset Value             0x00001020
Description             OTG Status and Control

        Register USB_OTGSC_REG Details
        The OTGSC register has four sections:
        * OTG Interrupt enables (Read/Write)
        * OTG Interrupt status (Read/Write to Clear)
        * OTG Status inputs (Read Only)
        * OTG Controls (Read/Write)
        IP Config Note: The Controller implements one On-The-Go (OTG) Status and Control register.

       Field Name        Bits   Type      Reset Value                        Description
reserved                31      ro        0x0           reserved
DPIE                    30      rw        0x0           Data Pulse Interrupt Enable.
(OTGSC_DPIE)                                            0: disable.
                                                        1: enable usb.OTGSC [DPIS] interrupt.
1msE                    29      rw        0x0           1 ms Timer Interrupt Enable.
(OTGSC_1MSE)                                            0: disable.
                                                        1: enable usb.OTGSC [1msS] interrupt.
BSEIE                   28      rw        0x0           B Session End Interrupt Enable.
(OTGSC_BSEE)                                            0: disable.
                                                        1: enable usb.OTGSC [BSEIS] interrupt.
BSVIE                   27      rw        0x0           B Session Valid Interrupt Enable.
(OTGSC_BSVIE)                                           0: disable.
                                                        1: enable usb.OTGSC [BSVIS] interrupt.
ASVIE                   26      rw        0x0           A Session Valid Interrupt Enable.
(OTGSC_ASVIE)                                           0: disable.
                                                        1: enable usb.OTGSC [ASVIS] interrupt.
AVVIE                   25      rw        0x0           Interrupt Enable.
(OTGSC_AVVIE)                                           0: disable.
                                                        1: enable usb.OTGSC [AVVIS] interrupt.
IDIE                    24      rw        0x0           USB ID Interrupt Enable.
(OTGSC_IDIE)                                            0: disable.
                                                        1: enable usb.OTGSC [IDIS] interrupt.
reserved                23      ro        0x0           reserved
DPIS                    22      wtc       0x0           Data Pulse Interrupt Status.
(OTGSC_DPIS)                                            0: no pulses detected.
                                                        1: pulses detected. Write 1 to clear bit.
                                                        The pulses being detected can be on DP or DM.
                                                        Data bus pulsing is only detected when
                                                        usb.USBMODE [CM] = 11 (Host mode) and
                                                        usb.PORTSC0 [PP] = 0 (off). Non-latched status
                                                        can be read using the [DPS] bit.
1msS                    21      wtc       0x0           1 millisecond Timer Interrupt Status.
(OTGSC_1MSS)                                            0: no timer alert.
                                                        1: timer alert. Write 1 to clear bit.
                                                        The hardware sets this bit every 1 milliseconds
                                                        (based on a timer using 60 MHz ULPI).

       Field Name        Bits   Type    Reset Value                       Description
BSEIS                   20      wtc    0x0            B Session End Interrupt Status.
(OTGSC_BSEIS)                                         0: no event detected.
                                                      1: event detected. Write 1 to clear bit.
                                                      This bit is set when VBus has fallen below the B
                                                      session end threshold.
BSVIS                   19      wtc    0x0            B Session Valid Interrupt Status.
(OTGSC_BSVIS)                                         0: no event detected.
                                                      1: event detected. Write 1 to clear bit.
                                                      This bit is set when VBus has either risen above or
                                                      fallen below the B session valid threshold (0.8
                                                      VDC).
ASVIS                   18      wtc    0x0            A Session Valid Interrupt Status.
(OTGSC_ASVIS)                                         0: no event detected.
                                                      1: event detected. Write 1 to clear bit.
                                                      This bit is set when VBus has either risen above or
                                                      fallen below the B session valid threshold (0.8
                                                      VDC).
AVVIS                   17      wtc    0x0            A Session End Interrupt Status.
(OTGSC_AVVIS)                                         0: no event detected.
                                                      1: event detected. Write 1 to clear bit.
                                                      This bit is set when VBus has either risen above or
                                                      fallen below the VBus valid threshold (4.4 VDC)
                                                      on an A device.
IDIS                    16      wtc    0x0            USB ID Interrupt Status.
(OTGSC_IDIS)                                          0: no interrupt latched
                                                      1: interrupt detected. Write 1 to clear this bit.
                                                      This bit is set when a change on the ID input has
                                                      been detected.
reserved                15      ro     0x0            reserved
DPS                     14      ro     0x0            Data Bus Pulsing Status, read-only.
(OTGSC_DPS)                                           0: no pulses being detected.
                                                      1: pulses are being detected.
                                                      Note: refer to the [DPSI] bit for more information.
1msT                    13      ro     0x0            1 ms Timer High-Low Toggle, read-only. Software
(OTGSC_1MST)                                          will usually read a 0.
                                                      This bit toggles high-low every millisecond to set
                                                      the [1msS] bit.
BSE                     12      ro     0x1            B Session End Status, read-only.
(OTGSC_BSE)                                           0: Vbus not below threshold.
                                                      1: Vbus below threshold.

       Field Name        Bits   Type    Reset Value                      Description
BSV                     11      ro     0x0            B Session Valid
(OTGSC_BSV)                                           Indicates VBus is above the B session valid
                                                      threshold.
ASV                     10      ro     0x0            A Session Valid
(OTGSC_ASV)                                           Indicates VBus is above the A session valid
                                                      threshold.
AVV                     9       ro     0x0            A VBus Valid.
(OTGSC_AVV)                                           Indicates VBus is above the A VBus valid
                                                      threshold.
ID                      8       ro     0x0            USB ID'0' = A device, '1' = B device.
(OTGSC_ID)
HABA                    7       rw     0x0            Hardware assisted B-Disconnect to A-connect.
(OTGSC_HABA)                                          0: disabled.
                                                      1: enable automatic B-Disconnect to A-Connect
                                                      sequence.
HADP                    6       rw     0x0            Hardware assisted Data-Pulse
(OTGSC_HADP)                                          0: disable
                                                      1: hardware assisted data pulsing sequence starts.
IDPU                    5       rw     0x1            ID Pullup. Control the ID Pullup resistor.
(OTGSC_IDPU)                                          0: off (the ID input will not be sampled).
                                                      1: on.
DP                      4       rw     0x0            Data Pulsing enable.
(OTGSC_DP)                                            0:
                                                      1: pullup on DP is asserted for data pulsing
                                                      during SRP.
OT                      3       rw     0x0            OTG Termination
(OTGSC_OT)                                            0:
                                                      1: This bit must be set when the Controller is in
                                                      device mode. It controls the pulldown on DM.
HAAR                    2       rw     0x0            Hardware Assist Auto-Reset'0' = Disabled, '1' =
(OTGSC_HAAR)                                          Enable automatic reset after connect on host port.

VC                      1       rw     0x0            VBUS Charge
(OTGSC_VC)                                            Setting this bit causes the VBus line to be charged.
                                                      This is used for VBus pulsing during SRP.
VD                      0       rw     0x0            VBUS Discharge.
(OTGSC_VD)                                            Setting this bit causes VBus to discharge through
                                                      a resistor.

<-----  ------>Register (USB*) MODE*    
Name                    USB_MODE_REG

Software Name           MODE
Relative Address        0x000001A8
Absolute Address        usb0: 0xE00021A8
                        usb1: 0xE00031A8
Width                   32 bits
Access Type             mixed
Reset Value             0x00000000
Description             USB Mode Selection

        Register USB_MODE_REG Details

       Field Name        Bits     Type     Reset Value                      Description
SRT                     15        rw     0x0             Reseverd, set = 0. (Shorten Reset Time)
reserved                14:6      ro     0x0             reserved
VBPS                    5         rw     0x0             Vbus Power Select'0' -> Output is '0''1' -> Output
                                                         is '1'This bit is connected to the vbus_pwr_select
                                                         output and can be used for any generic control but
                                                         is named to be used by logic that selects between
                                                         an on-chip Vbus power source (charge pump) and
                                                         an off-chip source in systems when both are
                                                         available.
                                                         Only used in host mode.
SDIS                    4         rw     0x0             Stream Disable Mode'0' -> Inactive'1' -> Active
                                                         Device mode:
                                                         Setting to a '1' disables double priming on both RX
                                                         and TX for low bandwidth systems.
                                                         Host Mode:
                                                         Setting to a '1' ensures that overruns/under runs
                                                         of the latency FIFO are eliminated for low
                                                         bandwidth systems where the RX and TX buffers
                                                         are sufficient to contain the entire packet.
SLOM                    3         rw     0x0             Setup Lockout Mode
                                                         This bit controls behavior of the setup lock
                                                         mechanism.'0' -> Setup Lockouts On.'1' -> Setup
                                                         Lockouts Off (DCD requires use of Setup Data
                                                         Buffer Tripwire in USBCMD).
                                                         Only used in device mode

      Field Name         Bits     Type   Reset Value                         Description
ES                      2         ro     0x0           Reseverd, set = 0. (Endian Select)
CM                      1:0       rw     0x0           Controller Mode is defaulted to the proper mode
                                                       for host only and device only implementations.
                                                       For those designs that contain both host & device
                                                       capability (OTG), the Controller will default to an
                                                       idle state and will need to be initialized to the
                                                       desired operating mode after reset. For
                                                       combination host/device controllers, this register
                                                       can only be written once after reset. If it is
                                                       necessary to switch modes, software must reset
                                                       the controller by writing to the RST bit in the
                                                       USBCMD register before reprogramming this
                                                       register.'00b' -> Idle (Default for combination
                                                       host/device).'01b' -> Reserved.'10b' -> Controller
                                                       in device mode (Default for device only
                                                       controller).'11b' -> Controller in host mode
                                                       (Default for host only controller).

<-----  ------>Register (USB*) ENDPTSETUPSTAT
Name                    USB_ENDPTSETUPSTAT_REG
Software Name           EPSTAT
Relative Address        0x000001AC
Absolute Address        usb0: 0xE00021AC
                        usb1: 0xE00031AC
Width                   16 bits
Access Type             wtc
Reset Value             0x00000000
Description             Endpoint Status Setup (Device mode)

        Register USB_ENDPTSETUPSTAT_REG Details

      Field Name         Bits     Type   Reset Value                         Description
ENDPTSETUPSTAT          15:0      wtc    0x0           Setup Endpoint Status (Device mode).
                                                       When a Setup transaction is received, the
                                                       corresponding bit is set = 1. Software reads the
                                                       setup data from the Queue Head and then writes
                                                       a 1 to clear the status bit.
                                                       Bit[0]: Endpoint 0.
                                                       Bit[1]: Endpoint 1.
                                                       ...
                                                       Bit[12]: Endpoint 12.
                                                       Other bits: reserved.

<-----  ------>Register (USB*) ENDPTPRIME*    
Name                     USB_ENDPTPRIME_REG
Software Name            EPPRIME
Relative Address         0x000001B0
Absolute Address         usb0: 0xE00021B0
                         usb1: 0xE00031B0
Width                    32 bits
Access Type              wtc
Reset Value              0x00000000
Description              Endpoint Primer (Device mode)

        Register USB_ENDPTPRIME_REG Details
        For each endpoint a corresponding bit is used to request that a buffer be prepared for an operation in order
        to respond to a USB transaction. Software
        writes a 1 to the corresponding bit when posting a new transfer descriptor to an endpoint. Hardware will
        automatically use this bit to begin parsing for the new transfer descriptor. Hardware clears this bit when
        the associated endpoint(s) is (are) successfully primed.
        Note: These bits will be momentarily set by hardware during hardware re-priming operations when a dTD
        is retired, and the dQH is updated.

       Field Name         Bits     Type     Reset Value                         Description
PETB                     31:16     wtc    0x0             Prime Endpoint TxBuffer (Device mode).
                                                          Write a 1 to the corresponding bit to request
                                                          TxBuffer to respond to a USB IN/INTERRUPT
                                                          transaction.
                                                          Bit[16]: Endpoint 0.
                                                          Bit[17]: Endpoint 1.
                                                          ...
                                                          Bit[28]: Endpoint 12.
                                                          Bits[31:29]: reserved.
PERB                     15:0      wtc    0x0             Prime Endpoint RxBuffer (Device mode).
                                                          Write a 1 to the corresponding bit to request
                                                          RxBuffer to respond to a USB OUT transaction.
                                                          Bit[0]: Endpoint 0.
                                                          Bit[1]: Endpoint 1.
                                                          ...
                                                          Bit[12]: Endpoint 12.
                                                          Bits[15:13]: reserved.

<-----  ------>Register (USB*) ENDPTFLUSH*    
Name                      USB_ENDPTFLUSH_REG
Software Name             EPFLUSH
Relative Address          0x000001B4
Absolute Address          usb0: 0xE00021B4
                          usb1: 0xE00031B4
Width                     32 bits
Access Type               wtc
Reset Value               0x00000000
Description               Endpoint Flush (Device mode)

        Register USB_ENDPTFLUSH_REG Details
        The Flush operation of an endpoint will clear the usb.ENDPTSTAT bit and reset the RX/TX data buffer.
        Ready status of that endpoint and re-align the Latency Buffer pointers, but not clear the actual data that
        resides in the Latency Buffers.
        Write a 1 to a bit(s) to cause the associated endpoint(s) to clear any primed buffers. If a packet is in progress
        for one of the associated endpoints, then that
        transfer will continue until completion. Hardware will clear this register after the endpoint flush operation
        is successful.

       Field Name          Bits     Type     Reset Value                           Description
FETB                      31:16     wtc    0x0               Flush Endpoint TxBuffer (Device mode).
                                                             Write a 1 to the corresponding bit to flush the
                                                             TxBuffer.
                                                             Bit[16]: Endpoint 0.
                                                             Bit[17]: Endpoint 1.
                                                             ...
                                                             Bit[28]: Endpoint 12.
                                                             Bits[31:29]: reserved.
FERB                      15:0      wtc    0x0               Flush Endpoint RxBuffer (Device mode).
                                                             Write a 1 to the corresponding bit to flush the
                                                             RxBuffer.
                                                             Bit[0]: Endpoint 0.
                                                             Bit[1]: Endpoint 1.
                                                             ...
                                                             Bit[12]: Endpoint 12.
                                                             Bits[15:13]: reserved.

<-----  ------>Register (USB*) ENDPTSTAT*    
Name                    USB_ENDPTSTAT_REG
Software Name           EPRDY
Relative Address        0x000001B8
Absolute Address        usb0: 0xE00021B8
                        usb1: 0xE00031B8
Width                   32 bits
Access Type             ro
Reset Value             0x00000000
Description             Endpoint Buffer Ready Status (Device mode), RO

        Register USB_ENDPTSTAT_REG Details
        For each endpoint, there is one buffer ready status (ENDPTSTAT) bit for the TX buffer and one bit for RX
        buffer.
        An ENDPTSTAT bit is set to a 1 by the hardware in a response to receiving an EP prime command (write 1
        to usb.ENDPTPRIME regsiter). There will always be a delay between writing a 1 to a usb.ENDPTPRIME
        register bit and the ENDPTSTAT bit asserting to indicate ready. This delay time varies based upon the
        current USB traffic and the number of bits in the usb.ENDPTPRIME register that transition from 0 to 1.
        An ENDPTSTAT bit is cleared in one of three ways: by a USB reset, by the DMA engine hardware, or by a
        flush command using the usb.ENDPTFLUSH register.
        Note: The ENDPTSTAT bit will be momentarily read = 0 during the time the hardware is retiring a dTD
        and updating the dQH transfer descriptors.

       Field Name        Bits     Type     Reset Value                         Description
ETBR                    31:16     ro     0x0             TxBuffer ready status (Device mode), read-only.
                                                         0: cleared by reset, DMA, or ENDPTFLUSH.
                                                         1: ENDPTPRIME command received.
                                                         Bit[16]: Endpoint 0.
                                                         Bit[17]: Endpoint 1.
                                                         ...
                                                         Bit[28]: Endpoint 12.
                                                         Bits[31:29]: reserved.
ERBR                    15:0      ro     0x0             RxBuffer ready status (Device mode), read-only.
                                                         0: cleared by reset, DMA, or ENDPTFLUSH.
                                                         1: ENDPTPRIME command received.
                                                         Bit[0]: Endpoint 0.
                                                         Bit[1]: Endpoint 1.
                                                         ...
                                                         Bit[12]: Endpoint 12.
                                                         Bits[15:13]: reserved.

<-----  ------>Register (USB*) ENDPTCOMPLETE*    
Name                    USB_ENDPTCOMPLETE_REG
Software Name            EPCOMPL
Relative Address         0x000001BC
Absolute Address         usb0: 0xE00021BC
                         usb1: 0xE00031BC
Width                    32 bits
Access Type              rw
Reset Value              0x00000000
Description              Endpoint Tx Complete (Device mode)

        Register USB_ENDPTCOMPLETE_REG Details
        Each bit indicates an event (Transmit/Receive) occurred and software should read the corresponding
        endpoint queue to determine the endpoint status. If the
        corresponding IOC bit is set in the Transfer Descriptor, then this bit will be set simultaneously with the
        USBINT. Writing a 1 will clear the corresponding bit in this register.

       Field Name         Bits     Type     Reset Value                         Description
ETCE                     31:16     rw     0x0             Endpoint Transmit Complete Event (Device
                                                          mode), read-only.
                                                          0: not completed.
                                                          1: completed. Write a 1 to clear.
                                                          Bit[16]: Endpoint 0.
                                                          Bit[17]: Endpoint 1.
                                                          ...
                                                          Bit[28]: Endpoint 12.
                                                          Bits[31:29]: reserved.
ERCE                     15:0      rw     0x0             Endpoint Receive Complete Event (Device
                                                          mode), read-only.
                                                          0: not completed.
                                                          1: completed. Write a 1 to clear.
                                                          Bit[0]: Endpoint 0.
                                                          Bit[1]: Endpoint 1.
                                                          ...
                                                          Bit[12]: Endpoint 12.
                                                          Bits[15:13]: reserved.

<-----  ------>Register (USB*) ENDPTCTRL0*    
Name                     USB_ENDPTCTRL0_REG
Software Name            EPCR0
Relative Address         0x000001C0
Absolute Address         usb0: 0xE00021C0
                         usb1: 0xE00031C0
Width                    24 bits
Access Type              mixed
Reset Value              0x00800080
Description              Endpoint 0 (Device mode)

        Register USB_ENDPTCTRL0_REG Details
        Every device controller implements Endpoint 0 as a control endpoint.
        Rx and Tx Endpoint Stall bits [0] and [16]:
        Software can write a one to a stall bit to force the endpoint to return a STALL handshake to the Host. The
        device controller will continue returning STALL until the bit is cleared by software or it will automatically
        be cleared upon receipt of a new SETUP request. After receiving a SETUP request, the stall bit will continue
        to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared. Note: There is a slight
        delay (50 clocks max.) between the ENDPTSETUPSTAT being cleared and hardware continuing to clear
        this bit. In most systems it is unlikely the software will observe this delay. However, should the software
        observe that the stall bit is not set after writing a 1 to it then follow this procedure: continually write this
        stall bit until it is set or until a new SETUP has been received by checking the associated
        ENDPTSETUPSTAT bit.

      Field Name           Bits    Type     Reset Value                          Description
TXE                      23        ro      0x1              Transmit Endpoint Enable, read-only.
(EPCR_TXE)                                                  1: EP 0 is always enabled.
reserved                 22:20     ro      0x0              reserved
TXT                      19:18     ro      0x0              TX Endpoint Type, read-only.
(EPCR_TXT_INTR)                                             00: EP 0 is always a control endpoint.
reserved                 17        ro      0x0              reserved
TXS                      16        rw      0x0              TX Endpoint Stall, read-only.
(EPCR_TXS)                                                  0: Normal operation.
                                                            1: Force Stall handshake.
                                                            Note: refer to the register description for more
                                                            description.
reserved                 15:8      ro      0x0              reserved
RXE                      7         ro      0x1              RX Endpoint Enable, read-only.
(EPCR_RXE)                                                  1: EP 0
                                                            is always enabled.
reserved                 6:4       ro      0x0              reserved
RXT                      3:2       ro      0x0              RX Endpoint Type, read-only.
(EPCR_RXT_INTR)                                             00: EP0 is always a control endpoint.

      Field Name           Bits      Type     Reset Value                       Description
reserved                  1          ro       0x0            reserved
RXS                       0          rw       0x0            RX Endpoint Stall.
(EPCR_RXS)                                                   0: Normal operation.
                                                             1: Force Stall handshake.
                                                             Note: refer to the register description for more
                                                             description.

                   <-----  ------>Register (USB*) ENDPTCTRL1_11*
Name                      USB_ENDPTCTRL1_11_REG
Relative Address          0x000001C4
Absolute Address          usb0: 0xE00021C4
                          usb1: 0xE00031C4
Width                     24 bits
Access Type               mixed
Reset Value               0x00000000
Description               Endpoints 1 to 11 (Device mode)

        Note: This register is the first in an array of 11 identical registers listed in the table below. The details
        provided in this section apply to the entire array.

   Name                     Address
ENDPTCTRL1                0xe00021c4
ENDPTCTRL2                0xe00021c8
ENDPTCTRL3                0xe00021cc
ENDPTCTRL4                0xe00021d0
ENDPTCTRL5                0xe00021d4
ENDPTCTRL6                0xe00021d8
ENDPTCTRL7                0xe00021dc
ENDPTCTRL8                0xe00021e0
ENDPTCTRL9                0xe00021e4
ENDPTCTRL10               0xe00021e8
ENDPTCTRL11               0xe00021ec

        Register ENDPTCTRL1 to ENDPTCTRL11 Details

      Field Name         Bits   Type    Reset Value                        Description
TXE                     23      rw     0x0            TX Endpoint Enable.
                                                      0: disable.
                                                      1: enable.
                                                      Enable an Endpoing after it has been configured.
TXR                     22      rw     0x0            TX Data Toggle Reset.
                                                      Write '1' will reset the PID sequence. Whenever a
                                                      configuration event is received for this Endpoint,
                                                      software must write a one to this bit in order to
                                                      synchronize the data PID's between the host and
                                                      device.
TXI                     21      ro     0x0            TX Data Toggle Inhibit. (testing)
                                                      0: PID Sequencing enabled
                                                      1: PID Sequencing disabled
reserved                20      ro     0x0            reserved
TXT                     19:18   rw     0x0            TX Endpoint Type control.
                                                      00: Control
                                                      01: Isochronous
                                                      10: Bulk
                                                      11: Interrupt
TXD                     17      rw     0x0            TX Endpoint Data datapath.
                                                      0: dual-port memory buffer with a DMA Engine.
                                                      Always write a 0.
TXS                     16      rw     0x0            TX Endpoint Stall.
                                                      0: Normal operation.
                                                      1: Force Stall handshake.
                                                      Note: refer to the ENDPTCTRL 0 register
                                                      description for more description.
reserved                15:8    ro     0x0            reserved
RXE                     7       rw     0x0            RX Endpoint Enable
                                                      0: Disable
                                                      1: Enable
                                                      Enable an Endpoing after it has been configured.
RXR                     6       rw     0x0            RX Data Toggle Reset.
                                                      Write '1' will reset the PID sequence. Whenever a
                                                      configuration event is received for this Endpoint,
                                                      software must write a one to this bit in order to
                                                      synchronize the data PID's between the host and
                                                      device.
RXI                     5       rw     0x0            RX Data Toggle Inhibit.
                                                      0: PID Sequencing enabled
                                                      1: PID Sequencing disabled

       Field Name        Bits     Type       Reset Value                        Description
reserved                4         rw        0x0              reserved
RXT                     3:2       rw        0x0              RX Endpoint Type.
                                                            00: Control
                                                            01: Isochronous
                                                            10: Bulk
                                                            11: Interrupt
RXD                     1         rw        0x0             RX Endpoint Data datapath.
                                                            0: dual-port memory buffer with a DMA Engine.
                                                            Always write a 0.
RXS                     0         rw        0x0              RX Endpoint Stall.
                                                            0: Normal operation.
                                                            1: Force Stall handshake.
                                                            Note: refer to the ENDPTCTRL 0 register
                                                            description for more description.

<---- 
