
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001231                       # Number of seconds simulated
sim_ticks                                  1231036959                       # Number of ticks simulated
final_tick                               398814760104                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186403                       # Simulator instruction rate (inst/s)
host_op_rate                                   241195                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  38873                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374616                       # Number of bytes of host memory used
host_seconds                                 31668.07                       # Real time elapsed on the host
sim_insts                                  5903024548                       # Number of instructions simulated
sim_ops                                    7638192807                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        68352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        15744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        15872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        24448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        43136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         7552                       # Number of bytes read from this memory
system.physmem.bytes_read::total               220160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       102400                       # Number of bytes written to this memory
system.physmem.bytes_written::total            102400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          123                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          191                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          337                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           59                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1720                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             800                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  800                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1351706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55523922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1455683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12789218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2911367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10085806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2911367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10085806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1455683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12893195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2599435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19859680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1559661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     35040378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2183525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      6134666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               178841097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1351706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1455683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2911367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2911367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1455683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2599435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1559661                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2183525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           16428426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          83181906                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               83181906                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          83181906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1351706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55523922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1455683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12789218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2911367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10085806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2911367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10085806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1455683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12893195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2599435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19859680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1559661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     35040378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2183525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      6134666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              262023002                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206475                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168498                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21734                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83228                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78736                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20607                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          937                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2003024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1222091                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99343                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          68228                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121664                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124954                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2421074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.974260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2170389     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13173      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           20970      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31902      1.32%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13060      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15434      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16155      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11449      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128542      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2421074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.069941                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.413970                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1976869                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       148483                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248961                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1388                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         45372                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33390                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1481847                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1099                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         45372                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1982021                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          51285                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80422                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           245316                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        16646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1478862                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          798                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2585                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         8164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2061                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2023978                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6892640                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6892640                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          354980                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          324                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          171                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            45950                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       149641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4145                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15891                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1474137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1376702                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2292                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       224281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       518077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2421074                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.255244                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1834444     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       238193      9.84%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       131566      5.43%     91.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86076      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78723      3.25%     97.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24262      1.00%     98.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17734      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6065      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4011      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2421074                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            393     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1391     41.41%     53.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1575     46.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1133559     82.34%     82.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25342      1.84%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136485      9.91%     94.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81163      5.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1376702                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.466342                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3359                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5180128                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1698813                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1380061                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6334                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        31538                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5431                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1093                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         45372                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          38744                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1695                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1474460                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       149641                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82736                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          171                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25300                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1356424                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128996                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20277                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              210025                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183853                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             81029                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.459473                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351433                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351327                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           799812                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2028705                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.457747                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394248                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       256184                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22147                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2375702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.513250                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361851                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1881456     79.20%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235314      9.91%     89.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97835      4.12%     93.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50019      2.11%     95.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37196      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21427      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13090      0.55%     98.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11090      0.47%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28275      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2375702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28275                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3822941                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2996424                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 531054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.952122                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.952122                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.338739                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.338739                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6156900                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1847043                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1403873                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          233052                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       190873                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        24518                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        95052                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           89446                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23561                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1080                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2234713                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1330449                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             233052                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       113007                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               291726                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          69907                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        116704                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           139157                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24322                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2688118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.954863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2396392     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           31292      1.16%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           36418      1.35%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           19837      0.74%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22400      0.83%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           12869      0.48%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8809      0.33%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           22662      0.84%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          137439      5.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2688118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078944                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.450675                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2215617                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       136401                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           289057                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2439                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         44600                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        37885                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1623911                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2028                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         44600                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2219618                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          23010                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       102873                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           287518                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        10495                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1622118                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          2260                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5074                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2256187                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7551908                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7551908                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1901787                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          354339                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          412                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          227                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            30008                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       155083                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        83638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1908                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17768                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1618214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          411                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1521838                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2059                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       215483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       504220                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           42                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2688118                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.566135                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.258944                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2047766     76.18%     76.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       257534      9.58%     85.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       138057      5.14%     90.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        95612      3.56%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        83770      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        42834      1.59%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10795      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6666      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         5084      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2688118                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            384     11.33%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1520     44.85%     56.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1485     43.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1274872     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23781      1.56%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       140060      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        82940      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1521838                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515505                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3389                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002227                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5737242                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1834139                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1495172                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1525227                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3764                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        29208                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2233                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           43                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         44600                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          18195                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1256                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1618628                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       155083                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        83638                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          227                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           834                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13578                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14129                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        27707                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1498278                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       131509                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        23560                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              214409                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          208909                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82900                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507525                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1495265                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1495172                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           889631                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2332481                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506473                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381410                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1116329                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1369759                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       248843                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        24495                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2643518                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.518158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.336840                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2084221     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       259614      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       108699      4.11%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        64864      2.45%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        44946      1.70%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        29343      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        15443      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        12106      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24282      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2643518                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1116329                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1369759                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                207257                       # Number of memory references committed
system.switch_cpus1.commit.loads               125861                       # Number of loads committed
system.switch_cpus1.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            196028                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1234969                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        27902                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24282                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4237838                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3281866                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 264010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1116329                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1369759                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1116329                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.644496                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.644496                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.378144                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.378144                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6757313                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2077695                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1513554                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          240344                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       196526                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        25092                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        98642                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           92455                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           24311                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1155                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2305703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1343625                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             240344                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       116766                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               278827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          69230                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         65482                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           142529                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2693863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2415036     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           12857      0.48%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           19925      0.74%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           27303      1.01%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           28665      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           24209      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           13232      0.49%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20841      0.77%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          131795      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2693863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081414                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455138                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2281991                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        89704                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           278111                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          436                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         43616                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        39480                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1646367                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         43616                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2288630                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          19374                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        55626                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           271940                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        14672                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1644891                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2026                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6400                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2296006                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7647396                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7647396                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1962240                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          333755                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          395                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            45635                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       154544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        82670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          990                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        18653                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1641803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1550206                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          391                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       197385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       477957                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2693863                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575458                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267903                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2039417     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       267461      9.93%     85.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       136574      5.07%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       103940      3.86%     94.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        80972      3.01%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        32662      1.21%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        20770      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        10577      0.39%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1490      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2693863                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            338     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           966     35.78%     48.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1396     51.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1304502     84.15%     84.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23054      1.49%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       140192      9.04%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        82265      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1550206                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.525115                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2700                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001742                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5797366                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1839598                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1525161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1552906                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3104                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27010                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1567                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         43616                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          15757                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1559                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1642206                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       154544                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        82670                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        13794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        28320                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1527488                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       131945                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        22718                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              214183                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          216831                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             82238                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.517419                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1525230                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1525161                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           876689                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2361604                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.516631                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371226                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1143762                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1407430                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       234776                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          389                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25182                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2650247                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.531056                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379363                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2073216     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       286011     10.79%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       108109      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51152      1.93%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        43176      1.63%     96.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        25161      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        22167      0.84%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9806      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        31449      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2650247                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1143762                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1407430                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                208637                       # Number of memory references committed
system.switch_cpus2.commit.loads               127534                       # Number of loads committed
system.switch_cpus2.commit.membars                194                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            202994                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1268038                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        28975                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        31449                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4260991                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3328037                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36745                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 258265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1143762                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1407430                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1143762                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.581068                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.581068                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.387436                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.387436                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6871946                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2126101                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1526043                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           388                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          240442                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       196610                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        25103                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        98674                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           92487                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           24323                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1155                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2306763                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1344254                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             240442                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       116810                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               278953                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          69265                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         65106                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           142592                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24975                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2694697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2415744     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           12859      0.48%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           19932      0.74%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           27317      1.01%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           28676      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           24215      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           13243      0.49%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20851      0.77%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          131860      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2694697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081447                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.455351                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2283028                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        89352                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           278238                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          434                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         43640                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        39494                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1647147                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         43640                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2289668                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          18821                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        55818                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           272064                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        14681                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1645683                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2029                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6402                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2297112                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7651144                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7651144                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1963146                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          333960                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          395                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            45651                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       154632                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        82711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          990                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        18671                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1642603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1550937                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          392                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       197509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       478366                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2694697                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.575552                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268011                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2039972     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       267552      9.93%     85.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       136631      5.07%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       103999      3.86%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        81013      3.01%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        32675      1.21%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        20779      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        10583      0.39%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1493      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2694697                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            339     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           966     35.76%     48.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1396     51.68%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1305099     84.15%     84.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23074      1.49%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       140269      9.04%     94.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        82302      5.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1550937                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.525362                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2701                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001742                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5799664                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1840522                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1525870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1553638                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3104                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27033                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1571                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         43640                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          15197                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1559                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1643006                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       154632                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        82711                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14532                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        28333                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1528201                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       132010                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22736                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214285                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          216918                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             82275                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.517661                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1525939                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1525870                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           877119                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2362756                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.516871                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371227                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1144290                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1408081                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       234919                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          389                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        25193                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2651057                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.531139                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.379492                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2073781     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       286126     10.79%     89.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       108158      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        51169      1.93%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43187      1.63%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        25177      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        22181      0.84%     98.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9811      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        31467      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2651057                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1144290                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1408081                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                208735                       # Number of memory references committed
system.switch_cpus3.commit.loads               127595                       # Number of loads committed
system.switch_cpus3.commit.membars                194                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            203076                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1268634                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        28989                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        31467                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4262577                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3329655                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 257431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1144290                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1408081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1144290                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.579877                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.579877                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.387615                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.387615                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6875196                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2127104                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1526758                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           388                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          233439                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       191196                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        24546                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        95267                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           89599                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           23592                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1084                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2238266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1332853                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             233439                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       113191                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               292199                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          70031                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        115606                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           139371                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        24350                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2691138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.606199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.955398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2398939     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           31331      1.16%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           36462      1.35%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           19861      0.74%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           22449      0.83%     93.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           12885      0.48%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            8846      0.33%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           22689      0.84%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          137676      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2691138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.079075                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.451489                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2219066                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       135407                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           289524                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2445                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         44692                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        37942                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1626693                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2028                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         44692                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2223077                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          22317                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       102535                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           287983                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        10530                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1624889                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2281                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5081                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2260025                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7564765                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7564765                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1904911                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          355090                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          416                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          230                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            30097                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       155342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        83810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1910                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17786                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1620969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1524310                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2063                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       216044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       505646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2691138                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.566418                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.259113                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2049652     76.16%     76.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       258069      9.59%     85.75% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       138272      5.14%     90.89% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        95780      3.56%     94.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        83896      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        42895      1.59%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        10811      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6672      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         5091      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2691138                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            385     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1527     44.86%     56.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1492     43.83%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1276915     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        23805      1.56%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       140294      9.20%     94.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        83110      5.45%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1524310                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.516343                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3404                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002233                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5745225                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1837460                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1497609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1527714                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3775                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        29280                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2256                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           43                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         44692                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          17482                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1261                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1621388                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       155342                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        83810                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          230                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13595                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14151                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        27746                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1500729                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       131735                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        23581                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              214805                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          209220                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             83070                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508355                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1497702                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1497609                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           891163                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2336237                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507298                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381452                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1118225                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1371967                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       249436                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        24527                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2646446                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.518419                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.337066                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2086183     78.83%     78.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       260124      9.83%     88.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       108850      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        64961      2.45%     95.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45042      1.70%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        29382      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        15462      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        12126      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24316      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2646446                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1118225                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1371967                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                207608                       # Number of memory references committed
system.switch_cpus4.commit.loads               126054                       # Number of loads committed
system.switch_cpus4.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            196298                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1236977                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        27935                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24316                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4243533                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3287519                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 260990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1118225                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1371967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1118225                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.640013                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.640013                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.378786                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.378786                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6768475                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2081074                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1516317                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          219154                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       194183                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        19511                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       142633                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          136190                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           13567                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          638                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2277854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1244604                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             219154                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       149757                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               275527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          64015                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         47580                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           139720                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        18943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2645348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.530642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.785274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2369821     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           40608      1.54%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           21852      0.83%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           39851      1.51%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13192      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           36850      1.39%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6066      0.23%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10410      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          106698      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2645348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074236                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.421596                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2260393                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        65903                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           274748                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          339                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         43962                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        21539                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1398565                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1725                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         43962                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2262828                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          39091                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        19952                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           272393                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7119                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1395307                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1245                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1836205                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6334626                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6334626                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1449117                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          387075                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          195                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          104                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19045                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       246281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        41968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          405                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         9323                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1385374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1283158                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1374                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       275476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       586770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2645348                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.485062                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.105002                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2086337     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       177672      6.72%     85.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       182865      6.91%     92.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       106861      4.04%     96.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        58072      2.20%     98.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        15476      0.59%     99.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17295      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          425      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          345      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2645348                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2373     58.58%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           935     23.08%     81.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          743     18.34%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1009298     78.66%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        10294      0.80%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.46% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           92      0.01%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       222190     17.32%     96.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        41284      3.22%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1283158                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.434655                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               4051                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003157                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5217089                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1661064                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1247195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1287209                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1129                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        55199                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1739                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         43962                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          32090                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          927                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1385576                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          220                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       246281                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        41968                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        20640                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1264376                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       218295                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18782                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              259549                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          190954                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             41254                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.428293                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1247887                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1247195                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           753494                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1669048                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.422473                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.451451                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       979137                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1106886                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       278735                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        19191                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2601386                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.425499                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.288929                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2186274     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       164836      6.34%     90.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       103839      3.99%     94.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        33365      1.28%     95.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        54123      2.08%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        11074      0.43%     98.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7118      0.27%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         6349      0.24%     98.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        34408      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2601386                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       979137                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1106886                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                231309                       # Number of memory references committed
system.switch_cpus5.commit.loads               191080                       # Number of loads committed
system.switch_cpus5.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            169364                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           968794                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        14300                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        34408                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3952586                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2815247                       # The number of ROB writes
system.switch_cpus5.timesIdled                  52618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 306780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             979137                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1106886                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       979137                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.015031                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.015031                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.331672                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.331672                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5865697                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1632265                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1471494                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          217936                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       196440                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        13227                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        81275                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           75745                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           11793                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          593                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2291352                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1368169                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             217936                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        87538                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               269526                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          42027                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        172335                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           133192                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        13071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2761725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.581709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.902168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2492199     90.24%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            9366      0.34%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           19551      0.71%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7944      0.29%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           44226      1.60%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           39710      1.44%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7518      0.27%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           16031      0.58%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          125180      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2761725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073823                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463452                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2276123                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       188009                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           268381                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          904                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         28305                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        19107                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1603282                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         28305                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2279273                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         159854                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        19641                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           266330                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8319                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1601466                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3228                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3217                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1886495                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7537519                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7537519                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1635185                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          251289                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          189                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22798                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       376002                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       188679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1745                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         9083                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1596128                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1521663                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1164                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       145595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       358700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2761725                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.550983                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.346827                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2219426     80.36%     80.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       163365      5.92%     86.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       133523      4.83%     91.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        57613      2.09%     93.20% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        72709      2.63%     95.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        70062      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        39831      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3287      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1909      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2761725                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3780     11.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         29723     86.48%     97.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          867      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       956305     62.85%     62.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        13209      0.87%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           90      0.01%     63.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       364072     23.93%     87.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       187987     12.35%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1521663                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515446                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              34370                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022587                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5840584                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1741958                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1506684                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1556033                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2565                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        18400                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1723                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          132                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         28305                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         155040                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2384                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1596317                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       376002                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       188679                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           99                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1637                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         8243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        15225                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1509601                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       362730                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        12061                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              550673                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          197457                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            187943                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.511360                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1506802                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1506684                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           814934                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1608245                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.510372                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506723                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1215229                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1427839                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       168668                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        13275                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2733420                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.522364                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342482                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2214691     81.02%     81.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       189767      6.94%     87.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        88879      3.25%     91.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        87797      3.21%     94.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        23705      0.87%     95.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       101806      3.72%     99.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7798      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5531      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        13446      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2733420                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1215229                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1427839                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                544549                       # Number of memory references committed
system.switch_cpus6.commit.loads               357598                       # Number of loads committed
system.switch_cpus6.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            188407                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1269709                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        13776                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        13446                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4316481                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3221344                       # The number of ROB writes
system.switch_cpus6.timesIdled                  51385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 190403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1215229                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1427839                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1215229                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.429277                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.429277                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411645                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411645                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7459027                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1753248                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1902347                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           180                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          266608                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       221955                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        25633                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       102061                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           95170                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           28342                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1172                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2310239                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1462267                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             266608                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       123512                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               303829                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          72109                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         94640                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           144779                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2754942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.652663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.029231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2451113     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           18387      0.67%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           23259      0.84%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           37103      1.35%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           15174      0.55%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           20027      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           23554      0.85%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10920      0.40%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          155405      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2754942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090310                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.495326                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2296773                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       109621                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           302372                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          154                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         46018                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        40442                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1786457                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         46018                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2299532                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           6283                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        96487                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           299750                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6868                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1774765                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           875                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2480025                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      8249156                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      8249156                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      2047651                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          432358                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          422                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          220                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            25255                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       167295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        86092                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1037                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        19393                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1731289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1652437                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2015                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       226488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       472571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2754942                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.599808                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.322710                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2056219     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       317582     11.53%     86.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       130715      4.74%     90.91% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        72958      2.65%     93.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        99034      3.59%     97.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        30857      1.12%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        30206      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        16074      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1297      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2754942                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          11540     79.12%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1571     10.77%     89.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1475     10.11%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1392015     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22435      1.36%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          202      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       152060      9.20%     94.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        85725      5.19%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1652437                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.559744                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              14586                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008827                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      6076414                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1958221                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1607206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1667023                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1206                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        34266                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1663                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         46018                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4755                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          566                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1731713                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       167295                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        86092                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          220                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           471                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        14436                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        29247                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1622192                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       148982                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        30242                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              234680                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          228951                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             85698                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.549499                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1607248                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1607206                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           962907                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2587059                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.544423                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372201                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1191211                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1467692                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       264019                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        25645                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2708924                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541799                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.361154                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2087034     77.04%     77.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       315654     11.65%     88.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       114299      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        56989      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        51947      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        21976      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        21572      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10251      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        29202      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2708924                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1191211                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1467692                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                217455                       # Number of memory references committed
system.switch_cpus7.commit.loads               133026                       # Number of loads committed
system.switch_cpus7.commit.membars                204                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            212809                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1321273                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        30278                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        29202                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4411420                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3509458                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 197186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1191211                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1467692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1191211                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.478258                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.478258                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.403509                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.403509                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         7296428                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2248089                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1650834                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           408                       # number of misc regfile writes
system.l20.replacements                           549                       # number of replacements
system.l20.tagsinuse                      4090.789193                       # Cycle average of tags in use
system.l20.total_refs                          317526                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4641                       # Sample count of references to valid blocks.
system.l20.avg_refs                         68.417582                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          287.161899                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.763089                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   234.476397                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3556.387808                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.070108                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003116                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.057245                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.868259                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.998728                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          555                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    555                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             546                       # number of Writeback hits
system.l20.Writeback_hits::total                  546                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          555                       # number of demand (read+write) hits
system.l20.demand_hits::total                     555                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          555                       # number of overall hits
system.l20.overall_hits::total                    555                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          477                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  490                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           57                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 57                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          534                       # number of demand (read+write) misses
system.l20.demand_misses::total                   547                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          534                       # number of overall misses
system.l20.overall_misses::total                  547                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      7218262                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    258403111                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      265621373                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data     25927091                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total     25927091                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      7218262                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    284330202                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       291548464                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      7218262                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    284330202                       # number of overall miss cycles
system.l20.overall_miss_latency::total      291548464                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         1032                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               1045                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          546                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              546                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               57                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         1089                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                1102                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         1089                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               1102                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.462209                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.468900                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.490358                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.496370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.490358                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.496370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 541725.599581                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 542084.434694                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 454861.245614                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 454861.245614                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 532453.561798                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 532995.363803                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 532453.561798                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 532995.363803                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 314                       # number of writebacks
system.l20.writebacks::total                      314                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          477                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             490                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           57                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            57                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          534                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              547                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          534                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             547                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    224141485                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    230425733                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data     21834031                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total     21834031                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    245975516                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    252259764                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    245975516                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    252259764                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.462209                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.468900                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.496370                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.496370                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 469898.291405                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 470256.597959                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 383053.175439                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 383053.175439                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 460628.307116                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 461169.586837                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 460628.307116                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 461169.586837                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           137                       # number of replacements
system.l21.tagsinuse                      4095.630364                       # Cycle average of tags in use
system.l21.total_refs                          259819                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4233                       # Sample count of references to valid blocks.
system.l21.avg_refs                         61.379400                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          257.384071                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.842990                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    66.274880                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3758.128422                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062838                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003380                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.016180                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.917512                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999910                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          441                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    441                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             243                       # number of Writeback hits
system.l21.Writeback_hits::total                  243                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          441                       # number of demand (read+write) hits
system.l21.demand_hits::total                     441                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          441                       # number of overall hits
system.l21.overall_hits::total                    441                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          123                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          123                       # number of demand (read+write) misses
system.l21.demand_misses::total                   137                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          123                       # number of overall misses
system.l21.overall_misses::total                  137                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      8202299                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     65420988                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       73623287                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      8202299                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     65420988                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        73623287                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      8202299                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     65420988                       # number of overall miss cycles
system.l21.overall_miss_latency::total       73623287                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          564                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                578                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          243                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              243                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          564                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 578                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          564                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                578                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.218085                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.237024                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.218085                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.237024                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.218085                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.237024                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 585878.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 531877.951220                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 537396.255474                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 585878.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 531877.951220                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 537396.255474                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 585878.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 531877.951220                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 537396.255474                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  92                       # number of writebacks
system.l21.writebacks::total                       92                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          123                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          123                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          123                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7191849                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     56605250                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     63797099                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7191849                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     56605250                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     63797099                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7191849                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     56605250                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     63797099                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.218085                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.237024                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.218085                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.237024                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.218085                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.237024                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 513703.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 460205.284553                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 465672.255474                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 513703.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 460205.284553                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 465672.255474                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 513703.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 460205.284553                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 465672.255474                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           125                       # number of replacements
system.l22.tagsinuse                      4094.834679                       # Cycle average of tags in use
system.l22.total_refs                          192868                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l22.avg_refs                         45.692490                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           91.108859                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.945441                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    54.188183                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3925.592196                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.022243                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005846                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.013230                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.958397                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999715                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          396                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    397                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             120                       # number of Writeback hits
system.l22.Writeback_hits::total                  120                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          399                       # number of demand (read+write) hits
system.l22.demand_hits::total                     400                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          399                       # number of overall hits
system.l22.overall_hits::total                    400                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           28                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           97                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  125                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           28                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           97                       # number of demand (read+write) misses
system.l22.demand_misses::total                   125                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           28                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           97                       # number of overall misses
system.l22.overall_misses::total                  125                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     27115480                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     54247099                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       81362579                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     27115480                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     54247099                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        81362579                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     27115480                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     54247099                       # number of overall miss cycles
system.l22.overall_miss_latency::total       81362579                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          493                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                522                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          120                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              120                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          496                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 525                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          496                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                525                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.196755                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.239464                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.195565                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.238095                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.965517                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.195565                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.238095                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       968410                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 559248.443299                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 650900.632000                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       968410                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 559248.443299                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 650900.632000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       968410                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 559248.443299                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 650900.632000                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  74                       # number of writebacks
system.l22.writebacks::total                       74                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           97                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             125                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           97                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              125                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           97                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             125                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     25105080                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     47282499                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     72387579                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     25105080                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     47282499                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     72387579                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     25105080                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     47282499                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     72387579                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.196755                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.239464                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.195565                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.238095                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.965517                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.195565                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.238095                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       896610                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 487448.443299                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 579100.632000                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       896610                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 487448.443299                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 579100.632000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       896610                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 487448.443299                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 579100.632000                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           125                       # number of replacements
system.l23.tagsinuse                      4094.837006                       # Cycle average of tags in use
system.l23.total_refs                          192869                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l23.avg_refs                         45.692727                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           91.111272                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.941728                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    54.214771                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3925.569234                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022244                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005845                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.013236                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.958391                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999716                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          397                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    398                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             120                       # number of Writeback hits
system.l23.Writeback_hits::total                  120                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          400                       # number of demand (read+write) hits
system.l23.demand_hits::total                     401                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          400                       # number of overall hits
system.l23.overall_hits::total                    401                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           97                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  125                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           97                       # number of demand (read+write) misses
system.l23.demand_misses::total                   125                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           97                       # number of overall misses
system.l23.overall_misses::total                  125                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     27370820                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     53415091                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       80785911                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     27370820                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     53415091                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        80785911                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     27370820                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     53415091                       # number of overall miss cycles
system.l23.overall_miss_latency::total       80785911                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          494                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                523                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          120                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              120                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          497                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 526                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          497                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                526                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.196356                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.239006                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.195171                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.237643                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.195171                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.237643                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 977529.285714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 550671.041237                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 646287.288000                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 977529.285714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 550671.041237                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 646287.288000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 977529.285714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 550671.041237                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 646287.288000                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  74                       # number of writebacks
system.l23.writebacks::total                       74                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           97                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             125                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           97                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              125                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           97                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             125                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     25358755                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     46446296                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     71805051                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     25358755                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     46446296                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     71805051                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     25358755                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     46446296                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     71805051                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.196356                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.239006                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.195171                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.237643                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.195171                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.237643                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 905669.821429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 478827.793814                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 574440.408000                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 905669.821429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 478827.793814                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 574440.408000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 905669.821429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 478827.793814                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 574440.408000                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           139                       # number of replacements
system.l24.tagsinuse                      4095.630170                       # Cycle average of tags in use
system.l24.total_refs                          259825                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4235                       # Sample count of references to valid blocks.
system.l24.avg_refs                         61.351830                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          257.381780                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.842101                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    66.307573                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3758.098716                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.062837                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003379                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.016188                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.917505                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999910                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          444                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    444                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             246                       # number of Writeback hits
system.l24.Writeback_hits::total                  246                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          444                       # number of demand (read+write) hits
system.l24.demand_hits::total                     444                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          444                       # number of overall hits
system.l24.overall_hits::total                    444                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          124                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  138                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          124                       # number of demand (read+write) misses
system.l24.demand_misses::total                   138                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          124                       # number of overall misses
system.l24.overall_misses::total                  138                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      8383594                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     63832479                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       72216073                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      8383594                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     63832479                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        72216073                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      8383594                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     63832479                       # number of overall miss cycles
system.l24.overall_miss_latency::total       72216073                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          568                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                582                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          246                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              246                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          568                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 582                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          568                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                582                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.218310                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.237113                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.218310                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.237113                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.218310                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.237113                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 598828.142857                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 514778.056452                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 523304.876812                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 598828.142857                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 514778.056452                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 523304.876812                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 598828.142857                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 514778.056452                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 523304.876812                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  94                       # number of writebacks
system.l24.writebacks::total                       94                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          124                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             138                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          124                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              138                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          124                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             138                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      7377878                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     54924753                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     62302631                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      7377878                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     54924753                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     62302631                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      7377878                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     54924753                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     62302631                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.218310                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.237113                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.218310                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.237113                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.218310                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.237113                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 526991.285714                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 442941.556452                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 451468.340580                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 526991.285714                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 442941.556452                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 451468.340580                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 526991.285714                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 442941.556452                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 451468.340580                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           216                       # number of replacements
system.l25.tagsinuse                      4095.369863                       # Cycle average of tags in use
system.l25.total_refs                           73915                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4312                       # Sample count of references to valid blocks.
system.l25.avg_refs                         17.141698                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.286853                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    22.813403                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   104.168456                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3890.101151                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019113                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005570                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.025432                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.949732                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          432                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    433                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              73                       # number of Writeback hits
system.l25.Writeback_hits::total                   73                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          435                       # number of demand (read+write) hits
system.l25.demand_hits::total                     436                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          435                       # number of overall hits
system.l25.overall_hits::total                    436                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           25                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          191                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  216                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           25                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          191                       # number of demand (read+write) misses
system.l25.demand_misses::total                   216                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           25                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          191                       # number of overall misses
system.l25.overall_misses::total                  216                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     24846921                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     87965333                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      112812254                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     24846921                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     87965333                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       112812254                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     24846921                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     87965333                       # number of overall miss cycles
system.l25.overall_miss_latency::total      112812254                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           26                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          623                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                649                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           26                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          626                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 652                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           26                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          626                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                652                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.306581                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.332820                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.305112                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.331288                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.305112                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.331288                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 993876.840000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 460551.481675                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 522278.953704                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 993876.840000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 460551.481675                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 522278.953704                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 993876.840000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 460551.481675                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 522278.953704                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  30                       # number of writebacks
system.l25.writebacks::total                       30                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          191                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             216                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          191                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              216                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          191                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             216                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     23051077                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     74248731                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     97299808                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     23051077                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     74248731                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     97299808                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     23051077                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     74248731                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     97299808                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.306581                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.332820                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.305112                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.331288                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.305112                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.331288                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 922043.080000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 388736.811518                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 450462.074074                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 922043.080000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 388736.811518                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 450462.074074                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 922043.080000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 388736.811518                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 450462.074074                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           352                       # number of replacements
system.l26.tagsinuse                             4096                       # Cycle average of tags in use
system.l26.total_refs                          223845                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4448                       # Sample count of references to valid blocks.
system.l26.avg_refs                         50.324865                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    14.534031                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   165.631103                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3904.834866                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003548                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.040437                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.953329                       # Average percentage of cache occupancy
system.l26.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          545                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    545                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             232                       # number of Writeback hits
system.l26.Writeback_hits::total                  232                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          545                       # number of demand (read+write) hits
system.l26.demand_hits::total                     545                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          545                       # number of overall hits
system.l26.overall_hits::total                    545                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          337                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  352                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          337                       # number of demand (read+write) misses
system.l26.demand_misses::total                   352                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          337                       # number of overall misses
system.l26.overall_misses::total                  352                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      8747129                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    178265359                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      187012488                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      8747129                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    178265359                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       187012488                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      8747129                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    178265359                       # number of overall miss cycles
system.l26.overall_miss_latency::total      187012488                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          882                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                897                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          232                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              232                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          882                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 897                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          882                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                897                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.382086                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.392419                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.382086                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.392419                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.382086                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.392419                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 583141.933333                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 528977.326409                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 531285.477273                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 583141.933333                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 528977.326409                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 531285.477273                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 583141.933333                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 528977.326409                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 531285.477273                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  77                       # number of writebacks
system.l26.writebacks::total                       77                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          337                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             352                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          337                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              352                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          337                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             352                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      7668705                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    154056318                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    161725023                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      7668705                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    154056318                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    161725023                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      7668705                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    154056318                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    161725023                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.382086                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.392419                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.382086                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.392419                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.382086                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.392419                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       511247                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 457140.409496                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 459446.088068                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst       511247                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 457140.409496                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 459446.088068                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst       511247                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 457140.409496                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 459446.088068                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            80                       # number of replacements
system.l27.tagsinuse                      4095.181759                       # Cycle average of tags in use
system.l27.total_refs                          180613                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4173                       # Sample count of references to valid blocks.
system.l27.avg_refs                         43.281332                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          136.181759                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.720101                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    27.102033                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3919.177866                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.033247                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003105                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.006617                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.956831                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          325                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    327                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             103                       # number of Writeback hits
system.l27.Writeback_hits::total                  103                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          328                       # number of demand (read+write) hits
system.l27.demand_hits::total                     330                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          328                       # number of overall hits
system.l27.overall_hits::total                    330                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           21                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           59                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   80                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           21                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           59                       # number of demand (read+write) misses
system.l27.demand_misses::total                    80                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           21                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           59                       # number of overall misses
system.l27.overall_misses::total                   80                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     24362910                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     27087828                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       51450738                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     24362910                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     27087828                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        51450738                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     24362910                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     27087828                       # number of overall miss cycles
system.l27.overall_miss_latency::total       51450738                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           23                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          384                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                407                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          103                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              103                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           23                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          387                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 410                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           23                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          387                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                410                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.153646                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.196560                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.152455                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.195122                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.152455                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.195122                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1160138.571429                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 459115.728814                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 643134.225000                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1160138.571429                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 459115.728814                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 643134.225000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1160138.571429                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 459115.728814                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 643134.225000                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  45                       # number of writebacks
system.l27.writebacks::total                       45                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           21                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           59                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              80                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           21                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           59                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               80                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           21                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           59                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              80                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     22852362                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     22848005                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     45700367                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     22852362                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     22848005                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     45700367                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     22852362                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     22848005                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     45700367                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.153646                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.196560                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.152455                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.195122                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.152455                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.195122                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1088207.714286                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 387254.322034                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 571254.587500                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1088207.714286                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 387254.322034                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 571254.587500                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1088207.714286                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 387254.322034                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 571254.587500                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.762330                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132866                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.577689                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.762330                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020452                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804106                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124936                       # number of overall hits
system.cpu0.icache.overall_hits::total         124936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9071776                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9071776                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124954                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124954                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124954                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124954                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1089                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036244                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1345                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92963.750186                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   190.055843                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    65.944157                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.742406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.257594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94901                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76403                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2505                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2505                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          494                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          494                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2999                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2999                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    794580791                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    794580791                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    226140228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    226140228                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1020721019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1020721019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1020721019                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1020721019                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 317197.920559                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 317197.920559                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 457773.740891                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 457773.740891                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 340353.790930                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 340353.790930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 340353.790930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 340353.790930                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          546                       # number of writebacks
system.cpu0.dcache.writebacks::total              546                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1910                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1910                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1089                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    299541359                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    299541359                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     26400191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     26400191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    325941550                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    325941550                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    325941550                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    325941550                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 290253.254845                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 290253.254845                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 463161.245614                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 463161.245614                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 299303.535354                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 299303.535354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 299303.535354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 299303.535354                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.842170                       # Cycle average of tags in use
system.cpu1.icache.total_refs               746983744                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1506015.612903                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.842170                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022183                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794619                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       139132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         139132                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       139132                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          139132                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       139132                       # number of overall hits
system.cpu1.icache.overall_hits::total         139132                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.cpu1.icache.overall_misses::total           25                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     12628025                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12628025                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     12628025                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12628025                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     12628025                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12628025                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       139157                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       139157                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       139157                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       139157                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       139157                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       139157                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000180                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000180                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000180                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000180                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000180                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       505121                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       505121                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       505121                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       505121                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       505121                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       505121                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8319425                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8319425                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8319425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8319425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8319425                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8319425                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 594244.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 594244.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 594244.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 594244.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 594244.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 594244.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   563                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               117730383                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   819                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              143748.941392                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   171.829880                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    84.170120                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.671210                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.328790                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        96247                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          96247                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        80892                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         80892                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          190                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          184                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       177139                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          177139                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       177139                       # number of overall hits
system.cpu1.dcache.overall_hits::total         177139                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1958                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1958                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          115                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2073                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2073                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2073                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2073                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    441605466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    441605466                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     54110555                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     54110555                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    495716021                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    495716021                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    495716021                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    495716021                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        98205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        98205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        81007                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        81007                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       179212                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       179212                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       179212                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       179212                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019938                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019938                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001420                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001420                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011567                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011567                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011567                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011567                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225539.053115                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225539.053115                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 470526.565217                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 470526.565217                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 239129.773758                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 239129.773758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 239129.773758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 239129.773758                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1016826                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 254206.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          243                       # number of writebacks
system.cpu1.dcache.writebacks::total              243                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1394                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1394                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1509                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1509                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1509                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1509                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          564                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          564                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          564                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          564                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          564                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          564                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     95363671                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     95363671                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     95363671                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     95363671                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     95363671                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     95363671                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003147                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003147                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003147                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003147                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 169084.523050                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 169084.523050                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 169084.523050                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 169084.523050                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 169084.523050                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 169084.523050                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.676715                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746422167                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1480996.363095                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.676715                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039546                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.800764                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       142491                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         142491                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       142491                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          142491                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       142491                       # number of overall hits
system.cpu2.icache.overall_hits::total         142491                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     32363629                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     32363629                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     32363629                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     32363629                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     32363629                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     32363629                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       142529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       142529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       142529                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       142529                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       142529                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       142529                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000267                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000267                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000267                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000267                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000267                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000267                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 851674.447368                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 851674.447368                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 851674.447368                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 851674.447368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 851674.447368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 851674.447368                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     27440201                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     27440201                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     27440201                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     27440201                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     27440201                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     27440201                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 946213.827586                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 946213.827586                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 946213.827586                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 946213.827586                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 946213.827586                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 946213.827586                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   496                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112779241                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   752                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              149972.394947                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   164.039735                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    91.960265                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.640780                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.359220                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        96583                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          96583                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        80708                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         80708                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          195                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       177291                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          177291                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       177291                       # number of overall hits
system.cpu2.dcache.overall_hits::total         177291                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1589                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1589                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           14                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1603                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1603                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1603                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1603                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    282954896                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    282954896                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1155522                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1155522                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    284110418                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    284110418                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    284110418                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    284110418                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        98172                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        98172                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        80722                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        80722                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       178894                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       178894                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       178894                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       178894                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016186                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016186                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008961                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008961                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008961                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008961                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 178071.048458                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 178071.048458                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82537.285714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82537.285714                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 177236.692452                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 177236.692452                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 177236.692452                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 177236.692452                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu2.dcache.writebacks::total              120                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1096                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1096                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1107                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1107                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1107                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1107                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          493                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          496                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          496                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     80780300                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     80780300                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     80972600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     80972600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     80972600                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     80972600                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002773                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002773                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002773                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002773                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163854.563895                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 163854.563895                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 163251.209677                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 163251.209677                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 163251.209677                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 163251.209677                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               499.672686                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746422230                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1480996.488095                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    24.672686                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.039540                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.800758                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       142554                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         142554                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       142554                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          142554                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       142554                       # number of overall hits
system.cpu3.icache.overall_hits::total         142554                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.cpu3.icache.overall_misses::total           38                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     32808580                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     32808580                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     32808580                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     32808580                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     32808580                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     32808580                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       142592                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       142592                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       142592                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       142592                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       142592                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       142592                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000266                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000266                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000266                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000266                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000266                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000266                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 863383.684211                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 863383.684211                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 863383.684211                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 863383.684211                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 863383.684211                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 863383.684211                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     27714772                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     27714772                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     27714772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     27714772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     27714772                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     27714772                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 955681.793103                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 955681.793103                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 955681.793103                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 955681.793103                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 955681.793103                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 955681.793103                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   497                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               112779329                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   753                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              149773.345286                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   164.022791                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    91.977209                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.640714                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.359286                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        96634                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          96634                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80745                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80745                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          195                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          194                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       177379                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          177379                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       177379                       # number of overall hits
system.cpu3.dcache.overall_hits::total         177379                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1591                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1591                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1605                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1605                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1605                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1605                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    279831199                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    279831199                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1154892                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1154892                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    280986091                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    280986091                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    280986091                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    280986091                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98225                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98225                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        80759                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        80759                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       178984                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       178984                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       178984                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       178984                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016198                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016198                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000173                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008967                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008967                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008967                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008967                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 175883.846009                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 175883.846009                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82492.285714                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82492.285714                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 175069.215576                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 175069.215576                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 175069.215576                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 175069.215576                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu3.dcache.writebacks::total              120                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1097                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1097                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1108                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1108                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1108                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1108                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          494                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          497                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          497                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     79996692                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     79996692                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     80188992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     80188992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     80188992                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     80188992                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005029                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005029                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002777                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002777                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002777                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002777                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 161936.623482                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 161936.623482                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 161346.060362                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 161346.060362                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 161346.060362                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 161346.060362                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.841284                       # Cycle average of tags in use
system.cpu4.icache.total_refs               746983958                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1506016.044355                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.841284                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022182                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.794617                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       139346                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         139346                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       139346                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          139346                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       139346                       # number of overall hits
system.cpu4.icache.overall_hits::total         139346                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           25                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           25                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           25                       # number of overall misses
system.cpu4.icache.overall_misses::total           25                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     13523615                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     13523615                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     13523615                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     13523615                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     13523615                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     13523615                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       139371                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       139371                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       139371                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       139371                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       139371                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       139371                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000179                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000179                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000179                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000179                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 540944.600000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 540944.600000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 540944.600000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 540944.600000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 540944.600000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 540944.600000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      8500782                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      8500782                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      8500782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      8500782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      8500782                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      8500782                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 607198.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 607198.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 607198.714286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 607198.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 607198.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 607198.714286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   568                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117730700                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   824                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              142877.063107                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   171.809973                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    84.190027                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.671133                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.328867                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        96422                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          96422                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        81030                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         81030                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          192                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          192                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          186                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       177452                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          177452                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       177452                       # number of overall hits
system.cpu4.dcache.overall_hits::total         177452                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1966                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1966                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          132                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          132                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2098                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2098                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2098                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2098                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    431297070                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    431297070                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     66051654                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     66051654                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    497348724                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    497348724                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    497348724                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    497348724                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        98388                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        98388                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        81162                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        81162                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       179550                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       179550                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       179550                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       179550                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019982                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019982                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.001626                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001626                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011685                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011685                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011685                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011685                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 219377.960326                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 219377.960326                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 500391.318182                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 500391.318182                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 237058.495710                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 237058.495710                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 237058.495710                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 237058.495710                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      1024843                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 256210.750000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          246                       # number of writebacks
system.cpu4.dcache.writebacks::total              246                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1398                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1398                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          132                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1530                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1530                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1530                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1530                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          568                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          568                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          568                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          568                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          568                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          568                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     93982047                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     93982047                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     93982047                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     93982047                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     93982047                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     93982047                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005773                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005773                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003163                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003163                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003163                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003163                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 165461.350352                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 165461.350352                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 165461.350352                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 165461.350352                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 165461.350352                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 165461.350352                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               548.856343                       # Cycle average of tags in use
system.cpu5.icache.total_refs               643079906                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1164999.829710                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.764380                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.091963                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038084                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841494                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.879577                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       139684                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         139684                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       139684                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          139684                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       139684                       # number of overall hits
system.cpu5.icache.overall_hits::total         139684                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     33225438                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     33225438                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     33225438                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     33225438                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     33225438                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     33225438                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       139720                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       139720                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       139720                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       139720                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       139720                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       139720                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000258                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000258                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000258                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000258                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000258                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000258                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 922928.833333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 922928.833333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 922928.833333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 922928.833333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 922928.833333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 922928.833333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     25119614                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     25119614                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     25119614                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     25119614                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     25119614                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     25119614                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       966139                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total       966139                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst       966139                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total       966139                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst       966139                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total       966139                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   626                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               150623426                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   882                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              170774.859410                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   159.089095                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    96.910905                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.621442                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.378558                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       198262                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         198262                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        40017                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         40017                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           95                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           94                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       238279                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          238279                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       238279                       # number of overall hits
system.cpu5.dcache.overall_hits::total         238279                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2160                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2160                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           15                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2175                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2175                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2175                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2175                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    515939635                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    515939635                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1281981                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1281981                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    517221616                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    517221616                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    517221616                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    517221616                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       200422                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       200422                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        40032                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        40032                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       240454                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       240454                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       240454                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       240454                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010777                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010777                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000375                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.009045                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.009045                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.009045                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009045                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 238860.942130                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 238860.942130                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85465.400000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85465.400000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 237803.041839                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 237803.041839                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 237803.041839                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 237803.041839                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu5.dcache.writebacks::total               73                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1537                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1537                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1549                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1549                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1549                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1549                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          623                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          623                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          626                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          626                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          626                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          626                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    117795227                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    117795227                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    117987527                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    117987527                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    117987527                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    117987527                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003108                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003108                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002603                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002603                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002603                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002603                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 189077.410915                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 189077.410915                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 188478.477636                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 188478.477636                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 188478.477636                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 188478.477636                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               557.533155                       # Cycle average of tags in use
system.cpu6.icache.total_refs               765414068                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1371709.799283                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.533155                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023290                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.893483                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       133170                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         133170                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       133170                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          133170                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       133170                       # number of overall hits
system.cpu6.icache.overall_hits::total         133170                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           22                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           22                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           22                       # number of overall misses
system.cpu6.icache.overall_misses::total           22                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     11868133                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     11868133                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     11868133                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     11868133                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     11868133                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     11868133                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       133192                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       133192                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       133192                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       133192                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       133192                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       133192                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000165                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000165                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 539460.590909                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 539460.590909                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 539460.590909                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 539460.590909                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 539460.590909                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 539460.590909                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      8879027                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      8879027                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      8879027                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      8879027                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      8879027                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      8879027                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 591935.133333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 591935.133333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 591935.133333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 591935.133333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 591935.133333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 591935.133333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   882                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               287922105                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1138                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              253007.122144                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   102.031152                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   153.968848                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.398559                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.601441                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       342615                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         342615                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       186770                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        186770                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           93                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           90                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           90                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       529385                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          529385                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       529385                       # number of overall hits
system.cpu6.dcache.overall_hits::total         529385                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         3174                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3174                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3174                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3174                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3174                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3174                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    865974566                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    865974566                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    865974566                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    865974566                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    865974566                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    865974566                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       345789                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       345789                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       186770                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       186770                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       532559                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       532559                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       532559                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       532559                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009179                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009179                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005960                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005960                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005960                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005960                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 272833.826717                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 272833.826717                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 272833.826717                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 272833.826717                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 272833.826717                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 272833.826717                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          232                       # number of writebacks
system.cpu6.dcache.writebacks::total              232                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2292                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2292                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2292                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2292                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2292                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2292                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          882                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          882                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          882                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          882                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          882                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    218240593                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    218240593                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    218240593                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    218240593                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    218240593                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    218240593                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001656                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001656                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001656                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001656                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 247438.314059                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 247438.314059                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 247438.314059                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 247438.314059                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 247438.314059                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 247438.314059                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               468.262421                       # Cycle average of tags in use
system.cpu7.icache.total_refs               749871223                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1568768.248954                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.262421                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021254                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.750421                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       144748                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         144748                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       144748                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          144748                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       144748                       # number of overall hits
system.cpu7.icache.overall_hits::total         144748                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           31                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           31                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           31                       # number of overall misses
system.cpu7.icache.overall_misses::total           31                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     37906751                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     37906751                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     37906751                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     37906751                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     37906751                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     37906751                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       144779                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       144779                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       144779                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       144779                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       144779                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       144779                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000214                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000214                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000214                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000214                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000214                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000214                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1222798.419355                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1222798.419355                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1222798.419355                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1222798.419355                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1222798.419355                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1222798.419355                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           23                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           23                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           23                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     24667008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     24667008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     24667008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     24667008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     24667008                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     24667008                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1072478.608696                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1072478.608696                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1072478.608696                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1072478.608696                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1072478.608696                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1072478.608696                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   387                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               108881750                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   643                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              169333.981337                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   125.003724                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   130.996276                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.488296                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.511704                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       114372                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         114372                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        84002                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         84002                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          210                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          204                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       198374                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          198374                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       198374                       # number of overall hits
system.cpu7.dcache.overall_hits::total         198374                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          990                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          990                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1002                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1002                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1002                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1002                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    126070564                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    126070564                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1077203                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1077203                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    127147767                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    127147767                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    127147767                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    127147767                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       115362                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       115362                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        84014                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        84014                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       199376                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       199376                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       199376                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       199376                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008582                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008582                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000143                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005026                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005026                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005026                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005026                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 127344.004040                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 127344.004040                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 89766.916667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 89766.916667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 126893.979042                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 126893.979042                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 126893.979042                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 126893.979042                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu7.dcache.writebacks::total              103                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          606                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          615                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          615                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          615                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          615                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          384                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          387                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          387                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     48712687                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     48712687                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       208337                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       208337                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     48921024                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     48921024                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     48921024                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     48921024                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003329                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003329                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001941                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001941                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001941                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001941                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 126855.955729                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 126855.955729                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69445.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69445.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 126410.914729                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 126410.914729                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 126410.914729                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 126410.914729                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
