/* Generated by Yosys 0.27+30 (git sha1 101075611, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os) */

module top(phase_map_out, detector_in);
  wire _0_;
  wire _1_;
  input [1:0] detector_in;
  wire [1:0] detector_in;
  output [1:0] phase_map_out;
  wire [1:0] phase_map_out;
  sky130_fd_sc_hd__buf_1 _2_ (
    .A(detector_in[1]),
    .X(_0_)
  );
  sky130_fd_sc_hd__buf_1 _3_ (
    .A(_0_),
    .X(phase_map_out[0])
  );
  sky130_fd_sc_hd__or2_2 _4_ (
    .A(detector_in[0]),
    .B(detector_in[1]),
    .X(_1_)
  );
  sky130_fd_sc_hd__buf_1 _5_ (
    .A(_1_),
    .X(phase_map_out[1])
  );
endmodule
