
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003014  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00403014  00403014  00013014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000e0c  20400000  0040301c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000b0  20400e0c  00403e28  00020e0c  2**2
                  ALLOC
  4 .stack        00002004  20400ebc  00403ed8  00020e0c  2**0
                  ALLOC
  5 .heap         00000200  20402ec0  00405edc  00020e0c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020e0c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020e3a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000ad6a  00000000  00000000  00020e93  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001510  00000000  00000000  0002bbfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000034e2  00000000  00000000  0002d10d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000608  00000000  00000000  000305ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000578  00000000  00000000  00030bf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001c24f  00000000  00000000  0003116f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006bcd  00000000  00000000  0004d3be  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000894d0  00000000  00000000  00053f8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001cc8  00000000  00000000  000dd45c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c0 2e 40 20 39 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@ 9.@...@...@.
  400010:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e9 0c 40 00 e9 0c 40 00 00 00 00 00 e9 0c 40 00     ..@...@.......@.
  40003c:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  40004c:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  40005c:	e9 0c 40 00 e9 0c 40 00 00 00 00 00 f1 07 40 00     ..@...@.......@.
  40006c:	09 08 40 00 21 08 40 00 e9 0c 40 00 e9 0c 40 00     ..@.!.@...@...@.
  40007c:	e9 0c 40 00 39 08 40 00 51 08 40 00 e9 0c 40 00     ..@.9.@.Q.@...@.
  40008c:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  40009c:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  4000ac:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  4000bc:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  4000cc:	e9 0c 40 00 00 00 00 00 e9 0c 40 00 00 00 00 00     ..@.......@.....
  4000dc:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  4000ec:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  4000fc:	e9 0c 40 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ..@...@...@...@.
  40010c:	e9 0c 40 00 e9 0c 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 e9 0c 40 00 e9 0c 40 00 e9 0c 40 00     ......@...@...@.
  40012c:	e9 0c 40 00 e9 0c 40 00 00 00 00 00 e9 0c 40 00     ..@...@.......@.
  40013c:	e9 0c 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400e0c 	.word	0x20400e0c
  40015c:	00000000 	.word	0x00000000
  400160:	0040301c 	.word	0x0040301c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040301c 	.word	0x0040301c
  4001a0:	20400e10 	.word	0x20400e10
  4001a4:	0040301c 	.word	0x0040301c
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400969 	.word	0x00400969
  40022c:	004009d5 	.word	0x004009d5
  400230:	00400a45 	.word	0x00400a45

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	004009a1 	.word	0x004009a1
  4002a0:	00400abd 	.word	0x00400abd

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400ad9 	.word	0x00400ad9
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400af5 	.word	0x00400af5
  400418:	00400b11 	.word	0x00400b11

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00400e59 	.word	0x00400e59
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400869 	.word	0x00400869
  40051c:	004008e5 	.word	0x004008e5
  400520:	00400cf1 	.word	0x00400cf1
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  400554:	b480      	push	{r7}
  400556:	b085      	sub	sp, #20
  400558:	af00      	add	r7, sp, #0
  40055a:	60f8      	str	r0, [r7, #12]
  40055c:	60b9      	str	r1, [r7, #8]
  40055e:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400560:	68fb      	ldr	r3, [r7, #12]
  400562:	68ba      	ldr	r2, [r7, #8]
  400564:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400568:	687b      	ldr	r3, [r7, #4]
  40056a:	005b      	lsls	r3, r3, #1
  40056c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400570:	fbb2 f3f3 	udiv	r3, r2, r3
  400574:	3b01      	subs	r3, #1
  400576:	f3c3 020d 	ubfx	r2, r3, #0, #14
  40057a:	68fb      	ldr	r3, [r7, #12]
  40057c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  400580:	bf00      	nop
  400582:	3714      	adds	r7, #20
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b083      	sub	sp, #12
  400590:	af00      	add	r7, sp, #0
  400592:	6078      	str	r0, [r7, #4]
  400594:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400596:	687b      	ldr	r3, [r7, #4]
  400598:	683a      	ldr	r2, [r7, #0]
  40059a:	631a      	str	r2, [r3, #48]	; 0x30
}
  40059c:	bf00      	nop
  40059e:	370c      	adds	r7, #12
  4005a0:	46bd      	mov	sp, r7
  4005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005a6:	4770      	bx	lr

004005a8 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  4005a8:	b480      	push	{r7}
  4005aa:	b083      	sub	sp, #12
  4005ac:	af00      	add	r7, sp, #0
  4005ae:	6078      	str	r0, [r7, #4]
  4005b0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  4005b2:	687b      	ldr	r3, [r7, #4]
  4005b4:	683a      	ldr	r2, [r7, #0]
  4005b6:	635a      	str	r2, [r3, #52]	; 0x34
}
  4005b8:	bf00      	nop
  4005ba:	370c      	adds	r7, #12
  4005bc:	46bd      	mov	sp, r7
  4005be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005c2:	4770      	bx	lr

004005c4 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4005c4:	b480      	push	{r7}
  4005c6:	b087      	sub	sp, #28
  4005c8:	af00      	add	r7, sp, #0
  4005ca:	60f8      	str	r0, [r7, #12]
  4005cc:	60b9      	str	r1, [r7, #8]
  4005ce:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  4005d0:	68bb      	ldr	r3, [r7, #8]
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d003      	beq.n	4005e0 <pio_get+0x1c>
  4005d8:	68bb      	ldr	r3, [r7, #8]
  4005da:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005de:	d103      	bne.n	4005e8 <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4005e4:	617b      	str	r3, [r7, #20]
  4005e6:	e002      	b.n	4005ee <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  4005e8:	68fb      	ldr	r3, [r7, #12]
  4005ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4005ec:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  4005ee:	697a      	ldr	r2, [r7, #20]
  4005f0:	687b      	ldr	r3, [r7, #4]
  4005f2:	4013      	ands	r3, r2
  4005f4:	2b00      	cmp	r3, #0
  4005f6:	d101      	bne.n	4005fc <pio_get+0x38>
		return 0;
  4005f8:	2300      	movs	r3, #0
  4005fa:	e000      	b.n	4005fe <pio_get+0x3a>
	} else {
		return 1;
  4005fc:	2301      	movs	r3, #1
	}
}
  4005fe:	4618      	mov	r0, r3
  400600:	371c      	adds	r7, #28
  400602:	46bd      	mov	sp, r7
  400604:	f85d 7b04 	ldr.w	r7, [sp], #4
  400608:	4770      	bx	lr
	...

0040060c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40060c:	b580      	push	{r7, lr}
  40060e:	b084      	sub	sp, #16
  400610:	af00      	add	r7, sp, #0
  400612:	60f8      	str	r0, [r7, #12]
  400614:	60b9      	str	r1, [r7, #8]
  400616:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400618:	68b9      	ldr	r1, [r7, #8]
  40061a:	68f8      	ldr	r0, [r7, #12]
  40061c:	4b19      	ldr	r3, [pc, #100]	; (400684 <pio_set_input+0x78>)
  40061e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400620:	687b      	ldr	r3, [r7, #4]
  400622:	f003 0301 	and.w	r3, r3, #1
  400626:	461a      	mov	r2, r3
  400628:	68b9      	ldr	r1, [r7, #8]
  40062a:	68f8      	ldr	r0, [r7, #12]
  40062c:	4b16      	ldr	r3, [pc, #88]	; (400688 <pio_set_input+0x7c>)
  40062e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400630:	687b      	ldr	r3, [r7, #4]
  400632:	f003 030a 	and.w	r3, r3, #10
  400636:	2b00      	cmp	r3, #0
  400638:	d003      	beq.n	400642 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40063a:	68fb      	ldr	r3, [r7, #12]
  40063c:	68ba      	ldr	r2, [r7, #8]
  40063e:	621a      	str	r2, [r3, #32]
  400640:	e002      	b.n	400648 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	68ba      	ldr	r2, [r7, #8]
  400646:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400648:	687b      	ldr	r3, [r7, #4]
  40064a:	f003 0302 	and.w	r3, r3, #2
  40064e:	2b00      	cmp	r3, #0
  400650:	d004      	beq.n	40065c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400652:	68fb      	ldr	r3, [r7, #12]
  400654:	68ba      	ldr	r2, [r7, #8]
  400656:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40065a:	e008      	b.n	40066e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40065c:	687b      	ldr	r3, [r7, #4]
  40065e:	f003 0308 	and.w	r3, r3, #8
  400662:	2b00      	cmp	r3, #0
  400664:	d003      	beq.n	40066e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	68ba      	ldr	r2, [r7, #8]
  40066a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40066e:	68fb      	ldr	r3, [r7, #12]
  400670:	68ba      	ldr	r2, [r7, #8]
  400672:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400674:	68fb      	ldr	r3, [r7, #12]
  400676:	68ba      	ldr	r2, [r7, #8]
  400678:	601a      	str	r2, [r3, #0]
}
  40067a:	bf00      	nop
  40067c:	3710      	adds	r7, #16
  40067e:	46bd      	mov	sp, r7
  400680:	bd80      	pop	{r7, pc}
  400682:	bf00      	nop
  400684:	004006f1 	.word	0x004006f1
  400688:	00400529 	.word	0x00400529

0040068c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40068c:	b580      	push	{r7, lr}
  40068e:	b084      	sub	sp, #16
  400690:	af00      	add	r7, sp, #0
  400692:	60f8      	str	r0, [r7, #12]
  400694:	60b9      	str	r1, [r7, #8]
  400696:	607a      	str	r2, [r7, #4]
  400698:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40069a:	68b9      	ldr	r1, [r7, #8]
  40069c:	68f8      	ldr	r0, [r7, #12]
  40069e:	4b12      	ldr	r3, [pc, #72]	; (4006e8 <pio_set_output+0x5c>)
  4006a0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4006a2:	69ba      	ldr	r2, [r7, #24]
  4006a4:	68b9      	ldr	r1, [r7, #8]
  4006a6:	68f8      	ldr	r0, [r7, #12]
  4006a8:	4b10      	ldr	r3, [pc, #64]	; (4006ec <pio_set_output+0x60>)
  4006aa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4006ac:	683b      	ldr	r3, [r7, #0]
  4006ae:	2b00      	cmp	r3, #0
  4006b0:	d003      	beq.n	4006ba <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4006b2:	68fb      	ldr	r3, [r7, #12]
  4006b4:	68ba      	ldr	r2, [r7, #8]
  4006b6:	651a      	str	r2, [r3, #80]	; 0x50
  4006b8:	e002      	b.n	4006c0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	68ba      	ldr	r2, [r7, #8]
  4006be:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4006c0:	687b      	ldr	r3, [r7, #4]
  4006c2:	2b00      	cmp	r3, #0
  4006c4:	d003      	beq.n	4006ce <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4006c6:	68fb      	ldr	r3, [r7, #12]
  4006c8:	68ba      	ldr	r2, [r7, #8]
  4006ca:	631a      	str	r2, [r3, #48]	; 0x30
  4006cc:	e002      	b.n	4006d4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	68ba      	ldr	r2, [r7, #8]
  4006d2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4006d4:	68fb      	ldr	r3, [r7, #12]
  4006d6:	68ba      	ldr	r2, [r7, #8]
  4006d8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4006da:	68fb      	ldr	r3, [r7, #12]
  4006dc:	68ba      	ldr	r2, [r7, #8]
  4006de:	601a      	str	r2, [r3, #0]
}
  4006e0:	bf00      	nop
  4006e2:	3710      	adds	r7, #16
  4006e4:	46bd      	mov	sp, r7
  4006e6:	bd80      	pop	{r7, pc}
  4006e8:	004006f1 	.word	0x004006f1
  4006ec:	00400529 	.word	0x00400529

004006f0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4006f0:	b480      	push	{r7}
  4006f2:	b083      	sub	sp, #12
  4006f4:	af00      	add	r7, sp, #0
  4006f6:	6078      	str	r0, [r7, #4]
  4006f8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4006fa:	687b      	ldr	r3, [r7, #4]
  4006fc:	683a      	ldr	r2, [r7, #0]
  4006fe:	645a      	str	r2, [r3, #68]	; 0x44
}
  400700:	bf00      	nop
  400702:	370c      	adds	r7, #12
  400704:	46bd      	mov	sp, r7
  400706:	f85d 7b04 	ldr.w	r7, [sp], #4
  40070a:	4770      	bx	lr

0040070c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40070c:	b480      	push	{r7}
  40070e:	b083      	sub	sp, #12
  400710:	af00      	add	r7, sp, #0
  400712:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400714:	687b      	ldr	r3, [r7, #4]
  400716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400718:	4618      	mov	r0, r3
  40071a:	370c      	adds	r7, #12
  40071c:	46bd      	mov	sp, r7
  40071e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400722:	4770      	bx	lr

00400724 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400724:	b480      	push	{r7}
  400726:	b083      	sub	sp, #12
  400728:	af00      	add	r7, sp, #0
  40072a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40072c:	687b      	ldr	r3, [r7, #4]
  40072e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400730:	4618      	mov	r0, r3
  400732:	370c      	adds	r7, #12
  400734:	46bd      	mov	sp, r7
  400736:	f85d 7b04 	ldr.w	r7, [sp], #4
  40073a:	4770      	bx	lr

0040073c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40073c:	b580      	push	{r7, lr}
  40073e:	b084      	sub	sp, #16
  400740:	af00      	add	r7, sp, #0
  400742:	6078      	str	r0, [r7, #4]
  400744:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400746:	6878      	ldr	r0, [r7, #4]
  400748:	4b26      	ldr	r3, [pc, #152]	; (4007e4 <pio_handler_process+0xa8>)
  40074a:	4798      	blx	r3
  40074c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40074e:	6878      	ldr	r0, [r7, #4]
  400750:	4b25      	ldr	r3, [pc, #148]	; (4007e8 <pio_handler_process+0xac>)
  400752:	4798      	blx	r3
  400754:	4602      	mov	r2, r0
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	4013      	ands	r3, r2
  40075a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40075c:	68fb      	ldr	r3, [r7, #12]
  40075e:	2b00      	cmp	r3, #0
  400760:	d03c      	beq.n	4007dc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400762:	2300      	movs	r3, #0
  400764:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400766:	e034      	b.n	4007d2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400768:	4a20      	ldr	r2, [pc, #128]	; (4007ec <pio_handler_process+0xb0>)
  40076a:	68bb      	ldr	r3, [r7, #8]
  40076c:	011b      	lsls	r3, r3, #4
  40076e:	4413      	add	r3, r2
  400770:	681a      	ldr	r2, [r3, #0]
  400772:	683b      	ldr	r3, [r7, #0]
  400774:	429a      	cmp	r2, r3
  400776:	d126      	bne.n	4007c6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400778:	4a1c      	ldr	r2, [pc, #112]	; (4007ec <pio_handler_process+0xb0>)
  40077a:	68bb      	ldr	r3, [r7, #8]
  40077c:	011b      	lsls	r3, r3, #4
  40077e:	4413      	add	r3, r2
  400780:	3304      	adds	r3, #4
  400782:	681a      	ldr	r2, [r3, #0]
  400784:	68fb      	ldr	r3, [r7, #12]
  400786:	4013      	ands	r3, r2
  400788:	2b00      	cmp	r3, #0
  40078a:	d01c      	beq.n	4007c6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40078c:	4a17      	ldr	r2, [pc, #92]	; (4007ec <pio_handler_process+0xb0>)
  40078e:	68bb      	ldr	r3, [r7, #8]
  400790:	011b      	lsls	r3, r3, #4
  400792:	4413      	add	r3, r2
  400794:	330c      	adds	r3, #12
  400796:	681b      	ldr	r3, [r3, #0]
  400798:	4914      	ldr	r1, [pc, #80]	; (4007ec <pio_handler_process+0xb0>)
  40079a:	68ba      	ldr	r2, [r7, #8]
  40079c:	0112      	lsls	r2, r2, #4
  40079e:	440a      	add	r2, r1
  4007a0:	6810      	ldr	r0, [r2, #0]
  4007a2:	4912      	ldr	r1, [pc, #72]	; (4007ec <pio_handler_process+0xb0>)
  4007a4:	68ba      	ldr	r2, [r7, #8]
  4007a6:	0112      	lsls	r2, r2, #4
  4007a8:	440a      	add	r2, r1
  4007aa:	3204      	adds	r2, #4
  4007ac:	6812      	ldr	r2, [r2, #0]
  4007ae:	4611      	mov	r1, r2
  4007b0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4007b2:	4a0e      	ldr	r2, [pc, #56]	; (4007ec <pio_handler_process+0xb0>)
  4007b4:	68bb      	ldr	r3, [r7, #8]
  4007b6:	011b      	lsls	r3, r3, #4
  4007b8:	4413      	add	r3, r2
  4007ba:	3304      	adds	r3, #4
  4007bc:	681b      	ldr	r3, [r3, #0]
  4007be:	43db      	mvns	r3, r3
  4007c0:	68fa      	ldr	r2, [r7, #12]
  4007c2:	4013      	ands	r3, r2
  4007c4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4007c6:	68bb      	ldr	r3, [r7, #8]
  4007c8:	3301      	adds	r3, #1
  4007ca:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4007cc:	68bb      	ldr	r3, [r7, #8]
  4007ce:	2b06      	cmp	r3, #6
  4007d0:	d803      	bhi.n	4007da <pio_handler_process+0x9e>
		while (status != 0) {
  4007d2:	68fb      	ldr	r3, [r7, #12]
  4007d4:	2b00      	cmp	r3, #0
  4007d6:	d1c7      	bne.n	400768 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4007d8:	e000      	b.n	4007dc <pio_handler_process+0xa0>
				break;
  4007da:	bf00      	nop
}
  4007dc:	bf00      	nop
  4007de:	3710      	adds	r7, #16
  4007e0:	46bd      	mov	sp, r7
  4007e2:	bd80      	pop	{r7, pc}
  4007e4:	0040070d 	.word	0x0040070d
  4007e8:	00400725 	.word	0x00400725
  4007ec:	20400e28 	.word	0x20400e28

004007f0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4007f0:	b580      	push	{r7, lr}
  4007f2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4007f4:	210a      	movs	r1, #10
  4007f6:	4802      	ldr	r0, [pc, #8]	; (400800 <PIOA_Handler+0x10>)
  4007f8:	4b02      	ldr	r3, [pc, #8]	; (400804 <PIOA_Handler+0x14>)
  4007fa:	4798      	blx	r3
}
  4007fc:	bf00      	nop
  4007fe:	bd80      	pop	{r7, pc}
  400800:	400e0e00 	.word	0x400e0e00
  400804:	0040073d 	.word	0x0040073d

00400808 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400808:	b580      	push	{r7, lr}
  40080a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  40080c:	210b      	movs	r1, #11
  40080e:	4802      	ldr	r0, [pc, #8]	; (400818 <PIOB_Handler+0x10>)
  400810:	4b02      	ldr	r3, [pc, #8]	; (40081c <PIOB_Handler+0x14>)
  400812:	4798      	blx	r3
}
  400814:	bf00      	nop
  400816:	bd80      	pop	{r7, pc}
  400818:	400e1000 	.word	0x400e1000
  40081c:	0040073d 	.word	0x0040073d

00400820 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400820:	b580      	push	{r7, lr}
  400822:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400824:	210c      	movs	r1, #12
  400826:	4802      	ldr	r0, [pc, #8]	; (400830 <PIOC_Handler+0x10>)
  400828:	4b02      	ldr	r3, [pc, #8]	; (400834 <PIOC_Handler+0x14>)
  40082a:	4798      	blx	r3
}
  40082c:	bf00      	nop
  40082e:	bd80      	pop	{r7, pc}
  400830:	400e1200 	.word	0x400e1200
  400834:	0040073d 	.word	0x0040073d

00400838 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400838:	b580      	push	{r7, lr}
  40083a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  40083c:	2110      	movs	r1, #16
  40083e:	4802      	ldr	r0, [pc, #8]	; (400848 <PIOD_Handler+0x10>)
  400840:	4b02      	ldr	r3, [pc, #8]	; (40084c <PIOD_Handler+0x14>)
  400842:	4798      	blx	r3
}
  400844:	bf00      	nop
  400846:	bd80      	pop	{r7, pc}
  400848:	400e1400 	.word	0x400e1400
  40084c:	0040073d 	.word	0x0040073d

00400850 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400850:	b580      	push	{r7, lr}
  400852:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400854:	2111      	movs	r1, #17
  400856:	4802      	ldr	r0, [pc, #8]	; (400860 <PIOE_Handler+0x10>)
  400858:	4b02      	ldr	r3, [pc, #8]	; (400864 <PIOE_Handler+0x14>)
  40085a:	4798      	blx	r3
}
  40085c:	bf00      	nop
  40085e:	bd80      	pop	{r7, pc}
  400860:	400e1600 	.word	0x400e1600
  400864:	0040073d 	.word	0x0040073d

00400868 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400868:	b480      	push	{r7}
  40086a:	b083      	sub	sp, #12
  40086c:	af00      	add	r7, sp, #0
  40086e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400870:	687b      	ldr	r3, [r7, #4]
  400872:	3b01      	subs	r3, #1
  400874:	2b03      	cmp	r3, #3
  400876:	d81a      	bhi.n	4008ae <pmc_mck_set_division+0x46>
  400878:	a201      	add	r2, pc, #4	; (adr r2, 400880 <pmc_mck_set_division+0x18>)
  40087a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40087e:	bf00      	nop
  400880:	00400891 	.word	0x00400891
  400884:	00400897 	.word	0x00400897
  400888:	0040089f 	.word	0x0040089f
  40088c:	004008a7 	.word	0x004008a7
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400890:	2300      	movs	r3, #0
  400892:	607b      	str	r3, [r7, #4]
			break;
  400894:	e00e      	b.n	4008b4 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400896:	f44f 7380 	mov.w	r3, #256	; 0x100
  40089a:	607b      	str	r3, [r7, #4]
			break;
  40089c:	e00a      	b.n	4008b4 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40089e:	f44f 7340 	mov.w	r3, #768	; 0x300
  4008a2:	607b      	str	r3, [r7, #4]
			break;
  4008a4:	e006      	b.n	4008b4 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4008a6:	f44f 7300 	mov.w	r3, #512	; 0x200
  4008aa:	607b      	str	r3, [r7, #4]
			break;
  4008ac:	e002      	b.n	4008b4 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4008ae:	2300      	movs	r3, #0
  4008b0:	607b      	str	r3, [r7, #4]
			break;
  4008b2:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4008b4:	490a      	ldr	r1, [pc, #40]	; (4008e0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4008b6:	4b0a      	ldr	r3, [pc, #40]	; (4008e0 <pmc_mck_set_division+0x78>)
  4008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4008be:	687b      	ldr	r3, [r7, #4]
  4008c0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4008c2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4008c4:	bf00      	nop
  4008c6:	4b06      	ldr	r3, [pc, #24]	; (4008e0 <pmc_mck_set_division+0x78>)
  4008c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4008ca:	f003 0308 	and.w	r3, r3, #8
  4008ce:	2b00      	cmp	r3, #0
  4008d0:	d0f9      	beq.n	4008c6 <pmc_mck_set_division+0x5e>
}
  4008d2:	bf00      	nop
  4008d4:	370c      	adds	r7, #12
  4008d6:	46bd      	mov	sp, r7
  4008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008dc:	4770      	bx	lr
  4008de:	bf00      	nop
  4008e0:	400e0600 	.word	0x400e0600

004008e4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4008e4:	b480      	push	{r7}
  4008e6:	b085      	sub	sp, #20
  4008e8:	af00      	add	r7, sp, #0
  4008ea:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4008ec:	491d      	ldr	r1, [pc, #116]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  4008ee:	4b1d      	ldr	r3, [pc, #116]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  4008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4008f6:	687b      	ldr	r3, [r7, #4]
  4008f8:	4313      	orrs	r3, r2
  4008fa:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400900:	60fb      	str	r3, [r7, #12]
  400902:	e007      	b.n	400914 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400904:	68fb      	ldr	r3, [r7, #12]
  400906:	2b00      	cmp	r3, #0
  400908:	d101      	bne.n	40090e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40090a:	2301      	movs	r3, #1
  40090c:	e023      	b.n	400956 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40090e:	68fb      	ldr	r3, [r7, #12]
  400910:	3b01      	subs	r3, #1
  400912:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400914:	4b13      	ldr	r3, [pc, #76]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  400916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400918:	f003 0308 	and.w	r3, r3, #8
  40091c:	2b00      	cmp	r3, #0
  40091e:	d0f1      	beq.n	400904 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400920:	4a10      	ldr	r2, [pc, #64]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  400922:	4b10      	ldr	r3, [pc, #64]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  400924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400926:	f023 0303 	bic.w	r3, r3, #3
  40092a:	f043 0302 	orr.w	r3, r3, #2
  40092e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400930:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400934:	60fb      	str	r3, [r7, #12]
  400936:	e007      	b.n	400948 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400938:	68fb      	ldr	r3, [r7, #12]
  40093a:	2b00      	cmp	r3, #0
  40093c:	d101      	bne.n	400942 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40093e:	2301      	movs	r3, #1
  400940:	e009      	b.n	400956 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400942:	68fb      	ldr	r3, [r7, #12]
  400944:	3b01      	subs	r3, #1
  400946:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400948:	4b06      	ldr	r3, [pc, #24]	; (400964 <pmc_switch_mck_to_pllack+0x80>)
  40094a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40094c:	f003 0308 	and.w	r3, r3, #8
  400950:	2b00      	cmp	r3, #0
  400952:	d0f1      	beq.n	400938 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400954:	2300      	movs	r3, #0
}
  400956:	4618      	mov	r0, r3
  400958:	3714      	adds	r7, #20
  40095a:	46bd      	mov	sp, r7
  40095c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400960:	4770      	bx	lr
  400962:	bf00      	nop
  400964:	400e0600 	.word	0x400e0600

00400968 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400968:	b480      	push	{r7}
  40096a:	b083      	sub	sp, #12
  40096c:	af00      	add	r7, sp, #0
  40096e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400970:	687b      	ldr	r3, [r7, #4]
  400972:	2b01      	cmp	r3, #1
  400974:	d105      	bne.n	400982 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400976:	4907      	ldr	r1, [pc, #28]	; (400994 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400978:	4b06      	ldr	r3, [pc, #24]	; (400994 <pmc_switch_sclk_to_32kxtal+0x2c>)
  40097a:	689a      	ldr	r2, [r3, #8]
  40097c:	4b06      	ldr	r3, [pc, #24]	; (400998 <pmc_switch_sclk_to_32kxtal+0x30>)
  40097e:	4313      	orrs	r3, r2
  400980:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400982:	4b04      	ldr	r3, [pc, #16]	; (400994 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400984:	4a05      	ldr	r2, [pc, #20]	; (40099c <pmc_switch_sclk_to_32kxtal+0x34>)
  400986:	601a      	str	r2, [r3, #0]
}
  400988:	bf00      	nop
  40098a:	370c      	adds	r7, #12
  40098c:	46bd      	mov	sp, r7
  40098e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400992:	4770      	bx	lr
  400994:	400e1810 	.word	0x400e1810
  400998:	a5100000 	.word	0xa5100000
  40099c:	a5000008 	.word	0xa5000008

004009a0 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4009a0:	b480      	push	{r7}
  4009a2:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4009a4:	4b09      	ldr	r3, [pc, #36]	; (4009cc <pmc_osc_is_ready_32kxtal+0x2c>)
  4009a6:	695b      	ldr	r3, [r3, #20]
  4009a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4009ac:	2b00      	cmp	r3, #0
  4009ae:	d007      	beq.n	4009c0 <pmc_osc_is_ready_32kxtal+0x20>
  4009b0:	4b07      	ldr	r3, [pc, #28]	; (4009d0 <pmc_osc_is_ready_32kxtal+0x30>)
  4009b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4009b8:	2b00      	cmp	r3, #0
  4009ba:	d001      	beq.n	4009c0 <pmc_osc_is_ready_32kxtal+0x20>
  4009bc:	2301      	movs	r3, #1
  4009be:	e000      	b.n	4009c2 <pmc_osc_is_ready_32kxtal+0x22>
  4009c0:	2300      	movs	r3, #0
}
  4009c2:	4618      	mov	r0, r3
  4009c4:	46bd      	mov	sp, r7
  4009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009ca:	4770      	bx	lr
  4009cc:	400e1810 	.word	0x400e1810
  4009d0:	400e0600 	.word	0x400e0600

004009d4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4009d4:	b480      	push	{r7}
  4009d6:	b083      	sub	sp, #12
  4009d8:	af00      	add	r7, sp, #0
  4009da:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4009dc:	4915      	ldr	r1, [pc, #84]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  4009de:	4b15      	ldr	r3, [pc, #84]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  4009e0:	6a1a      	ldr	r2, [r3, #32]
  4009e2:	4b15      	ldr	r3, [pc, #84]	; (400a38 <pmc_switch_mainck_to_fastrc+0x64>)
  4009e4:	4313      	orrs	r3, r2
  4009e6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4009e8:	bf00      	nop
  4009ea:	4b12      	ldr	r3, [pc, #72]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  4009ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4009f2:	2b00      	cmp	r3, #0
  4009f4:	d0f9      	beq.n	4009ea <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4009f6:	490f      	ldr	r1, [pc, #60]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  4009f8:	4b0e      	ldr	r3, [pc, #56]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  4009fa:	6a1a      	ldr	r2, [r3, #32]
  4009fc:	4b0f      	ldr	r3, [pc, #60]	; (400a3c <pmc_switch_mainck_to_fastrc+0x68>)
  4009fe:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400a00:	687a      	ldr	r2, [r7, #4]
  400a02:	4313      	orrs	r3, r2
  400a04:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400a08:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400a0a:	bf00      	nop
  400a0c:	4b09      	ldr	r3, [pc, #36]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  400a0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400a14:	2b00      	cmp	r3, #0
  400a16:	d0f9      	beq.n	400a0c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400a18:	4906      	ldr	r1, [pc, #24]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  400a1a:	4b06      	ldr	r3, [pc, #24]	; (400a34 <pmc_switch_mainck_to_fastrc+0x60>)
  400a1c:	6a1a      	ldr	r2, [r3, #32]
  400a1e:	4b08      	ldr	r3, [pc, #32]	; (400a40 <pmc_switch_mainck_to_fastrc+0x6c>)
  400a20:	4013      	ands	r3, r2
  400a22:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400a26:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400a28:	bf00      	nop
  400a2a:	370c      	adds	r7, #12
  400a2c:	46bd      	mov	sp, r7
  400a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a32:	4770      	bx	lr
  400a34:	400e0600 	.word	0x400e0600
  400a38:	00370008 	.word	0x00370008
  400a3c:	ffc8ff8f 	.word	0xffc8ff8f
  400a40:	fec8ffff 	.word	0xfec8ffff

00400a44 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400a44:	b480      	push	{r7}
  400a46:	b083      	sub	sp, #12
  400a48:	af00      	add	r7, sp, #0
  400a4a:	6078      	str	r0, [r7, #4]
  400a4c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400a4e:	687b      	ldr	r3, [r7, #4]
  400a50:	2b00      	cmp	r3, #0
  400a52:	d008      	beq.n	400a66 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a54:	4913      	ldr	r1, [pc, #76]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a56:	4b13      	ldr	r3, [pc, #76]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a58:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400a5a:	4a13      	ldr	r2, [pc, #76]	; (400aa8 <pmc_switch_mainck_to_xtal+0x64>)
  400a5c:	401a      	ands	r2, r3
  400a5e:	4b13      	ldr	r3, [pc, #76]	; (400aac <pmc_switch_mainck_to_xtal+0x68>)
  400a60:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a62:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400a64:	e018      	b.n	400a98 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a66:	490f      	ldr	r1, [pc, #60]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a68:	4b0e      	ldr	r3, [pc, #56]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a6a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400a6c:	4b10      	ldr	r3, [pc, #64]	; (400ab0 <pmc_switch_mainck_to_xtal+0x6c>)
  400a6e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400a70:	683a      	ldr	r2, [r7, #0]
  400a72:	0212      	lsls	r2, r2, #8
  400a74:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400a76:	431a      	orrs	r2, r3
  400a78:	4b0e      	ldr	r3, [pc, #56]	; (400ab4 <pmc_switch_mainck_to_xtal+0x70>)
  400a7a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a7c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400a7e:	bf00      	nop
  400a80:	4b08      	ldr	r3, [pc, #32]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a84:	f003 0301 	and.w	r3, r3, #1
  400a88:	2b00      	cmp	r3, #0
  400a8a:	d0f9      	beq.n	400a80 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400a8c:	4905      	ldr	r1, [pc, #20]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a8e:	4b05      	ldr	r3, [pc, #20]	; (400aa4 <pmc_switch_mainck_to_xtal+0x60>)
  400a90:	6a1a      	ldr	r2, [r3, #32]
  400a92:	4b09      	ldr	r3, [pc, #36]	; (400ab8 <pmc_switch_mainck_to_xtal+0x74>)
  400a94:	4313      	orrs	r3, r2
  400a96:	620b      	str	r3, [r1, #32]
}
  400a98:	bf00      	nop
  400a9a:	370c      	adds	r7, #12
  400a9c:	46bd      	mov	sp, r7
  400a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aa2:	4770      	bx	lr
  400aa4:	400e0600 	.word	0x400e0600
  400aa8:	fec8fffc 	.word	0xfec8fffc
  400aac:	01370002 	.word	0x01370002
  400ab0:	ffc8fffc 	.word	0xffc8fffc
  400ab4:	00370001 	.word	0x00370001
  400ab8:	01370000 	.word	0x01370000

00400abc <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400abc:	b480      	push	{r7}
  400abe:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ac0:	4b04      	ldr	r3, [pc, #16]	; (400ad4 <pmc_osc_is_ready_mainck+0x18>)
  400ac2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ac4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400ac8:	4618      	mov	r0, r3
  400aca:	46bd      	mov	sp, r7
  400acc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ad0:	4770      	bx	lr
  400ad2:	bf00      	nop
  400ad4:	400e0600 	.word	0x400e0600

00400ad8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400ad8:	b480      	push	{r7}
  400ada:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400adc:	4b04      	ldr	r3, [pc, #16]	; (400af0 <pmc_disable_pllack+0x18>)
  400ade:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400ae2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400ae4:	bf00      	nop
  400ae6:	46bd      	mov	sp, r7
  400ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aec:	4770      	bx	lr
  400aee:	bf00      	nop
  400af0:	400e0600 	.word	0x400e0600

00400af4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400af4:	b480      	push	{r7}
  400af6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400af8:	4b04      	ldr	r3, [pc, #16]	; (400b0c <pmc_is_locked_pllack+0x18>)
  400afa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400afc:	f003 0302 	and.w	r3, r3, #2
}
  400b00:	4618      	mov	r0, r3
  400b02:	46bd      	mov	sp, r7
  400b04:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b08:	4770      	bx	lr
  400b0a:	bf00      	nop
  400b0c:	400e0600 	.word	0x400e0600

00400b10 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400b10:	b480      	push	{r7}
  400b12:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400b14:	4b04      	ldr	r3, [pc, #16]	; (400b28 <pmc_is_locked_upll+0x18>)
  400b16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400b1c:	4618      	mov	r0, r3
  400b1e:	46bd      	mov	sp, r7
  400b20:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b24:	4770      	bx	lr
  400b26:	bf00      	nop
  400b28:	400e0600 	.word	0x400e0600

00400b2c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400b2c:	b480      	push	{r7}
  400b2e:	b083      	sub	sp, #12
  400b30:	af00      	add	r7, sp, #0
  400b32:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400b34:	687b      	ldr	r3, [r7, #4]
  400b36:	2b3f      	cmp	r3, #63	; 0x3f
  400b38:	d901      	bls.n	400b3e <pmc_enable_periph_clk+0x12>
		return 1;
  400b3a:	2301      	movs	r3, #1
  400b3c:	e02f      	b.n	400b9e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400b3e:	687b      	ldr	r3, [r7, #4]
  400b40:	2b1f      	cmp	r3, #31
  400b42:	d813      	bhi.n	400b6c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400b44:	4b19      	ldr	r3, [pc, #100]	; (400bac <pmc_enable_periph_clk+0x80>)
  400b46:	699a      	ldr	r2, [r3, #24]
  400b48:	2101      	movs	r1, #1
  400b4a:	687b      	ldr	r3, [r7, #4]
  400b4c:	fa01 f303 	lsl.w	r3, r1, r3
  400b50:	401a      	ands	r2, r3
  400b52:	2101      	movs	r1, #1
  400b54:	687b      	ldr	r3, [r7, #4]
  400b56:	fa01 f303 	lsl.w	r3, r1, r3
  400b5a:	429a      	cmp	r2, r3
  400b5c:	d01e      	beq.n	400b9c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400b5e:	4a13      	ldr	r2, [pc, #76]	; (400bac <pmc_enable_periph_clk+0x80>)
  400b60:	2101      	movs	r1, #1
  400b62:	687b      	ldr	r3, [r7, #4]
  400b64:	fa01 f303 	lsl.w	r3, r1, r3
  400b68:	6113      	str	r3, [r2, #16]
  400b6a:	e017      	b.n	400b9c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400b6c:	687b      	ldr	r3, [r7, #4]
  400b6e:	3b20      	subs	r3, #32
  400b70:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400b72:	4b0e      	ldr	r3, [pc, #56]	; (400bac <pmc_enable_periph_clk+0x80>)
  400b74:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400b78:	2101      	movs	r1, #1
  400b7a:	687b      	ldr	r3, [r7, #4]
  400b7c:	fa01 f303 	lsl.w	r3, r1, r3
  400b80:	401a      	ands	r2, r3
  400b82:	2101      	movs	r1, #1
  400b84:	687b      	ldr	r3, [r7, #4]
  400b86:	fa01 f303 	lsl.w	r3, r1, r3
  400b8a:	429a      	cmp	r2, r3
  400b8c:	d006      	beq.n	400b9c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400b8e:	4a07      	ldr	r2, [pc, #28]	; (400bac <pmc_enable_periph_clk+0x80>)
  400b90:	2101      	movs	r1, #1
  400b92:	687b      	ldr	r3, [r7, #4]
  400b94:	fa01 f303 	lsl.w	r3, r1, r3
  400b98:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400b9c:	2300      	movs	r3, #0
}
  400b9e:	4618      	mov	r0, r3
  400ba0:	370c      	adds	r7, #12
  400ba2:	46bd      	mov	sp, r7
  400ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ba8:	4770      	bx	lr
  400baa:	bf00      	nop
  400bac:	400e0600 	.word	0x400e0600

00400bb0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400bb0:	b480      	push	{r7}
  400bb2:	b083      	sub	sp, #12
  400bb4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400bb6:	f3ef 8310 	mrs	r3, PRIMASK
  400bba:	607b      	str	r3, [r7, #4]
  return(result);
  400bbc:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400bbe:	2b00      	cmp	r3, #0
  400bc0:	bf0c      	ite	eq
  400bc2:	2301      	moveq	r3, #1
  400bc4:	2300      	movne	r3, #0
  400bc6:	b2db      	uxtb	r3, r3
  400bc8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400bca:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400bcc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400bd0:	4b04      	ldr	r3, [pc, #16]	; (400be4 <cpu_irq_save+0x34>)
  400bd2:	2200      	movs	r2, #0
  400bd4:	701a      	strb	r2, [r3, #0]
	return flags;
  400bd6:	683b      	ldr	r3, [r7, #0]
}
  400bd8:	4618      	mov	r0, r3
  400bda:	370c      	adds	r7, #12
  400bdc:	46bd      	mov	sp, r7
  400bde:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be2:	4770      	bx	lr
  400be4:	2040000a 	.word	0x2040000a

00400be8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400be8:	b480      	push	{r7}
  400bea:	b083      	sub	sp, #12
  400bec:	af00      	add	r7, sp, #0
  400bee:	6078      	str	r0, [r7, #4]
	return (flags);
  400bf0:	687b      	ldr	r3, [r7, #4]
  400bf2:	2b00      	cmp	r3, #0
  400bf4:	bf14      	ite	ne
  400bf6:	2301      	movne	r3, #1
  400bf8:	2300      	moveq	r3, #0
  400bfa:	b2db      	uxtb	r3, r3
}
  400bfc:	4618      	mov	r0, r3
  400bfe:	370c      	adds	r7, #12
  400c00:	46bd      	mov	sp, r7
  400c02:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c06:	4770      	bx	lr

00400c08 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400c08:	b580      	push	{r7, lr}
  400c0a:	b082      	sub	sp, #8
  400c0c:	af00      	add	r7, sp, #0
  400c0e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400c10:	6878      	ldr	r0, [r7, #4]
  400c12:	4b07      	ldr	r3, [pc, #28]	; (400c30 <cpu_irq_restore+0x28>)
  400c14:	4798      	blx	r3
  400c16:	4603      	mov	r3, r0
  400c18:	2b00      	cmp	r3, #0
  400c1a:	d005      	beq.n	400c28 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400c1c:	4b05      	ldr	r3, [pc, #20]	; (400c34 <cpu_irq_restore+0x2c>)
  400c1e:	2201      	movs	r2, #1
  400c20:	701a      	strb	r2, [r3, #0]
  400c22:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400c26:	b662      	cpsie	i
}
  400c28:	bf00      	nop
  400c2a:	3708      	adds	r7, #8
  400c2c:	46bd      	mov	sp, r7
  400c2e:	bd80      	pop	{r7, pc}
  400c30:	00400be9 	.word	0x00400be9
  400c34:	2040000a 	.word	0x2040000a

00400c38 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400c38:	b580      	push	{r7, lr}
  400c3a:	b084      	sub	sp, #16
  400c3c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  400c3e:	4b1e      	ldr	r3, [pc, #120]	; (400cb8 <Reset_Handler+0x80>)
  400c40:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  400c42:	4b1e      	ldr	r3, [pc, #120]	; (400cbc <Reset_Handler+0x84>)
  400c44:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  400c46:	68fa      	ldr	r2, [r7, #12]
  400c48:	68bb      	ldr	r3, [r7, #8]
  400c4a:	429a      	cmp	r2, r3
  400c4c:	d00c      	beq.n	400c68 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  400c4e:	e007      	b.n	400c60 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  400c50:	68bb      	ldr	r3, [r7, #8]
  400c52:	1d1a      	adds	r2, r3, #4
  400c54:	60ba      	str	r2, [r7, #8]
  400c56:	68fa      	ldr	r2, [r7, #12]
  400c58:	1d11      	adds	r1, r2, #4
  400c5a:	60f9      	str	r1, [r7, #12]
  400c5c:	6812      	ldr	r2, [r2, #0]
  400c5e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  400c60:	68bb      	ldr	r3, [r7, #8]
  400c62:	4a17      	ldr	r2, [pc, #92]	; (400cc0 <Reset_Handler+0x88>)
  400c64:	4293      	cmp	r3, r2
  400c66:	d3f3      	bcc.n	400c50 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400c68:	4b16      	ldr	r3, [pc, #88]	; (400cc4 <Reset_Handler+0x8c>)
  400c6a:	60bb      	str	r3, [r7, #8]
  400c6c:	e004      	b.n	400c78 <Reset_Handler+0x40>
                *pDest++ = 0;
  400c6e:	68bb      	ldr	r3, [r7, #8]
  400c70:	1d1a      	adds	r2, r3, #4
  400c72:	60ba      	str	r2, [r7, #8]
  400c74:	2200      	movs	r2, #0
  400c76:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  400c78:	68bb      	ldr	r3, [r7, #8]
  400c7a:	4a13      	ldr	r2, [pc, #76]	; (400cc8 <Reset_Handler+0x90>)
  400c7c:	4293      	cmp	r3, r2
  400c7e:	d3f6      	bcc.n	400c6e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  400c80:	4b12      	ldr	r3, [pc, #72]	; (400ccc <Reset_Handler+0x94>)
  400c82:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400c84:	4a12      	ldr	r2, [pc, #72]	; (400cd0 <Reset_Handler+0x98>)
  400c86:	68fb      	ldr	r3, [r7, #12]
  400c88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400c8c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  400c8e:	4b11      	ldr	r3, [pc, #68]	; (400cd4 <Reset_Handler+0x9c>)
  400c90:	4798      	blx	r3
  400c92:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  400c94:	4a10      	ldr	r2, [pc, #64]	; (400cd8 <Reset_Handler+0xa0>)
  400c96:	4b10      	ldr	r3, [pc, #64]	; (400cd8 <Reset_Handler+0xa0>)
  400c98:	681b      	ldr	r3, [r3, #0]
  400c9a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400c9e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400ca0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ca4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  400ca8:	6878      	ldr	r0, [r7, #4]
  400caa:	4b0c      	ldr	r3, [pc, #48]	; (400cdc <Reset_Handler+0xa4>)
  400cac:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  400cae:	4b0c      	ldr	r3, [pc, #48]	; (400ce0 <Reset_Handler+0xa8>)
  400cb0:	4798      	blx	r3

        /* Branch to main function */
        main();
  400cb2:	4b0c      	ldr	r3, [pc, #48]	; (400ce4 <Reset_Handler+0xac>)
  400cb4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  400cb6:	e7fe      	b.n	400cb6 <Reset_Handler+0x7e>
  400cb8:	0040301c 	.word	0x0040301c
  400cbc:	20400000 	.word	0x20400000
  400cc0:	20400e0c 	.word	0x20400e0c
  400cc4:	20400e0c 	.word	0x20400e0c
  400cc8:	20400ebc 	.word	0x20400ebc
  400ccc:	00400000 	.word	0x00400000
  400cd0:	e000ed00 	.word	0xe000ed00
  400cd4:	00400bb1 	.word	0x00400bb1
  400cd8:	e000ed88 	.word	0xe000ed88
  400cdc:	00400c09 	.word	0x00400c09
  400ce0:	00402e7d 	.word	0x00402e7d
  400ce4:	00401049 	.word	0x00401049

00400ce8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400ce8:	b480      	push	{r7}
  400cea:	af00      	add	r7, sp, #0
        while (1) {
  400cec:	e7fe      	b.n	400cec <Dummy_Handler+0x4>
	...

00400cf0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  400cf0:	b480      	push	{r7}
  400cf2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400cf4:	4b52      	ldr	r3, [pc, #328]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400cf8:	f003 0303 	and.w	r3, r3, #3
  400cfc:	2b01      	cmp	r3, #1
  400cfe:	d014      	beq.n	400d2a <SystemCoreClockUpdate+0x3a>
  400d00:	2b01      	cmp	r3, #1
  400d02:	d302      	bcc.n	400d0a <SystemCoreClockUpdate+0x1a>
  400d04:	2b02      	cmp	r3, #2
  400d06:	d038      	beq.n	400d7a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  400d08:	e07a      	b.n	400e00 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400d0a:	4b4e      	ldr	r3, [pc, #312]	; (400e44 <SystemCoreClockUpdate+0x154>)
  400d0c:	695b      	ldr	r3, [r3, #20]
  400d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400d12:	2b00      	cmp	r3, #0
  400d14:	d004      	beq.n	400d20 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400d16:	4b4c      	ldr	r3, [pc, #304]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d18:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d1c:	601a      	str	r2, [r3, #0]
    break;
  400d1e:	e06f      	b.n	400e00 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400d20:	4b49      	ldr	r3, [pc, #292]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d22:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400d26:	601a      	str	r2, [r3, #0]
    break;
  400d28:	e06a      	b.n	400e00 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400d2a:	4b45      	ldr	r3, [pc, #276]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400d2c:	6a1b      	ldr	r3, [r3, #32]
  400d2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400d32:	2b00      	cmp	r3, #0
  400d34:	d003      	beq.n	400d3e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400d36:	4b44      	ldr	r3, [pc, #272]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d38:	4a44      	ldr	r2, [pc, #272]	; (400e4c <SystemCoreClockUpdate+0x15c>)
  400d3a:	601a      	str	r2, [r3, #0]
    break;
  400d3c:	e060      	b.n	400e00 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d3e:	4b42      	ldr	r3, [pc, #264]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d40:	4a43      	ldr	r2, [pc, #268]	; (400e50 <SystemCoreClockUpdate+0x160>)
  400d42:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400d44:	4b3e      	ldr	r3, [pc, #248]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400d46:	6a1b      	ldr	r3, [r3, #32]
  400d48:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d4c:	2b10      	cmp	r3, #16
  400d4e:	d004      	beq.n	400d5a <SystemCoreClockUpdate+0x6a>
  400d50:	2b20      	cmp	r3, #32
  400d52:	d008      	beq.n	400d66 <SystemCoreClockUpdate+0x76>
  400d54:	2b00      	cmp	r3, #0
  400d56:	d00e      	beq.n	400d76 <SystemCoreClockUpdate+0x86>
          break;
  400d58:	e00e      	b.n	400d78 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  400d5a:	4b3b      	ldr	r3, [pc, #236]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d5c:	681b      	ldr	r3, [r3, #0]
  400d5e:	005b      	lsls	r3, r3, #1
  400d60:	4a39      	ldr	r2, [pc, #228]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d62:	6013      	str	r3, [r2, #0]
          break;
  400d64:	e008      	b.n	400d78 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  400d66:	4b38      	ldr	r3, [pc, #224]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d68:	681a      	ldr	r2, [r3, #0]
  400d6a:	4613      	mov	r3, r2
  400d6c:	005b      	lsls	r3, r3, #1
  400d6e:	4413      	add	r3, r2
  400d70:	4a35      	ldr	r2, [pc, #212]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d72:	6013      	str	r3, [r2, #0]
          break;
  400d74:	e000      	b.n	400d78 <SystemCoreClockUpdate+0x88>
          break;
  400d76:	bf00      	nop
    break;
  400d78:	e042      	b.n	400e00 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400d7a:	4b31      	ldr	r3, [pc, #196]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400d7c:	6a1b      	ldr	r3, [r3, #32]
  400d7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400d82:	2b00      	cmp	r3, #0
  400d84:	d003      	beq.n	400d8e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400d86:	4b30      	ldr	r3, [pc, #192]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d88:	4a30      	ldr	r2, [pc, #192]	; (400e4c <SystemCoreClockUpdate+0x15c>)
  400d8a:	601a      	str	r2, [r3, #0]
  400d8c:	e01c      	b.n	400dc8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400d8e:	4b2e      	ldr	r3, [pc, #184]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400d90:	4a2f      	ldr	r2, [pc, #188]	; (400e50 <SystemCoreClockUpdate+0x160>)
  400d92:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400d94:	4b2a      	ldr	r3, [pc, #168]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400d96:	6a1b      	ldr	r3, [r3, #32]
  400d98:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d9c:	2b10      	cmp	r3, #16
  400d9e:	d004      	beq.n	400daa <SystemCoreClockUpdate+0xba>
  400da0:	2b20      	cmp	r3, #32
  400da2:	d008      	beq.n	400db6 <SystemCoreClockUpdate+0xc6>
  400da4:	2b00      	cmp	r3, #0
  400da6:	d00e      	beq.n	400dc6 <SystemCoreClockUpdate+0xd6>
          break;
  400da8:	e00e      	b.n	400dc8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  400daa:	4b27      	ldr	r3, [pc, #156]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400dac:	681b      	ldr	r3, [r3, #0]
  400dae:	005b      	lsls	r3, r3, #1
  400db0:	4a25      	ldr	r2, [pc, #148]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400db2:	6013      	str	r3, [r2, #0]
          break;
  400db4:	e008      	b.n	400dc8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  400db6:	4b24      	ldr	r3, [pc, #144]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400db8:	681a      	ldr	r2, [r3, #0]
  400dba:	4613      	mov	r3, r2
  400dbc:	005b      	lsls	r3, r3, #1
  400dbe:	4413      	add	r3, r2
  400dc0:	4a21      	ldr	r2, [pc, #132]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400dc2:	6013      	str	r3, [r2, #0]
          break;
  400dc4:	e000      	b.n	400dc8 <SystemCoreClockUpdate+0xd8>
          break;
  400dc6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400dc8:	4b1d      	ldr	r3, [pc, #116]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400dcc:	f003 0303 	and.w	r3, r3, #3
  400dd0:	2b02      	cmp	r3, #2
  400dd2:	d114      	bne.n	400dfe <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400dd4:	4b1a      	ldr	r3, [pc, #104]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400dd8:	0c1b      	lsrs	r3, r3, #16
  400dda:	f3c3 030a 	ubfx	r3, r3, #0, #11
  400dde:	3301      	adds	r3, #1
  400de0:	4a19      	ldr	r2, [pc, #100]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400de2:	6812      	ldr	r2, [r2, #0]
  400de4:	fb02 f303 	mul.w	r3, r2, r3
  400de8:	4a17      	ldr	r2, [pc, #92]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400dea:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400dec:	4b14      	ldr	r3, [pc, #80]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400df0:	b2db      	uxtb	r3, r3
  400df2:	4a15      	ldr	r2, [pc, #84]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400df4:	6812      	ldr	r2, [r2, #0]
  400df6:	fbb2 f3f3 	udiv	r3, r2, r3
  400dfa:	4a13      	ldr	r2, [pc, #76]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400dfc:	6013      	str	r3, [r2, #0]
    break;
  400dfe:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400e00:	4b0f      	ldr	r3, [pc, #60]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e04:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e08:	2b70      	cmp	r3, #112	; 0x70
  400e0a:	d108      	bne.n	400e1e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  400e0c:	4b0e      	ldr	r3, [pc, #56]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400e0e:	681b      	ldr	r3, [r3, #0]
  400e10:	4a10      	ldr	r2, [pc, #64]	; (400e54 <SystemCoreClockUpdate+0x164>)
  400e12:	fba2 2303 	umull	r2, r3, r2, r3
  400e16:	085b      	lsrs	r3, r3, #1
  400e18:	4a0b      	ldr	r2, [pc, #44]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400e1a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  400e1c:	e00a      	b.n	400e34 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400e1e:	4b08      	ldr	r3, [pc, #32]	; (400e40 <SystemCoreClockUpdate+0x150>)
  400e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e22:	091b      	lsrs	r3, r3, #4
  400e24:	f003 0307 	and.w	r3, r3, #7
  400e28:	4a07      	ldr	r2, [pc, #28]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400e2a:	6812      	ldr	r2, [r2, #0]
  400e2c:	fa22 f303 	lsr.w	r3, r2, r3
  400e30:	4a05      	ldr	r2, [pc, #20]	; (400e48 <SystemCoreClockUpdate+0x158>)
  400e32:	6013      	str	r3, [r2, #0]
}
  400e34:	bf00      	nop
  400e36:	46bd      	mov	sp, r7
  400e38:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e3c:	4770      	bx	lr
  400e3e:	bf00      	nop
  400e40:	400e0600 	.word	0x400e0600
  400e44:	400e1810 	.word	0x400e1810
  400e48:	2040000c 	.word	0x2040000c
  400e4c:	00b71b00 	.word	0x00b71b00
  400e50:	003d0900 	.word	0x003d0900
  400e54:	aaaaaaab 	.word	0xaaaaaaab

00400e58 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  400e58:	b480      	push	{r7}
  400e5a:	b083      	sub	sp, #12
  400e5c:	af00      	add	r7, sp, #0
  400e5e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400e60:	687b      	ldr	r3, [r7, #4]
  400e62:	4a19      	ldr	r2, [pc, #100]	; (400ec8 <system_init_flash+0x70>)
  400e64:	4293      	cmp	r3, r2
  400e66:	d804      	bhi.n	400e72 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400e68:	4b18      	ldr	r3, [pc, #96]	; (400ecc <system_init_flash+0x74>)
  400e6a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400e6e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  400e70:	e023      	b.n	400eba <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  400e72:	687b      	ldr	r3, [r7, #4]
  400e74:	4a16      	ldr	r2, [pc, #88]	; (400ed0 <system_init_flash+0x78>)
  400e76:	4293      	cmp	r3, r2
  400e78:	d803      	bhi.n	400e82 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400e7a:	4b14      	ldr	r3, [pc, #80]	; (400ecc <system_init_flash+0x74>)
  400e7c:	4a15      	ldr	r2, [pc, #84]	; (400ed4 <system_init_flash+0x7c>)
  400e7e:	601a      	str	r2, [r3, #0]
}
  400e80:	e01b      	b.n	400eba <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  400e82:	687b      	ldr	r3, [r7, #4]
  400e84:	4a14      	ldr	r2, [pc, #80]	; (400ed8 <system_init_flash+0x80>)
  400e86:	4293      	cmp	r3, r2
  400e88:	d803      	bhi.n	400e92 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400e8a:	4b10      	ldr	r3, [pc, #64]	; (400ecc <system_init_flash+0x74>)
  400e8c:	4a13      	ldr	r2, [pc, #76]	; (400edc <system_init_flash+0x84>)
  400e8e:	601a      	str	r2, [r3, #0]
}
  400e90:	e013      	b.n	400eba <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400e92:	687b      	ldr	r3, [r7, #4]
  400e94:	4a12      	ldr	r2, [pc, #72]	; (400ee0 <system_init_flash+0x88>)
  400e96:	4293      	cmp	r3, r2
  400e98:	d803      	bhi.n	400ea2 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400e9a:	4b0c      	ldr	r3, [pc, #48]	; (400ecc <system_init_flash+0x74>)
  400e9c:	4a11      	ldr	r2, [pc, #68]	; (400ee4 <system_init_flash+0x8c>)
  400e9e:	601a      	str	r2, [r3, #0]
}
  400ea0:	e00b      	b.n	400eba <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400ea2:	687b      	ldr	r3, [r7, #4]
  400ea4:	4a10      	ldr	r2, [pc, #64]	; (400ee8 <system_init_flash+0x90>)
  400ea6:	4293      	cmp	r3, r2
  400ea8:	d804      	bhi.n	400eb4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400eaa:	4b08      	ldr	r3, [pc, #32]	; (400ecc <system_init_flash+0x74>)
  400eac:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400eb0:	601a      	str	r2, [r3, #0]
}
  400eb2:	e002      	b.n	400eba <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400eb4:	4b05      	ldr	r3, [pc, #20]	; (400ecc <system_init_flash+0x74>)
  400eb6:	4a0d      	ldr	r2, [pc, #52]	; (400eec <system_init_flash+0x94>)
  400eb8:	601a      	str	r2, [r3, #0]
}
  400eba:	bf00      	nop
  400ebc:	370c      	adds	r7, #12
  400ebe:	46bd      	mov	sp, r7
  400ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ec4:	4770      	bx	lr
  400ec6:	bf00      	nop
  400ec8:	01312cff 	.word	0x01312cff
  400ecc:	400e0c00 	.word	0x400e0c00
  400ed0:	026259ff 	.word	0x026259ff
  400ed4:	04000100 	.word	0x04000100
  400ed8:	039386ff 	.word	0x039386ff
  400edc:	04000200 	.word	0x04000200
  400ee0:	04c4b3ff 	.word	0x04c4b3ff
  400ee4:	04000300 	.word	0x04000300
  400ee8:	05f5e0ff 	.word	0x05f5e0ff
  400eec:	04000500 	.word	0x04000500

00400ef0 <osc_get_rate>:
{
  400ef0:	b480      	push	{r7}
  400ef2:	b083      	sub	sp, #12
  400ef4:	af00      	add	r7, sp, #0
  400ef6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400ef8:	687b      	ldr	r3, [r7, #4]
  400efa:	2b07      	cmp	r3, #7
  400efc:	d825      	bhi.n	400f4a <osc_get_rate+0x5a>
  400efe:	a201      	add	r2, pc, #4	; (adr r2, 400f04 <osc_get_rate+0x14>)
  400f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f04:	00400f25 	.word	0x00400f25
  400f08:	00400f2b 	.word	0x00400f2b
  400f0c:	00400f31 	.word	0x00400f31
  400f10:	00400f37 	.word	0x00400f37
  400f14:	00400f3b 	.word	0x00400f3b
  400f18:	00400f3f 	.word	0x00400f3f
  400f1c:	00400f43 	.word	0x00400f43
  400f20:	00400f47 	.word	0x00400f47
		return OSC_SLCK_32K_RC_HZ;
  400f24:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400f28:	e010      	b.n	400f4c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400f2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400f2e:	e00d      	b.n	400f4c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400f30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400f34:	e00a      	b.n	400f4c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400f36:	4b08      	ldr	r3, [pc, #32]	; (400f58 <osc_get_rate+0x68>)
  400f38:	e008      	b.n	400f4c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400f3a:	4b08      	ldr	r3, [pc, #32]	; (400f5c <osc_get_rate+0x6c>)
  400f3c:	e006      	b.n	400f4c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400f3e:	4b08      	ldr	r3, [pc, #32]	; (400f60 <osc_get_rate+0x70>)
  400f40:	e004      	b.n	400f4c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400f42:	4b07      	ldr	r3, [pc, #28]	; (400f60 <osc_get_rate+0x70>)
  400f44:	e002      	b.n	400f4c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400f46:	4b06      	ldr	r3, [pc, #24]	; (400f60 <osc_get_rate+0x70>)
  400f48:	e000      	b.n	400f4c <osc_get_rate+0x5c>
	return 0;
  400f4a:	2300      	movs	r3, #0
}
  400f4c:	4618      	mov	r0, r3
  400f4e:	370c      	adds	r7, #12
  400f50:	46bd      	mov	sp, r7
  400f52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f56:	4770      	bx	lr
  400f58:	003d0900 	.word	0x003d0900
  400f5c:	007a1200 	.word	0x007a1200
  400f60:	00b71b00 	.word	0x00b71b00

00400f64 <sysclk_get_main_hz>:
{
  400f64:	b580      	push	{r7, lr}
  400f66:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400f68:	2006      	movs	r0, #6
  400f6a:	4b05      	ldr	r3, [pc, #20]	; (400f80 <sysclk_get_main_hz+0x1c>)
  400f6c:	4798      	blx	r3
  400f6e:	4602      	mov	r2, r0
  400f70:	4613      	mov	r3, r2
  400f72:	009b      	lsls	r3, r3, #2
  400f74:	4413      	add	r3, r2
  400f76:	009a      	lsls	r2, r3, #2
  400f78:	4413      	add	r3, r2
}
  400f7a:	4618      	mov	r0, r3
  400f7c:	bd80      	pop	{r7, pc}
  400f7e:	bf00      	nop
  400f80:	00400ef1 	.word	0x00400ef1

00400f84 <sysclk_get_cpu_hz>:
{
  400f84:	b580      	push	{r7, lr}
  400f86:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400f88:	4b02      	ldr	r3, [pc, #8]	; (400f94 <sysclk_get_cpu_hz+0x10>)
  400f8a:	4798      	blx	r3
  400f8c:	4603      	mov	r3, r0
}
  400f8e:	4618      	mov	r0, r3
  400f90:	bd80      	pop	{r7, pc}
  400f92:	bf00      	nop
  400f94:	00400f65 	.word	0x00400f65

00400f98 <init>:
/* funcoes                                                              */
/************************************************************************/

// Funo de inicializao do uC
void init(void)
{
  400f98:	b590      	push	{r4, r7, lr}
  400f9a:	b083      	sub	sp, #12
  400f9c:	af02      	add	r7, sp, #8
	// Initialize the board clock
	sysclk_init();
  400f9e:	4b22      	ldr	r3, [pc, #136]	; (401028 <init+0x90>)
  400fa0:	4798      	blx	r3
	
	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  400fa2:	4b22      	ldr	r3, [pc, #136]	; (40102c <init+0x94>)
  400fa4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400fa8:	605a      	str	r2, [r3, #4]
	
	// Ativa o PIO na qual o BUZZER foi conectado
	// para que possamos controlar o LED.
	pmc_enable_periph_clk(BUZZER_PIO_ID);
  400faa:	200a      	movs	r0, #10
  400fac:	4b20      	ldr	r3, [pc, #128]	; (401030 <init+0x98>)
  400fae:	4798      	blx	r3
	pmc_enable_periph_clk(BMUS_PIO_ID);
  400fb0:	2010      	movs	r0, #16
  400fb2:	4b1f      	ldr	r3, [pc, #124]	; (401030 <init+0x98>)
  400fb4:	4798      	blx	r3
	
	//Inicializa PC8 como sada
	pio_set_output(BUZZER_PIO, BUZZER_PIO_IDX_MASK, 0, 0, 0);
  400fb6:	2300      	movs	r3, #0
  400fb8:	9300      	str	r3, [sp, #0]
  400fba:	2300      	movs	r3, #0
  400fbc:	2200      	movs	r2, #0
  400fbe:	2110      	movs	r1, #16
  400fc0:	481c      	ldr	r0, [pc, #112]	; (401034 <init+0x9c>)
  400fc2:	4c1d      	ldr	r4, [pc, #116]	; (401038 <init+0xa0>)
  400fc4:	47a0      	blx	r4
	pio_set_output(LED1_PIO, LED1_PIO_IDX_MASK, 0, 0, 0);
  400fc6:	2300      	movs	r3, #0
  400fc8:	9300      	str	r3, [sp, #0]
  400fca:	2300      	movs	r3, #0
  400fcc:	2200      	movs	r2, #0
  400fce:	2104      	movs	r1, #4
  400fd0:	4818      	ldr	r0, [pc, #96]	; (401034 <init+0x9c>)
  400fd2:	4c19      	ldr	r4, [pc, #100]	; (401038 <init+0xa0>)
  400fd4:	47a0      	blx	r4
	pio_set_output(LED2_PIO, LED2_PIO_IDX_MASK, 0, 0, 0);
  400fd6:	2300      	movs	r3, #0
  400fd8:	9300      	str	r3, [sp, #0]
  400fda:	2300      	movs	r3, #0
  400fdc:	2200      	movs	r2, #0
  400fde:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  400fe2:	4814      	ldr	r0, [pc, #80]	; (401034 <init+0x9c>)
  400fe4:	4c14      	ldr	r4, [pc, #80]	; (401038 <init+0xa0>)
  400fe6:	47a0      	blx	r4
	pio_set_output(LED3_PIO, LED3_PIO_IDX_MASK, 0, 0, 0);
  400fe8:	2300      	movs	r3, #0
  400fea:	9300      	str	r3, [sp, #0]
  400fec:	2300      	movs	r3, #0
  400fee:	2200      	movs	r2, #0
  400ff0:	2108      	movs	r1, #8
  400ff2:	4810      	ldr	r0, [pc, #64]	; (401034 <init+0x9c>)
  400ff4:	4c10      	ldr	r4, [pc, #64]	; (401038 <init+0xa0>)
  400ff6:	47a0      	blx	r4
	
	pio_set_input(BMUS_PIO,BMUS_PIO_IDX, PIO_PULLUP);
  400ff8:	2201      	movs	r2, #1
  400ffa:	2116      	movs	r1, #22
  400ffc:	480f      	ldr	r0, [pc, #60]	; (40103c <init+0xa4>)
  400ffe:	4b10      	ldr	r3, [pc, #64]	; (401040 <init+0xa8>)
  401000:	4798      	blx	r3
	pio_set_debounce_filter(BMUS_PIO,BMUS_PIO_IDX,200);
  401002:	22c8      	movs	r2, #200	; 0xc8
  401004:	2116      	movs	r1, #22
  401006:	480d      	ldr	r0, [pc, #52]	; (40103c <init+0xa4>)
  401008:	4b0e      	ldr	r3, [pc, #56]	; (401044 <init+0xac>)
  40100a:	4798      	blx	r3
	
	pio_set_input(BNEX_PIO,BNEX_PIO_IDX,PIO_PULLUP);
  40100c:	2201      	movs	r2, #1
  40100e:	2115      	movs	r1, #21
  401010:	480a      	ldr	r0, [pc, #40]	; (40103c <init+0xa4>)
  401012:	4b0b      	ldr	r3, [pc, #44]	; (401040 <init+0xa8>)
  401014:	4798      	blx	r3
	pio_set_debounce_filter(BNEX_PIO,BNEX_PIO_IDX,200);
  401016:	22c8      	movs	r2, #200	; 0xc8
  401018:	2115      	movs	r1, #21
  40101a:	4808      	ldr	r0, [pc, #32]	; (40103c <init+0xa4>)
  40101c:	4b09      	ldr	r3, [pc, #36]	; (401044 <init+0xac>)
  40101e:	4798      	blx	r3
}
  401020:	bf00      	nop
  401022:	3704      	adds	r7, #4
  401024:	46bd      	mov	sp, r7
  401026:	bd90      	pop	{r4, r7, pc}
  401028:	004004ad 	.word	0x004004ad
  40102c:	400e1850 	.word	0x400e1850
  401030:	00400b2d 	.word	0x00400b2d
  401034:	400e0e00 	.word	0x400e0e00
  401038:	0040068d 	.word	0x0040068d
  40103c:	400e1400 	.word	0x400e1400
  401040:	0040060d 	.word	0x0040060d
  401044:	00400555 	.word	0x00400555

00401048 <main>:
/* Main                                                                 */
/************************************************************************/

// Funcao principal chamada na inicalizacao do uC.
int main(void)
{
  401048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40104c:	b0b5      	sub	sp, #212	; 0xd4
  40104e:	af00      	add	r7, sp, #0
  init();
  401050:	4bb1      	ldr	r3, [pc, #708]	; (401318 <main+0x2d0>)
  401052:	4798      	blx	r3
  
  int pausa=0;
  401054:	2300      	movs	r3, #0
  401056:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  int proxima=0;
  40105a:	2300      	movs	r3, #0
  40105c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  
  while(pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){}
  401060:	bf00      	nop
  401062:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401066:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40106a:	48ac      	ldr	r0, [pc, #688]	; (40131c <main+0x2d4>)
  40106c:	4bac      	ldr	r3, [pc, #688]	; (401320 <main+0x2d8>)
  40106e:	4798      	blx	r3
  401070:	4603      	mov	r3, r0
  401072:	2b00      	cmp	r3, #0
  401074:	d1f5      	bne.n	401062 <main+0x1a>
  
  while (1)
  {
	//*************MUSICA 1 - TEMA INDIANA JONES*****************
	pio_set(PIOA, LED1_PIO_IDX_MASK);
  401076:	2104      	movs	r1, #4
  401078:	48aa      	ldr	r0, [pc, #680]	; (401324 <main+0x2dc>)
  40107a:	4bab      	ldr	r3, [pc, #684]	; (401328 <main+0x2e0>)
  40107c:	4798      	blx	r3
	pio_clear(PIOA, LED2_PIO_IDX_MASK);
  40107e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401082:	48a8      	ldr	r0, [pc, #672]	; (401324 <main+0x2dc>)
  401084:	4ba9      	ldr	r3, [pc, #676]	; (40132c <main+0x2e4>)
  401086:	4798      	blx	r3
	pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  401088:	2108      	movs	r1, #8
  40108a:	48a6      	ldr	r0, [pc, #664]	; (401324 <main+0x2dc>)
  40108c:	4ba7      	ldr	r3, [pc, #668]	; (40132c <main+0x2e4>)
  40108e:	4798      	blx	r3
	for (int i=2;i<notesI[0];i++){
  401090:	2302      	movs	r3, #2
  401092:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  401096:	e277      	b.n	401588 <main+0x540>
		if(proxima){
  401098:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
  40109c:	2b00      	cmp	r3, #0
  40109e:	d003      	beq.n	4010a8 <main+0x60>
			proxima=0;
  4010a0:	2300      	movs	r3, #0
  4010a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
			break;
  4010a6:	e276      	b.n	401596 <main+0x54e>
		}
		
		double periodo = 1.0/notesI[i];
  4010a8:	4aa1      	ldr	r2, [pc, #644]	; (401330 <main+0x2e8>)
  4010aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
  4010ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4010b2:	4ba0      	ldr	r3, [pc, #640]	; (401334 <main+0x2ec>)
  4010b4:	4610      	mov	r0, r2
  4010b6:	4798      	blx	r3
  4010b8:	4602      	mov	r2, r0
  4010ba:	460b      	mov	r3, r1
  4010bc:	4c9e      	ldr	r4, [pc, #632]	; (401338 <main+0x2f0>)
  4010be:	f04f 0000 	mov.w	r0, #0
  4010c2:	499e      	ldr	r1, [pc, #632]	; (40133c <main+0x2f4>)
  4010c4:	47a0      	blx	r4
  4010c6:	4603      	mov	r3, r0
  4010c8:	460c      	mov	r4, r1
  4010ca:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
			
		double duracao=0;
  4010ce:	f04f 0300 	mov.w	r3, #0
  4010d2:	f04f 0400 	mov.w	r4, #0
  4010d6:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
			
		while(duracao < durationI[i]*notesI[1]){
  4010da:	e23c      	b.n	401556 <main+0x50e>
			if(!pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){
  4010dc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4010e0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4010e4:	488d      	ldr	r0, [pc, #564]	; (40131c <main+0x2d4>)
  4010e6:	4b8e      	ldr	r3, [pc, #568]	; (401320 <main+0x2d8>)
  4010e8:	4798      	blx	r3
  4010ea:	4603      	mov	r3, r0
  4010ec:	2b00      	cmp	r3, #0
  4010ee:	f040 809b 	bne.w	401228 <main+0x1e0>
				pausa = !pausa;
  4010f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  4010f6:	2b00      	cmp	r3, #0
  4010f8:	bf0c      	ite	eq
  4010fa:	2301      	moveq	r3, #1
  4010fc:	2300      	movne	r3, #0
  4010fe:	b2db      	uxtb	r3, r3
  401100:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  401104:	2110      	movs	r1, #16
  401106:	4887      	ldr	r0, [pc, #540]	; (401324 <main+0x2dc>)
  401108:	4b88      	ldr	r3, [pc, #544]	; (40132c <main+0x2e4>)
  40110a:	4798      	blx	r3
				
				while(pausa){
  40110c:	e087      	b.n	40121e <main+0x1d6>
					delay_ms(170);
  40110e:	4b8c      	ldr	r3, [pc, #560]	; (401340 <main+0x2f8>)
  401110:	4798      	blx	r3
  401112:	4603      	mov	r3, r0
  401114:	4619      	mov	r1, r3
  401116:	f04f 0200 	mov.w	r2, #0
  40111a:	460b      	mov	r3, r1
  40111c:	4614      	mov	r4, r2
  40111e:	00a0      	lsls	r0, r4, #2
  401120:	67f8      	str	r0, [r7, #124]	; 0x7c
  401122:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
  401124:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  401128:	67f8      	str	r0, [r7, #124]	; 0x7c
  40112a:	009b      	lsls	r3, r3, #2
  40112c:	67bb      	str	r3, [r7, #120]	; 0x78
  40112e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
  401132:	185b      	adds	r3, r3, r1
  401134:	eb44 0402 	adc.w	r4, r4, r2
  401138:	0122      	lsls	r2, r4, #4
  40113a:	677a      	str	r2, [r7, #116]	; 0x74
  40113c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
  40113e:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
  401142:	677a      	str	r2, [r7, #116]	; 0x74
  401144:	011a      	lsls	r2, r3, #4
  401146:	673a      	str	r2, [r7, #112]	; 0x70
  401148:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
  40114c:	18c9      	adds	r1, r1, r3
  40114e:	eb42 0204 	adc.w	r2, r2, r4
  401152:	460b      	mov	r3, r1
  401154:	4614      	mov	r4, r2
  401156:	18db      	adds	r3, r3, r3
  401158:	eb44 0404 	adc.w	r4, r4, r4
  40115c:	4619      	mov	r1, r3
  40115e:	4622      	mov	r2, r4
  401160:	f241 732b 	movw	r3, #5931	; 0x172b
  401164:	f04f 0400 	mov.w	r4, #0
  401168:	18cd      	adds	r5, r1, r3
  40116a:	eb42 0604 	adc.w	r6, r2, r4
  40116e:	4628      	mov	r0, r5
  401170:	4631      	mov	r1, r6
  401172:	4c74      	ldr	r4, [pc, #464]	; (401344 <main+0x2fc>)
  401174:	f241 722c 	movw	r2, #5932	; 0x172c
  401178:	f04f 0300 	mov.w	r3, #0
  40117c:	47a0      	blx	r4
  40117e:	4603      	mov	r3, r0
  401180:	460c      	mov	r4, r1
  401182:	4618      	mov	r0, r3
  401184:	4b70      	ldr	r3, [pc, #448]	; (401348 <main+0x300>)
  401186:	4798      	blx	r3
					if(!pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){
  401188:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40118c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401190:	4862      	ldr	r0, [pc, #392]	; (40131c <main+0x2d4>)
  401192:	4b63      	ldr	r3, [pc, #396]	; (401320 <main+0x2d8>)
  401194:	4798      	blx	r3
  401196:	4603      	mov	r3, r0
  401198:	2b00      	cmp	r3, #0
  40119a:	d108      	bne.n	4011ae <main+0x166>
						pausa = !pausa;
  40119c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  4011a0:	2b00      	cmp	r3, #0
  4011a2:	bf0c      	ite	eq
  4011a4:	2301      	moveq	r3, #1
  4011a6:	2300      	movne	r3, #0
  4011a8:	b2db      	uxtb	r3, r3
  4011aa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
					}
					delay_ms(170);
  4011ae:	4b64      	ldr	r3, [pc, #400]	; (401340 <main+0x2f8>)
  4011b0:	4798      	blx	r3
  4011b2:	4603      	mov	r3, r0
  4011b4:	4619      	mov	r1, r3
  4011b6:	f04f 0200 	mov.w	r2, #0
  4011ba:	460b      	mov	r3, r1
  4011bc:	4614      	mov	r4, r2
  4011be:	00a0      	lsls	r0, r4, #2
  4011c0:	66f8      	str	r0, [r7, #108]	; 0x6c
  4011c2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
  4011c4:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4011c8:	66f8      	str	r0, [r7, #108]	; 0x6c
  4011ca:	009b      	lsls	r3, r3, #2
  4011cc:	66bb      	str	r3, [r7, #104]	; 0x68
  4011ce:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
  4011d2:	185b      	adds	r3, r3, r1
  4011d4:	eb44 0402 	adc.w	r4, r4, r2
  4011d8:	ea4f 1904 	mov.w	r9, r4, lsl #4
  4011dc:	ea49 7913 	orr.w	r9, r9, r3, lsr #28
  4011e0:	ea4f 1803 	mov.w	r8, r3, lsl #4
  4011e4:	eb13 0308 	adds.w	r3, r3, r8
  4011e8:	eb44 0409 	adc.w	r4, r4, r9
  4011ec:	18db      	adds	r3, r3, r3
  4011ee:	eb44 0404 	adc.w	r4, r4, r4
  4011f2:	4619      	mov	r1, r3
  4011f4:	4622      	mov	r2, r4
  4011f6:	f241 732b 	movw	r3, #5931	; 0x172b
  4011fa:	f04f 0400 	mov.w	r4, #0
  4011fe:	18cd      	adds	r5, r1, r3
  401200:	eb42 0604 	adc.w	r6, r2, r4
  401204:	4628      	mov	r0, r5
  401206:	4631      	mov	r1, r6
  401208:	4c4e      	ldr	r4, [pc, #312]	; (401344 <main+0x2fc>)
  40120a:	f241 722c 	movw	r2, #5932	; 0x172c
  40120e:	f04f 0300 	mov.w	r3, #0
  401212:	47a0      	blx	r4
  401214:	4603      	mov	r3, r0
  401216:	460c      	mov	r4, r1
  401218:	4618      	mov	r0, r3
  40121a:	4b4b      	ldr	r3, [pc, #300]	; (401348 <main+0x300>)
  40121c:	4798      	blx	r3
				while(pausa){
  40121e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  401222:	2b00      	cmp	r3, #0
  401224:	f47f af73 	bne.w	40110e <main+0xc6>
				}
			}
			
			if(!pio_get(PIOD,PIO_INPUT, BNEX_PIO_IDX_MASK)){
  401228:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40122c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401230:	483a      	ldr	r0, [pc, #232]	; (40131c <main+0x2d4>)
  401232:	4b3b      	ldr	r3, [pc, #236]	; (401320 <main+0x2d8>)
  401234:	4798      	blx	r3
  401236:	4603      	mov	r3, r0
  401238:	2b00      	cmp	r3, #0
  40123a:	d103      	bne.n	401244 <main+0x1fc>
				proxima = 1;
  40123c:	2301      	movs	r3, #1
  40123e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
				break;
  401242:	e19c      	b.n	40157e <main+0x536>
			}
					
			if(notesI[i]==0){
  401244:	4a3a      	ldr	r2, [pc, #232]	; (401330 <main+0x2e8>)
  401246:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
  40124a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40124e:	2b00      	cmp	r3, #0
  401250:	f040 8084 	bne.w	40135c <main+0x314>
				delay_ms(durationI[i]);
  401254:	4a3d      	ldr	r2, [pc, #244]	; (40134c <main+0x304>)
  401256:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
  40125a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40125e:	2b00      	cmp	r3, #0
  401260:	d028      	beq.n	4012b4 <main+0x26c>
  401262:	4a3a      	ldr	r2, [pc, #232]	; (40134c <main+0x304>)
  401264:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
  401268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40126c:	461d      	mov	r5, r3
  40126e:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401272:	4b33      	ldr	r3, [pc, #204]	; (401340 <main+0x2f8>)
  401274:	4798      	blx	r3
  401276:	4603      	mov	r3, r0
  401278:	f04f 0400 	mov.w	r4, #0
  40127c:	fb03 f106 	mul.w	r1, r3, r6
  401280:	fb05 f204 	mul.w	r2, r5, r4
  401284:	440a      	add	r2, r1
  401286:	fba5 0103 	umull	r0, r1, r5, r3
  40128a:	1853      	adds	r3, r2, r1
  40128c:	4619      	mov	r1, r3
  40128e:	f241 732b 	movw	r3, #5931	; 0x172b
  401292:	f04f 0400 	mov.w	r4, #0
  401296:	18c0      	adds	r0, r0, r3
  401298:	eb41 0104 	adc.w	r1, r1, r4
  40129c:	4c29      	ldr	r4, [pc, #164]	; (401344 <main+0x2fc>)
  40129e:	f241 722c 	movw	r2, #5932	; 0x172c
  4012a2:	f04f 0300 	mov.w	r3, #0
  4012a6:	47a0      	blx	r4
  4012a8:	4603      	mov	r3, r0
  4012aa:	460c      	mov	r4, r1
  4012ac:	4618      	mov	r0, r3
  4012ae:	4b26      	ldr	r3, [pc, #152]	; (401348 <main+0x300>)
  4012b0:	4798      	blx	r3
  4012b2:	e016      	b.n	4012e2 <main+0x29a>
  4012b4:	4b22      	ldr	r3, [pc, #136]	; (401340 <main+0x2f8>)
  4012b6:	4798      	blx	r3
  4012b8:	4603      	mov	r3, r0
  4012ba:	f04f 0400 	mov.w	r4, #0
  4012be:	4924      	ldr	r1, [pc, #144]	; (401350 <main+0x308>)
  4012c0:	f04f 0200 	mov.w	r2, #0
  4012c4:	185d      	adds	r5, r3, r1
  4012c6:	eb44 0602 	adc.w	r6, r4, r2
  4012ca:	4628      	mov	r0, r5
  4012cc:	4631      	mov	r1, r6
  4012ce:	4c1d      	ldr	r4, [pc, #116]	; (401344 <main+0x2fc>)
  4012d0:	4a20      	ldr	r2, [pc, #128]	; (401354 <main+0x30c>)
  4012d2:	f04f 0300 	mov.w	r3, #0
  4012d6:	47a0      	blx	r4
  4012d8:	4603      	mov	r3, r0
  4012da:	460c      	mov	r4, r1
  4012dc:	4618      	mov	r0, r3
  4012de:	4b1a      	ldr	r3, [pc, #104]	; (401348 <main+0x300>)
  4012e0:	4798      	blx	r3
				duracao += durationI[i]*notesI[1];
  4012e2:	4a1a      	ldr	r2, [pc, #104]	; (40134c <main+0x304>)
  4012e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
  4012e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4012ec:	4b10      	ldr	r3, [pc, #64]	; (401330 <main+0x2e8>)
  4012ee:	685b      	ldr	r3, [r3, #4]
  4012f0:	fb03 f202 	mul.w	r2, r3, r2
  4012f4:	4b0f      	ldr	r3, [pc, #60]	; (401334 <main+0x2ec>)
  4012f6:	4610      	mov	r0, r2
  4012f8:	4798      	blx	r3
  4012fa:	4602      	mov	r2, r0
  4012fc:	460b      	mov	r3, r1
  4012fe:	4c16      	ldr	r4, [pc, #88]	; (401358 <main+0x310>)
  401300:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
  401304:	47a0      	blx	r4
  401306:	4603      	mov	r3, r0
  401308:	460c      	mov	r4, r1
  40130a:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  40130e:	2110      	movs	r1, #16
  401310:	4804      	ldr	r0, [pc, #16]	; (401324 <main+0x2dc>)
  401312:	4b06      	ldr	r3, [pc, #24]	; (40132c <main+0x2e4>)
  401314:	4798      	blx	r3
  401316:	e11e      	b.n	401556 <main+0x50e>
  401318:	00400f99 	.word	0x00400f99
  40131c:	400e1400 	.word	0x400e1400
  401320:	004005c5 	.word	0x004005c5
  401324:	400e0e00 	.word	0x400e0e00
  401328:	0040058d 	.word	0x0040058d
  40132c:	004005a9 	.word	0x004005a9
  401330:	20400010 	.word	0x20400010
  401334:	004024e5 	.word	0x004024e5
  401338:	00402805 	.word	0x00402805
  40133c:	3ff00000 	.word	0x3ff00000
  401340:	00400f85 	.word	0x00400f85
  401344:	00402ae5 	.word	0x00402ae5
  401348:	20400001 	.word	0x20400001
  40134c:	204000a0 	.word	0x204000a0
  401350:	005a83df 	.word	0x005a83df
  401354:	005a83e0 	.word	0x005a83e0
  401358:	0040224d 	.word	0x0040224d
			}
			
			else{
				duracao += periodo*1000;
  40135c:	4cb6      	ldr	r4, [pc, #728]	; (401638 <main+0x5f0>)
  40135e:	f04f 0200 	mov.w	r2, #0
  401362:	4bb6      	ldr	r3, [pc, #728]	; (40163c <main+0x5f4>)
  401364:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
  401368:	47a0      	blx	r4
  40136a:	4603      	mov	r3, r0
  40136c:	460c      	mov	r4, r1
  40136e:	461a      	mov	r2, r3
  401370:	4623      	mov	r3, r4
  401372:	4cb3      	ldr	r4, [pc, #716]	; (401640 <main+0x5f8>)
  401374:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
  401378:	47a0      	blx	r4
  40137a:	4603      	mov	r3, r0
  40137c:	460c      	mov	r4, r1
  40137e:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
				pio_set(PIOA, BUZZER_PIO_IDX_MASK);
  401382:	2110      	movs	r1, #16
  401384:	48af      	ldr	r0, [pc, #700]	; (401644 <main+0x5fc>)
  401386:	4bb0      	ldr	r3, [pc, #704]	; (401648 <main+0x600>)
  401388:	4798      	blx	r3
				delay_us(periodo*1000000/2);
  40138a:	4cab      	ldr	r4, [pc, #684]	; (401638 <main+0x5f0>)
  40138c:	a3a8      	add	r3, pc, #672	; (adr r3, 401630 <main+0x5e8>)
  40138e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401392:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
  401396:	47a0      	blx	r4
  401398:	4603      	mov	r3, r0
  40139a:	460c      	mov	r4, r1
  40139c:	4618      	mov	r0, r3
  40139e:	4621      	mov	r1, r4
  4013a0:	4caa      	ldr	r4, [pc, #680]	; (40164c <main+0x604>)
  4013a2:	f04f 0200 	mov.w	r2, #0
  4013a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4013aa:	47a0      	blx	r4
  4013ac:	4603      	mov	r3, r0
  4013ae:	460c      	mov	r4, r1
  4013b0:	4618      	mov	r0, r3
  4013b2:	4621      	mov	r1, r4
  4013b4:	4ca6      	ldr	r4, [pc, #664]	; (401650 <main+0x608>)
  4013b6:	f04f 0200 	mov.w	r2, #0
  4013ba:	f04f 0300 	mov.w	r3, #0
  4013be:	47a0      	blx	r4
  4013c0:	4603      	mov	r3, r0
  4013c2:	2b00      	cmp	r3, #0
  4013c4:	d139      	bne.n	40143a <main+0x3f2>
  4013c6:	4c9c      	ldr	r4, [pc, #624]	; (401638 <main+0x5f0>)
  4013c8:	a399      	add	r3, pc, #612	; (adr r3, 401630 <main+0x5e8>)
  4013ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013ce:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
  4013d2:	47a0      	blx	r4
  4013d4:	4603      	mov	r3, r0
  4013d6:	460c      	mov	r4, r1
  4013d8:	4618      	mov	r0, r3
  4013da:	4621      	mov	r1, r4
  4013dc:	4c9b      	ldr	r4, [pc, #620]	; (40164c <main+0x604>)
  4013de:	f04f 0200 	mov.w	r2, #0
  4013e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4013e6:	47a0      	blx	r4
  4013e8:	4603      	mov	r3, r0
  4013ea:	460c      	mov	r4, r1
  4013ec:	4619      	mov	r1, r3
  4013ee:	4622      	mov	r2, r4
  4013f0:	4b98      	ldr	r3, [pc, #608]	; (401654 <main+0x60c>)
  4013f2:	4608      	mov	r0, r1
  4013f4:	4611      	mov	r1, r2
  4013f6:	4798      	blx	r3
  4013f8:	4605      	mov	r5, r0
  4013fa:	460e      	mov	r6, r1
  4013fc:	4b96      	ldr	r3, [pc, #600]	; (401658 <main+0x610>)
  4013fe:	4798      	blx	r3
  401400:	4603      	mov	r3, r0
  401402:	f04f 0400 	mov.w	r4, #0
  401406:	fb03 f106 	mul.w	r1, r3, r6
  40140a:	fb05 f204 	mul.w	r2, r5, r4
  40140e:	440a      	add	r2, r1
  401410:	fba5 0103 	umull	r0, r1, r5, r3
  401414:	1853      	adds	r3, r2, r1
  401416:	4619      	mov	r1, r3
  401418:	4b90      	ldr	r3, [pc, #576]	; (40165c <main+0x614>)
  40141a:	f04f 0400 	mov.w	r4, #0
  40141e:	18c0      	adds	r0, r0, r3
  401420:	eb41 0104 	adc.w	r1, r1, r4
  401424:	4c8e      	ldr	r4, [pc, #568]	; (401660 <main+0x618>)
  401426:	4a8f      	ldr	r2, [pc, #572]	; (401664 <main+0x61c>)
  401428:	f04f 0300 	mov.w	r3, #0
  40142c:	47a0      	blx	r4
  40142e:	4603      	mov	r3, r0
  401430:	460c      	mov	r4, r1
  401432:	4618      	mov	r0, r3
  401434:	4b8c      	ldr	r3, [pc, #560]	; (401668 <main+0x620>)
  401436:	4798      	blx	r3
  401438:	e016      	b.n	401468 <main+0x420>
  40143a:	4b87      	ldr	r3, [pc, #540]	; (401658 <main+0x610>)
  40143c:	4798      	blx	r3
  40143e:	4603      	mov	r3, r0
  401440:	f04f 0400 	mov.w	r4, #0
  401444:	4985      	ldr	r1, [pc, #532]	; (40165c <main+0x614>)
  401446:	f04f 0200 	mov.w	r2, #0
  40144a:	185d      	adds	r5, r3, r1
  40144c:	eb44 0602 	adc.w	r6, r4, r2
  401450:	4628      	mov	r0, r5
  401452:	4631      	mov	r1, r6
  401454:	4c82      	ldr	r4, [pc, #520]	; (401660 <main+0x618>)
  401456:	4a83      	ldr	r2, [pc, #524]	; (401664 <main+0x61c>)
  401458:	f04f 0300 	mov.w	r3, #0
  40145c:	47a0      	blx	r4
  40145e:	4603      	mov	r3, r0
  401460:	460c      	mov	r4, r1
  401462:	4618      	mov	r0, r3
  401464:	4b80      	ldr	r3, [pc, #512]	; (401668 <main+0x620>)
  401466:	4798      	blx	r3
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  401468:	2110      	movs	r1, #16
  40146a:	4876      	ldr	r0, [pc, #472]	; (401644 <main+0x5fc>)
  40146c:	4b7f      	ldr	r3, [pc, #508]	; (40166c <main+0x624>)
  40146e:	4798      	blx	r3
				delay_us(periodo*1000000/2);
  401470:	4c71      	ldr	r4, [pc, #452]	; (401638 <main+0x5f0>)
  401472:	a36f      	add	r3, pc, #444	; (adr r3, 401630 <main+0x5e8>)
  401474:	e9d3 2300 	ldrd	r2, r3, [r3]
  401478:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
  40147c:	47a0      	blx	r4
  40147e:	4603      	mov	r3, r0
  401480:	460c      	mov	r4, r1
  401482:	4618      	mov	r0, r3
  401484:	4621      	mov	r1, r4
  401486:	4c71      	ldr	r4, [pc, #452]	; (40164c <main+0x604>)
  401488:	f04f 0200 	mov.w	r2, #0
  40148c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401490:	47a0      	blx	r4
  401492:	4603      	mov	r3, r0
  401494:	460c      	mov	r4, r1
  401496:	4618      	mov	r0, r3
  401498:	4621      	mov	r1, r4
  40149a:	4c6d      	ldr	r4, [pc, #436]	; (401650 <main+0x608>)
  40149c:	f04f 0200 	mov.w	r2, #0
  4014a0:	f04f 0300 	mov.w	r3, #0
  4014a4:	47a0      	blx	r4
  4014a6:	4603      	mov	r3, r0
  4014a8:	2b00      	cmp	r3, #0
  4014aa:	d139      	bne.n	401520 <main+0x4d8>
  4014ac:	4c62      	ldr	r4, [pc, #392]	; (401638 <main+0x5f0>)
  4014ae:	a360      	add	r3, pc, #384	; (adr r3, 401630 <main+0x5e8>)
  4014b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014b4:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
  4014b8:	47a0      	blx	r4
  4014ba:	4603      	mov	r3, r0
  4014bc:	460c      	mov	r4, r1
  4014be:	4618      	mov	r0, r3
  4014c0:	4621      	mov	r1, r4
  4014c2:	4c62      	ldr	r4, [pc, #392]	; (40164c <main+0x604>)
  4014c4:	f04f 0200 	mov.w	r2, #0
  4014c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4014cc:	47a0      	blx	r4
  4014ce:	4603      	mov	r3, r0
  4014d0:	460c      	mov	r4, r1
  4014d2:	4619      	mov	r1, r3
  4014d4:	4622      	mov	r2, r4
  4014d6:	4b5f      	ldr	r3, [pc, #380]	; (401654 <main+0x60c>)
  4014d8:	4608      	mov	r0, r1
  4014da:	4611      	mov	r1, r2
  4014dc:	4798      	blx	r3
  4014de:	4605      	mov	r5, r0
  4014e0:	460e      	mov	r6, r1
  4014e2:	4b5d      	ldr	r3, [pc, #372]	; (401658 <main+0x610>)
  4014e4:	4798      	blx	r3
  4014e6:	4603      	mov	r3, r0
  4014e8:	f04f 0400 	mov.w	r4, #0
  4014ec:	fb03 f106 	mul.w	r1, r3, r6
  4014f0:	fb05 f204 	mul.w	r2, r5, r4
  4014f4:	440a      	add	r2, r1
  4014f6:	fba5 0103 	umull	r0, r1, r5, r3
  4014fa:	1853      	adds	r3, r2, r1
  4014fc:	4619      	mov	r1, r3
  4014fe:	4b57      	ldr	r3, [pc, #348]	; (40165c <main+0x614>)
  401500:	f04f 0400 	mov.w	r4, #0
  401504:	18c0      	adds	r0, r0, r3
  401506:	eb41 0104 	adc.w	r1, r1, r4
  40150a:	4c55      	ldr	r4, [pc, #340]	; (401660 <main+0x618>)
  40150c:	4a55      	ldr	r2, [pc, #340]	; (401664 <main+0x61c>)
  40150e:	f04f 0300 	mov.w	r3, #0
  401512:	47a0      	blx	r4
  401514:	4603      	mov	r3, r0
  401516:	460c      	mov	r4, r1
  401518:	4618      	mov	r0, r3
  40151a:	4b53      	ldr	r3, [pc, #332]	; (401668 <main+0x620>)
  40151c:	4798      	blx	r3
  40151e:	e016      	b.n	40154e <main+0x506>
  401520:	4b4d      	ldr	r3, [pc, #308]	; (401658 <main+0x610>)
  401522:	4798      	blx	r3
  401524:	4603      	mov	r3, r0
  401526:	f04f 0400 	mov.w	r4, #0
  40152a:	494c      	ldr	r1, [pc, #304]	; (40165c <main+0x614>)
  40152c:	f04f 0200 	mov.w	r2, #0
  401530:	185d      	adds	r5, r3, r1
  401532:	eb44 0602 	adc.w	r6, r4, r2
  401536:	4628      	mov	r0, r5
  401538:	4631      	mov	r1, r6
  40153a:	4c49      	ldr	r4, [pc, #292]	; (401660 <main+0x618>)
  40153c:	4a49      	ldr	r2, [pc, #292]	; (401664 <main+0x61c>)
  40153e:	f04f 0300 	mov.w	r3, #0
  401542:	47a0      	blx	r4
  401544:	4603      	mov	r3, r0
  401546:	460c      	mov	r4, r1
  401548:	4618      	mov	r0, r3
  40154a:	4b47      	ldr	r3, [pc, #284]	; (401668 <main+0x620>)
  40154c:	4798      	blx	r3
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  40154e:	2110      	movs	r1, #16
  401550:	483c      	ldr	r0, [pc, #240]	; (401644 <main+0x5fc>)
  401552:	4b46      	ldr	r3, [pc, #280]	; (40166c <main+0x624>)
  401554:	4798      	blx	r3
		while(duracao < durationI[i]*notesI[1]){
  401556:	4a46      	ldr	r2, [pc, #280]	; (401670 <main+0x628>)
  401558:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
  40155c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401560:	4b44      	ldr	r3, [pc, #272]	; (401674 <main+0x62c>)
  401562:	685b      	ldr	r3, [r3, #4]
  401564:	fb03 f202 	mul.w	r2, r3, r2
  401568:	4b43      	ldr	r3, [pc, #268]	; (401678 <main+0x630>)
  40156a:	4610      	mov	r0, r2
  40156c:	4798      	blx	r3
  40156e:	4c43      	ldr	r4, [pc, #268]	; (40167c <main+0x634>)
  401570:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
  401574:	47a0      	blx	r4
  401576:	4603      	mov	r3, r0
  401578:	2b00      	cmp	r3, #0
  40157a:	f47f adaf 	bne.w	4010dc <main+0x94>
	for (int i=2;i<notesI[0];i++){
  40157e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
  401582:	3301      	adds	r3, #1
  401584:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  401588:	4b3a      	ldr	r3, [pc, #232]	; (401674 <main+0x62c>)
  40158a:	681a      	ldr	r2, [r3, #0]
  40158c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
  401590:	429a      	cmp	r2, r3
  401592:	f73f ad81 	bgt.w	401098 <main+0x50>
			}
		}
			
	}
	delay_ms(200);
  401596:	4b30      	ldr	r3, [pc, #192]	; (401658 <main+0x610>)
  401598:	4798      	blx	r3
  40159a:	4603      	mov	r3, r0
  40159c:	4619      	mov	r1, r3
  40159e:	f04f 0200 	mov.w	r2, #0
  4015a2:	460b      	mov	r3, r1
  4015a4:	4614      	mov	r4, r2
  4015a6:	18db      	adds	r3, r3, r3
  4015a8:	eb44 0404 	adc.w	r4, r4, r4
  4015ac:	185b      	adds	r3, r3, r1
  4015ae:	eb44 0402 	adc.w	r4, r4, r2
  4015b2:	00e0      	lsls	r0, r4, #3
  4015b4:	6678      	str	r0, [r7, #100]	; 0x64
  4015b6:	6e78      	ldr	r0, [r7, #100]	; 0x64
  4015b8:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  4015bc:	6678      	str	r0, [r7, #100]	; 0x64
  4015be:	00db      	lsls	r3, r3, #3
  4015c0:	663b      	str	r3, [r7, #96]	; 0x60
  4015c2:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
  4015c6:	185b      	adds	r3, r3, r1
  4015c8:	eb44 0402 	adc.w	r4, r4, r2
  4015cc:	00e2      	lsls	r2, r4, #3
  4015ce:	65fa      	str	r2, [r7, #92]	; 0x5c
  4015d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
  4015d2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  4015d6:	65fa      	str	r2, [r7, #92]	; 0x5c
  4015d8:	00db      	lsls	r3, r3, #3
  4015da:	65bb      	str	r3, [r7, #88]	; 0x58
  4015dc:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
  4015e0:	4619      	mov	r1, r3
  4015e2:	4622      	mov	r2, r4
  4015e4:	f241 732b 	movw	r3, #5931	; 0x172b
  4015e8:	f04f 0400 	mov.w	r4, #0
  4015ec:	18cd      	adds	r5, r1, r3
  4015ee:	eb42 0604 	adc.w	r6, r2, r4
  4015f2:	4628      	mov	r0, r5
  4015f4:	4631      	mov	r1, r6
  4015f6:	4c1a      	ldr	r4, [pc, #104]	; (401660 <main+0x618>)
  4015f8:	f241 722c 	movw	r2, #5932	; 0x172c
  4015fc:	f04f 0300 	mov.w	r3, #0
  401600:	47a0      	blx	r4
  401602:	4603      	mov	r3, r0
  401604:	460c      	mov	r4, r1
  401606:	4618      	mov	r0, r3
  401608:	4b17      	ldr	r3, [pc, #92]	; (401668 <main+0x620>)
  40160a:	4798      	blx	r3
	//**************MUSICA 2 - TEMA PIRATAS DO CARIBE************************
	pio_set(PIOA, LED2_PIO_IDX_MASK);
  40160c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401610:	480c      	ldr	r0, [pc, #48]	; (401644 <main+0x5fc>)
  401612:	4b0d      	ldr	r3, [pc, #52]	; (401648 <main+0x600>)
  401614:	4798      	blx	r3
	pio_clear(PIOA, LED1_PIO_IDX_MASK);
  401616:	2104      	movs	r1, #4
  401618:	480a      	ldr	r0, [pc, #40]	; (401644 <main+0x5fc>)
  40161a:	4b14      	ldr	r3, [pc, #80]	; (40166c <main+0x624>)
  40161c:	4798      	blx	r3
	pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  40161e:	2108      	movs	r1, #8
  401620:	4808      	ldr	r0, [pc, #32]	; (401644 <main+0x5fc>)
  401622:	4b12      	ldr	r3, [pc, #72]	; (40166c <main+0x624>)
  401624:	4798      	blx	r3
	for (int i=2;i<notesD[0];i++){
  401626:	2302      	movs	r3, #2
  401628:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  40162c:	e29c      	b.n	401b68 <main+0xb20>
  40162e:	bf00      	nop
  401630:	00000000 	.word	0x00000000
  401634:	412e8480 	.word	0x412e8480
  401638:	004025b1 	.word	0x004025b1
  40163c:	408f4000 	.word	0x408f4000
  401640:	0040224d 	.word	0x0040224d
  401644:	400e0e00 	.word	0x400e0e00
  401648:	0040058d 	.word	0x0040058d
  40164c:	00402805 	.word	0x00402805
  401650:	00402a81 	.word	0x00402a81
  401654:	00402b15 	.word	0x00402b15
  401658:	00400f85 	.word	0x00400f85
  40165c:	005a83df 	.word	0x005a83df
  401660:	00402ae5 	.word	0x00402ae5
  401664:	005a83e0 	.word	0x005a83e0
  401668:	20400001 	.word	0x20400001
  40166c:	004005a9 	.word	0x004005a9
  401670:	204000a0 	.word	0x204000a0
  401674:	20400010 	.word	0x20400010
  401678:	004024e5 	.word	0x004024e5
  40167c:	00402ad1 	.word	0x00402ad1
		if(proxima){
  401680:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
  401684:	2b00      	cmp	r3, #0
  401686:	d003      	beq.n	401690 <main+0x648>
			proxima=0;
  401688:	2300      	movs	r3, #0
  40168a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
			break;
  40168e:	e272      	b.n	401b76 <main+0xb2e>
		}
		
		double periodo = 1.0/notesD[i];
  401690:	4a9b      	ldr	r2, [pc, #620]	; (401900 <main+0x8b8>)
  401692:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
  401696:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40169a:	4b9a      	ldr	r3, [pc, #616]	; (401904 <main+0x8bc>)
  40169c:	4610      	mov	r0, r2
  40169e:	4798      	blx	r3
  4016a0:	4602      	mov	r2, r0
  4016a2:	460b      	mov	r3, r1
  4016a4:	4c98      	ldr	r4, [pc, #608]	; (401908 <main+0x8c0>)
  4016a6:	f04f 0000 	mov.w	r0, #0
  4016aa:	4998      	ldr	r1, [pc, #608]	; (40190c <main+0x8c4>)
  4016ac:	47a0      	blx	r4
  4016ae:	4603      	mov	r3, r0
  4016b0:	460c      	mov	r4, r1
  4016b2:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
		
		double duracao=0;
  4016b6:	f04f 0300 	mov.w	r3, #0
  4016ba:	f04f 0400 	mov.w	r4, #0
  4016be:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		
		while(duracao < durationD[i]*notesD[1]){
  4016c2:	e238      	b.n	401b36 <main+0xaee>
			if(!pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){
  4016c4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4016c8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016cc:	4890      	ldr	r0, [pc, #576]	; (401910 <main+0x8c8>)
  4016ce:	4b91      	ldr	r3, [pc, #580]	; (401914 <main+0x8cc>)
  4016d0:	4798      	blx	r3
  4016d2:	4603      	mov	r3, r0
  4016d4:	2b00      	cmp	r3, #0
  4016d6:	f040 809b 	bne.w	401810 <main+0x7c8>
				pausa = !pausa;
  4016da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  4016de:	2b00      	cmp	r3, #0
  4016e0:	bf0c      	ite	eq
  4016e2:	2301      	moveq	r3, #1
  4016e4:	2300      	movne	r3, #0
  4016e6:	b2db      	uxtb	r3, r3
  4016e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  4016ec:	2110      	movs	r1, #16
  4016ee:	488a      	ldr	r0, [pc, #552]	; (401918 <main+0x8d0>)
  4016f0:	4b8a      	ldr	r3, [pc, #552]	; (40191c <main+0x8d4>)
  4016f2:	4798      	blx	r3
				
				while(pausa){
  4016f4:	e087      	b.n	401806 <main+0x7be>
					delay_ms(170);
  4016f6:	4b8a      	ldr	r3, [pc, #552]	; (401920 <main+0x8d8>)
  4016f8:	4798      	blx	r3
  4016fa:	4603      	mov	r3, r0
  4016fc:	4619      	mov	r1, r3
  4016fe:	f04f 0200 	mov.w	r2, #0
  401702:	460b      	mov	r3, r1
  401704:	4614      	mov	r4, r2
  401706:	00a0      	lsls	r0, r4, #2
  401708:	6578      	str	r0, [r7, #84]	; 0x54
  40170a:	6d78      	ldr	r0, [r7, #84]	; 0x54
  40170c:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  401710:	6578      	str	r0, [r7, #84]	; 0x54
  401712:	009b      	lsls	r3, r3, #2
  401714:	653b      	str	r3, [r7, #80]	; 0x50
  401716:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
  40171a:	185b      	adds	r3, r3, r1
  40171c:	eb44 0402 	adc.w	r4, r4, r2
  401720:	0122      	lsls	r2, r4, #4
  401722:	64fa      	str	r2, [r7, #76]	; 0x4c
  401724:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
  401726:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
  40172a:	64fa      	str	r2, [r7, #76]	; 0x4c
  40172c:	011a      	lsls	r2, r3, #4
  40172e:	64ba      	str	r2, [r7, #72]	; 0x48
  401730:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
  401734:	18c9      	adds	r1, r1, r3
  401736:	eb42 0204 	adc.w	r2, r2, r4
  40173a:	460b      	mov	r3, r1
  40173c:	4614      	mov	r4, r2
  40173e:	18db      	adds	r3, r3, r3
  401740:	eb44 0404 	adc.w	r4, r4, r4
  401744:	4619      	mov	r1, r3
  401746:	4622      	mov	r2, r4
  401748:	f241 732b 	movw	r3, #5931	; 0x172b
  40174c:	f04f 0400 	mov.w	r4, #0
  401750:	18cd      	adds	r5, r1, r3
  401752:	eb42 0604 	adc.w	r6, r2, r4
  401756:	4628      	mov	r0, r5
  401758:	4631      	mov	r1, r6
  40175a:	4c72      	ldr	r4, [pc, #456]	; (401924 <main+0x8dc>)
  40175c:	f241 722c 	movw	r2, #5932	; 0x172c
  401760:	f04f 0300 	mov.w	r3, #0
  401764:	47a0      	blx	r4
  401766:	4603      	mov	r3, r0
  401768:	460c      	mov	r4, r1
  40176a:	4618      	mov	r0, r3
  40176c:	4b6e      	ldr	r3, [pc, #440]	; (401928 <main+0x8e0>)
  40176e:	4798      	blx	r3
					if(!pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){
  401770:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401774:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401778:	4865      	ldr	r0, [pc, #404]	; (401910 <main+0x8c8>)
  40177a:	4b66      	ldr	r3, [pc, #408]	; (401914 <main+0x8cc>)
  40177c:	4798      	blx	r3
  40177e:	4603      	mov	r3, r0
  401780:	2b00      	cmp	r3, #0
  401782:	d108      	bne.n	401796 <main+0x74e>
						pausa = !pausa;
  401784:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  401788:	2b00      	cmp	r3, #0
  40178a:	bf0c      	ite	eq
  40178c:	2301      	moveq	r3, #1
  40178e:	2300      	movne	r3, #0
  401790:	b2db      	uxtb	r3, r3
  401792:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
					}
					delay_ms(170);
  401796:	4b62      	ldr	r3, [pc, #392]	; (401920 <main+0x8d8>)
  401798:	4798      	blx	r3
  40179a:	4603      	mov	r3, r0
  40179c:	4619      	mov	r1, r3
  40179e:	f04f 0200 	mov.w	r2, #0
  4017a2:	460b      	mov	r3, r1
  4017a4:	4614      	mov	r4, r2
  4017a6:	00a0      	lsls	r0, r4, #2
  4017a8:	6478      	str	r0, [r7, #68]	; 0x44
  4017aa:	6c78      	ldr	r0, [r7, #68]	; 0x44
  4017ac:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4017b0:	6478      	str	r0, [r7, #68]	; 0x44
  4017b2:	009b      	lsls	r3, r3, #2
  4017b4:	643b      	str	r3, [r7, #64]	; 0x40
  4017b6:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
  4017ba:	185b      	adds	r3, r3, r1
  4017bc:	eb44 0402 	adc.w	r4, r4, r2
  4017c0:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  4017c4:	ea4b 7b13 	orr.w	fp, fp, r3, lsr #28
  4017c8:	ea4f 1a03 	mov.w	sl, r3, lsl #4
  4017cc:	eb13 030a 	adds.w	r3, r3, sl
  4017d0:	eb44 040b 	adc.w	r4, r4, fp
  4017d4:	18db      	adds	r3, r3, r3
  4017d6:	eb44 0404 	adc.w	r4, r4, r4
  4017da:	4619      	mov	r1, r3
  4017dc:	4622      	mov	r2, r4
  4017de:	f241 732b 	movw	r3, #5931	; 0x172b
  4017e2:	f04f 0400 	mov.w	r4, #0
  4017e6:	18cd      	adds	r5, r1, r3
  4017e8:	eb42 0604 	adc.w	r6, r2, r4
  4017ec:	4628      	mov	r0, r5
  4017ee:	4631      	mov	r1, r6
  4017f0:	4c4c      	ldr	r4, [pc, #304]	; (401924 <main+0x8dc>)
  4017f2:	f241 722c 	movw	r2, #5932	; 0x172c
  4017f6:	f04f 0300 	mov.w	r3, #0
  4017fa:	47a0      	blx	r4
  4017fc:	4603      	mov	r3, r0
  4017fe:	460c      	mov	r4, r1
  401800:	4618      	mov	r0, r3
  401802:	4b49      	ldr	r3, [pc, #292]	; (401928 <main+0x8e0>)
  401804:	4798      	blx	r3
				while(pausa){
  401806:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  40180a:	2b00      	cmp	r3, #0
  40180c:	f47f af73 	bne.w	4016f6 <main+0x6ae>
				}
			}
			
			if(!pio_get(PIOD,PIO_INPUT, BNEX_PIO_IDX_MASK)){
  401810:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401814:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401818:	483d      	ldr	r0, [pc, #244]	; (401910 <main+0x8c8>)
  40181a:	4b3e      	ldr	r3, [pc, #248]	; (401914 <main+0x8cc>)
  40181c:	4798      	blx	r3
  40181e:	4603      	mov	r3, r0
  401820:	2b00      	cmp	r3, #0
  401822:	d103      	bne.n	40182c <main+0x7e4>
				proxima = 1;
  401824:	2301      	movs	r3, #1
  401826:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
				break;
  40182a:	e198      	b.n	401b5e <main+0xb16>
			}
			
			if(notesD[i]==0){
  40182c:	4a34      	ldr	r2, [pc, #208]	; (401900 <main+0x8b8>)
  40182e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
  401832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401836:	2b00      	cmp	r3, #0
  401838:	f040 8080 	bne.w	40193c <main+0x8f4>
				delay_ms(durationD[i]);
  40183c:	4a3b      	ldr	r2, [pc, #236]	; (40192c <main+0x8e4>)
  40183e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
  401842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401846:	2b00      	cmp	r3, #0
  401848:	d028      	beq.n	40189c <main+0x854>
  40184a:	4a38      	ldr	r2, [pc, #224]	; (40192c <main+0x8e4>)
  40184c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
  401850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401854:	461d      	mov	r5, r3
  401856:	ea4f 76e5 	mov.w	r6, r5, asr #31
  40185a:	4b31      	ldr	r3, [pc, #196]	; (401920 <main+0x8d8>)
  40185c:	4798      	blx	r3
  40185e:	4603      	mov	r3, r0
  401860:	f04f 0400 	mov.w	r4, #0
  401864:	fb03 f106 	mul.w	r1, r3, r6
  401868:	fb05 f204 	mul.w	r2, r5, r4
  40186c:	440a      	add	r2, r1
  40186e:	fba5 0103 	umull	r0, r1, r5, r3
  401872:	1853      	adds	r3, r2, r1
  401874:	4619      	mov	r1, r3
  401876:	f241 732b 	movw	r3, #5931	; 0x172b
  40187a:	f04f 0400 	mov.w	r4, #0
  40187e:	18c0      	adds	r0, r0, r3
  401880:	eb41 0104 	adc.w	r1, r1, r4
  401884:	4c27      	ldr	r4, [pc, #156]	; (401924 <main+0x8dc>)
  401886:	f241 722c 	movw	r2, #5932	; 0x172c
  40188a:	f04f 0300 	mov.w	r3, #0
  40188e:	47a0      	blx	r4
  401890:	4603      	mov	r3, r0
  401892:	460c      	mov	r4, r1
  401894:	4618      	mov	r0, r3
  401896:	4b24      	ldr	r3, [pc, #144]	; (401928 <main+0x8e0>)
  401898:	4798      	blx	r3
  40189a:	e016      	b.n	4018ca <main+0x882>
  40189c:	4b20      	ldr	r3, [pc, #128]	; (401920 <main+0x8d8>)
  40189e:	4798      	blx	r3
  4018a0:	4603      	mov	r3, r0
  4018a2:	f04f 0400 	mov.w	r4, #0
  4018a6:	4922      	ldr	r1, [pc, #136]	; (401930 <main+0x8e8>)
  4018a8:	f04f 0200 	mov.w	r2, #0
  4018ac:	185d      	adds	r5, r3, r1
  4018ae:	eb44 0602 	adc.w	r6, r4, r2
  4018b2:	4628      	mov	r0, r5
  4018b4:	4631      	mov	r1, r6
  4018b6:	4c1b      	ldr	r4, [pc, #108]	; (401924 <main+0x8dc>)
  4018b8:	4a1e      	ldr	r2, [pc, #120]	; (401934 <main+0x8ec>)
  4018ba:	f04f 0300 	mov.w	r3, #0
  4018be:	47a0      	blx	r4
  4018c0:	4603      	mov	r3, r0
  4018c2:	460c      	mov	r4, r1
  4018c4:	4618      	mov	r0, r3
  4018c6:	4b18      	ldr	r3, [pc, #96]	; (401928 <main+0x8e0>)
  4018c8:	4798      	blx	r3
				duracao += durationD[i]*notesD[1];
  4018ca:	4a18      	ldr	r2, [pc, #96]	; (40192c <main+0x8e4>)
  4018cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
  4018d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4018d4:	4b0a      	ldr	r3, [pc, #40]	; (401900 <main+0x8b8>)
  4018d6:	685b      	ldr	r3, [r3, #4]
  4018d8:	fb03 f202 	mul.w	r2, r3, r2
  4018dc:	4b09      	ldr	r3, [pc, #36]	; (401904 <main+0x8bc>)
  4018de:	4610      	mov	r0, r2
  4018e0:	4798      	blx	r3
  4018e2:	4602      	mov	r2, r0
  4018e4:	460b      	mov	r3, r1
  4018e6:	4c14      	ldr	r4, [pc, #80]	; (401938 <main+0x8f0>)
  4018e8:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
  4018ec:	47a0      	blx	r4
  4018ee:	4603      	mov	r3, r0
  4018f0:	460c      	mov	r4, r1
  4018f2:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  4018f6:	2110      	movs	r1, #16
  4018f8:	4807      	ldr	r0, [pc, #28]	; (401918 <main+0x8d0>)
  4018fa:	4b08      	ldr	r3, [pc, #32]	; (40191c <main+0x8d4>)
  4018fc:	4798      	blx	r3
  4018fe:	e11a      	b.n	401b36 <main+0xaee>
  401900:	20400130 	.word	0x20400130
  401904:	004024e5 	.word	0x004024e5
  401908:	00402805 	.word	0x00402805
  40190c:	3ff00000 	.word	0x3ff00000
  401910:	400e1400 	.word	0x400e1400
  401914:	004005c5 	.word	0x004005c5
  401918:	400e0e00 	.word	0x400e0e00
  40191c:	004005a9 	.word	0x004005a9
  401920:	00400f85 	.word	0x00400f85
  401924:	00402ae5 	.word	0x00402ae5
  401928:	20400001 	.word	0x20400001
  40192c:	20400464 	.word	0x20400464
  401930:	005a83df 	.word	0x005a83df
  401934:	005a83e0 	.word	0x005a83e0
  401938:	0040224d 	.word	0x0040224d
			}
			
			else{
				duracao += periodo*1000;
  40193c:	4cb6      	ldr	r4, [pc, #728]	; (401c18 <main+0xbd0>)
  40193e:	f04f 0200 	mov.w	r2, #0
  401942:	4bb6      	ldr	r3, [pc, #728]	; (401c1c <main+0xbd4>)
  401944:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
  401948:	47a0      	blx	r4
  40194a:	4603      	mov	r3, r0
  40194c:	460c      	mov	r4, r1
  40194e:	461a      	mov	r2, r3
  401950:	4623      	mov	r3, r4
  401952:	4cb3      	ldr	r4, [pc, #716]	; (401c20 <main+0xbd8>)
  401954:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
  401958:	47a0      	blx	r4
  40195a:	4603      	mov	r3, r0
  40195c:	460c      	mov	r4, r1
  40195e:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
				pio_set(PIOA, BUZZER_PIO_IDX_MASK);
  401962:	2110      	movs	r1, #16
  401964:	48af      	ldr	r0, [pc, #700]	; (401c24 <main+0xbdc>)
  401966:	4bb0      	ldr	r3, [pc, #704]	; (401c28 <main+0xbe0>)
  401968:	4798      	blx	r3
				delay_us(periodo*1000000/2);
  40196a:	4cab      	ldr	r4, [pc, #684]	; (401c18 <main+0xbd0>)
  40196c:	a3a8      	add	r3, pc, #672	; (adr r3, 401c10 <main+0xbc8>)
  40196e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401972:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
  401976:	47a0      	blx	r4
  401978:	4603      	mov	r3, r0
  40197a:	460c      	mov	r4, r1
  40197c:	4618      	mov	r0, r3
  40197e:	4621      	mov	r1, r4
  401980:	4caa      	ldr	r4, [pc, #680]	; (401c2c <main+0xbe4>)
  401982:	f04f 0200 	mov.w	r2, #0
  401986:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40198a:	47a0      	blx	r4
  40198c:	4603      	mov	r3, r0
  40198e:	460c      	mov	r4, r1
  401990:	4618      	mov	r0, r3
  401992:	4621      	mov	r1, r4
  401994:	4ca6      	ldr	r4, [pc, #664]	; (401c30 <main+0xbe8>)
  401996:	f04f 0200 	mov.w	r2, #0
  40199a:	f04f 0300 	mov.w	r3, #0
  40199e:	47a0      	blx	r4
  4019a0:	4603      	mov	r3, r0
  4019a2:	2b00      	cmp	r3, #0
  4019a4:	d139      	bne.n	401a1a <main+0x9d2>
  4019a6:	4c9c      	ldr	r4, [pc, #624]	; (401c18 <main+0xbd0>)
  4019a8:	a399      	add	r3, pc, #612	; (adr r3, 401c10 <main+0xbc8>)
  4019aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019ae:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
  4019b2:	47a0      	blx	r4
  4019b4:	4603      	mov	r3, r0
  4019b6:	460c      	mov	r4, r1
  4019b8:	4618      	mov	r0, r3
  4019ba:	4621      	mov	r1, r4
  4019bc:	4c9b      	ldr	r4, [pc, #620]	; (401c2c <main+0xbe4>)
  4019be:	f04f 0200 	mov.w	r2, #0
  4019c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4019c6:	47a0      	blx	r4
  4019c8:	4603      	mov	r3, r0
  4019ca:	460c      	mov	r4, r1
  4019cc:	4619      	mov	r1, r3
  4019ce:	4622      	mov	r2, r4
  4019d0:	4b98      	ldr	r3, [pc, #608]	; (401c34 <main+0xbec>)
  4019d2:	4608      	mov	r0, r1
  4019d4:	4611      	mov	r1, r2
  4019d6:	4798      	blx	r3
  4019d8:	4605      	mov	r5, r0
  4019da:	460e      	mov	r6, r1
  4019dc:	4b96      	ldr	r3, [pc, #600]	; (401c38 <main+0xbf0>)
  4019de:	4798      	blx	r3
  4019e0:	4603      	mov	r3, r0
  4019e2:	f04f 0400 	mov.w	r4, #0
  4019e6:	fb03 f106 	mul.w	r1, r3, r6
  4019ea:	fb05 f204 	mul.w	r2, r5, r4
  4019ee:	440a      	add	r2, r1
  4019f0:	fba5 0103 	umull	r0, r1, r5, r3
  4019f4:	1853      	adds	r3, r2, r1
  4019f6:	4619      	mov	r1, r3
  4019f8:	4b90      	ldr	r3, [pc, #576]	; (401c3c <main+0xbf4>)
  4019fa:	f04f 0400 	mov.w	r4, #0
  4019fe:	18c0      	adds	r0, r0, r3
  401a00:	eb41 0104 	adc.w	r1, r1, r4
  401a04:	4c8e      	ldr	r4, [pc, #568]	; (401c40 <main+0xbf8>)
  401a06:	4a8f      	ldr	r2, [pc, #572]	; (401c44 <main+0xbfc>)
  401a08:	f04f 0300 	mov.w	r3, #0
  401a0c:	47a0      	blx	r4
  401a0e:	4603      	mov	r3, r0
  401a10:	460c      	mov	r4, r1
  401a12:	4618      	mov	r0, r3
  401a14:	4b8c      	ldr	r3, [pc, #560]	; (401c48 <main+0xc00>)
  401a16:	4798      	blx	r3
  401a18:	e016      	b.n	401a48 <main+0xa00>
  401a1a:	4b87      	ldr	r3, [pc, #540]	; (401c38 <main+0xbf0>)
  401a1c:	4798      	blx	r3
  401a1e:	4603      	mov	r3, r0
  401a20:	f04f 0400 	mov.w	r4, #0
  401a24:	4985      	ldr	r1, [pc, #532]	; (401c3c <main+0xbf4>)
  401a26:	f04f 0200 	mov.w	r2, #0
  401a2a:	185d      	adds	r5, r3, r1
  401a2c:	eb44 0602 	adc.w	r6, r4, r2
  401a30:	4628      	mov	r0, r5
  401a32:	4631      	mov	r1, r6
  401a34:	4c82      	ldr	r4, [pc, #520]	; (401c40 <main+0xbf8>)
  401a36:	4a83      	ldr	r2, [pc, #524]	; (401c44 <main+0xbfc>)
  401a38:	f04f 0300 	mov.w	r3, #0
  401a3c:	47a0      	blx	r4
  401a3e:	4603      	mov	r3, r0
  401a40:	460c      	mov	r4, r1
  401a42:	4618      	mov	r0, r3
  401a44:	4b80      	ldr	r3, [pc, #512]	; (401c48 <main+0xc00>)
  401a46:	4798      	blx	r3
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  401a48:	2110      	movs	r1, #16
  401a4a:	4876      	ldr	r0, [pc, #472]	; (401c24 <main+0xbdc>)
  401a4c:	4b7f      	ldr	r3, [pc, #508]	; (401c4c <main+0xc04>)
  401a4e:	4798      	blx	r3
				delay_us(periodo*1000000/2);
  401a50:	4c71      	ldr	r4, [pc, #452]	; (401c18 <main+0xbd0>)
  401a52:	a36f      	add	r3, pc, #444	; (adr r3, 401c10 <main+0xbc8>)
  401a54:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a58:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
  401a5c:	47a0      	blx	r4
  401a5e:	4603      	mov	r3, r0
  401a60:	460c      	mov	r4, r1
  401a62:	4618      	mov	r0, r3
  401a64:	4621      	mov	r1, r4
  401a66:	4c71      	ldr	r4, [pc, #452]	; (401c2c <main+0xbe4>)
  401a68:	f04f 0200 	mov.w	r2, #0
  401a6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401a70:	47a0      	blx	r4
  401a72:	4603      	mov	r3, r0
  401a74:	460c      	mov	r4, r1
  401a76:	4618      	mov	r0, r3
  401a78:	4621      	mov	r1, r4
  401a7a:	4c6d      	ldr	r4, [pc, #436]	; (401c30 <main+0xbe8>)
  401a7c:	f04f 0200 	mov.w	r2, #0
  401a80:	f04f 0300 	mov.w	r3, #0
  401a84:	47a0      	blx	r4
  401a86:	4603      	mov	r3, r0
  401a88:	2b00      	cmp	r3, #0
  401a8a:	d139      	bne.n	401b00 <main+0xab8>
  401a8c:	4c62      	ldr	r4, [pc, #392]	; (401c18 <main+0xbd0>)
  401a8e:	a360      	add	r3, pc, #384	; (adr r3, 401c10 <main+0xbc8>)
  401a90:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a94:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
  401a98:	47a0      	blx	r4
  401a9a:	4603      	mov	r3, r0
  401a9c:	460c      	mov	r4, r1
  401a9e:	4618      	mov	r0, r3
  401aa0:	4621      	mov	r1, r4
  401aa2:	4c62      	ldr	r4, [pc, #392]	; (401c2c <main+0xbe4>)
  401aa4:	f04f 0200 	mov.w	r2, #0
  401aa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401aac:	47a0      	blx	r4
  401aae:	4603      	mov	r3, r0
  401ab0:	460c      	mov	r4, r1
  401ab2:	4619      	mov	r1, r3
  401ab4:	4622      	mov	r2, r4
  401ab6:	4b5f      	ldr	r3, [pc, #380]	; (401c34 <main+0xbec>)
  401ab8:	4608      	mov	r0, r1
  401aba:	4611      	mov	r1, r2
  401abc:	4798      	blx	r3
  401abe:	4605      	mov	r5, r0
  401ac0:	460e      	mov	r6, r1
  401ac2:	4b5d      	ldr	r3, [pc, #372]	; (401c38 <main+0xbf0>)
  401ac4:	4798      	blx	r3
  401ac6:	4603      	mov	r3, r0
  401ac8:	f04f 0400 	mov.w	r4, #0
  401acc:	fb03 f106 	mul.w	r1, r3, r6
  401ad0:	fb05 f204 	mul.w	r2, r5, r4
  401ad4:	440a      	add	r2, r1
  401ad6:	fba5 0103 	umull	r0, r1, r5, r3
  401ada:	1853      	adds	r3, r2, r1
  401adc:	4619      	mov	r1, r3
  401ade:	4b57      	ldr	r3, [pc, #348]	; (401c3c <main+0xbf4>)
  401ae0:	f04f 0400 	mov.w	r4, #0
  401ae4:	18c0      	adds	r0, r0, r3
  401ae6:	eb41 0104 	adc.w	r1, r1, r4
  401aea:	4c55      	ldr	r4, [pc, #340]	; (401c40 <main+0xbf8>)
  401aec:	4a55      	ldr	r2, [pc, #340]	; (401c44 <main+0xbfc>)
  401aee:	f04f 0300 	mov.w	r3, #0
  401af2:	47a0      	blx	r4
  401af4:	4603      	mov	r3, r0
  401af6:	460c      	mov	r4, r1
  401af8:	4618      	mov	r0, r3
  401afa:	4b53      	ldr	r3, [pc, #332]	; (401c48 <main+0xc00>)
  401afc:	4798      	blx	r3
  401afe:	e016      	b.n	401b2e <main+0xae6>
  401b00:	4b4d      	ldr	r3, [pc, #308]	; (401c38 <main+0xbf0>)
  401b02:	4798      	blx	r3
  401b04:	4603      	mov	r3, r0
  401b06:	f04f 0400 	mov.w	r4, #0
  401b0a:	494c      	ldr	r1, [pc, #304]	; (401c3c <main+0xbf4>)
  401b0c:	f04f 0200 	mov.w	r2, #0
  401b10:	185d      	adds	r5, r3, r1
  401b12:	eb44 0602 	adc.w	r6, r4, r2
  401b16:	4628      	mov	r0, r5
  401b18:	4631      	mov	r1, r6
  401b1a:	4c49      	ldr	r4, [pc, #292]	; (401c40 <main+0xbf8>)
  401b1c:	4a49      	ldr	r2, [pc, #292]	; (401c44 <main+0xbfc>)
  401b1e:	f04f 0300 	mov.w	r3, #0
  401b22:	47a0      	blx	r4
  401b24:	4603      	mov	r3, r0
  401b26:	460c      	mov	r4, r1
  401b28:	4618      	mov	r0, r3
  401b2a:	4b47      	ldr	r3, [pc, #284]	; (401c48 <main+0xc00>)
  401b2c:	4798      	blx	r3
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  401b2e:	2110      	movs	r1, #16
  401b30:	483c      	ldr	r0, [pc, #240]	; (401c24 <main+0xbdc>)
  401b32:	4b46      	ldr	r3, [pc, #280]	; (401c4c <main+0xc04>)
  401b34:	4798      	blx	r3
		while(duracao < durationD[i]*notesD[1]){
  401b36:	4a46      	ldr	r2, [pc, #280]	; (401c50 <main+0xc08>)
  401b38:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
  401b3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401b40:	4b44      	ldr	r3, [pc, #272]	; (401c54 <main+0xc0c>)
  401b42:	685b      	ldr	r3, [r3, #4]
  401b44:	fb03 f202 	mul.w	r2, r3, r2
  401b48:	4b43      	ldr	r3, [pc, #268]	; (401c58 <main+0xc10>)
  401b4a:	4610      	mov	r0, r2
  401b4c:	4798      	blx	r3
  401b4e:	4c43      	ldr	r4, [pc, #268]	; (401c5c <main+0xc14>)
  401b50:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
  401b54:	47a0      	blx	r4
  401b56:	4603      	mov	r3, r0
  401b58:	2b00      	cmp	r3, #0
  401b5a:	f47f adb3 	bne.w	4016c4 <main+0x67c>
	for (int i=2;i<notesD[0];i++){
  401b5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
  401b62:	3301      	adds	r3, #1
  401b64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  401b68:	4b3a      	ldr	r3, [pc, #232]	; (401c54 <main+0xc0c>)
  401b6a:	681a      	ldr	r2, [r3, #0]
  401b6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
  401b70:	429a      	cmp	r2, r3
  401b72:	f73f ad85 	bgt.w	401680 <main+0x638>
			}
		}
		
	}	
	delay_ms(200);
  401b76:	4b30      	ldr	r3, [pc, #192]	; (401c38 <main+0xbf0>)
  401b78:	4798      	blx	r3
  401b7a:	4603      	mov	r3, r0
  401b7c:	4619      	mov	r1, r3
  401b7e:	f04f 0200 	mov.w	r2, #0
  401b82:	460b      	mov	r3, r1
  401b84:	4614      	mov	r4, r2
  401b86:	18db      	adds	r3, r3, r3
  401b88:	eb44 0404 	adc.w	r4, r4, r4
  401b8c:	185b      	adds	r3, r3, r1
  401b8e:	eb44 0402 	adc.w	r4, r4, r2
  401b92:	00e0      	lsls	r0, r4, #3
  401b94:	63f8      	str	r0, [r7, #60]	; 0x3c
  401b96:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
  401b98:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  401b9c:	63f8      	str	r0, [r7, #60]	; 0x3c
  401b9e:	00db      	lsls	r3, r3, #3
  401ba0:	63bb      	str	r3, [r7, #56]	; 0x38
  401ba2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
  401ba6:	185b      	adds	r3, r3, r1
  401ba8:	eb44 0402 	adc.w	r4, r4, r2
  401bac:	00e2      	lsls	r2, r4, #3
  401bae:	637a      	str	r2, [r7, #52]	; 0x34
  401bb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
  401bb2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401bb6:	637a      	str	r2, [r7, #52]	; 0x34
  401bb8:	00db      	lsls	r3, r3, #3
  401bba:	633b      	str	r3, [r7, #48]	; 0x30
  401bbc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
  401bc0:	4619      	mov	r1, r3
  401bc2:	4622      	mov	r2, r4
  401bc4:	f241 732b 	movw	r3, #5931	; 0x172b
  401bc8:	f04f 0400 	mov.w	r4, #0
  401bcc:	18cd      	adds	r5, r1, r3
  401bce:	eb42 0604 	adc.w	r6, r2, r4
  401bd2:	4628      	mov	r0, r5
  401bd4:	4631      	mov	r1, r6
  401bd6:	4c1a      	ldr	r4, [pc, #104]	; (401c40 <main+0xbf8>)
  401bd8:	f241 722c 	movw	r2, #5932	; 0x172c
  401bdc:	f04f 0300 	mov.w	r3, #0
  401be0:	47a0      	blx	r4
  401be2:	4603      	mov	r3, r0
  401be4:	460c      	mov	r4, r1
  401be6:	4618      	mov	r0, r3
  401be8:	4b17      	ldr	r3, [pc, #92]	; (401c48 <main+0xc00>)
  401bea:	4798      	blx	r3
	//**********************MUSICA 3 - AVA NAGUILA****************************
	pio_clear(PIOA, LED2_PIO_IDX_MASK);
  401bec:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401bf0:	480c      	ldr	r0, [pc, #48]	; (401c24 <main+0xbdc>)
  401bf2:	4b16      	ldr	r3, [pc, #88]	; (401c4c <main+0xc04>)
  401bf4:	4798      	blx	r3
	pio_clear(PIOA, LED1_PIO_IDX_MASK);
  401bf6:	2104      	movs	r1, #4
  401bf8:	480a      	ldr	r0, [pc, #40]	; (401c24 <main+0xbdc>)
  401bfa:	4b14      	ldr	r3, [pc, #80]	; (401c4c <main+0xc04>)
  401bfc:	4798      	blx	r3
	pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  401bfe:	2108      	movs	r1, #8
  401c00:	4808      	ldr	r0, [pc, #32]	; (401c24 <main+0xbdc>)
  401c02:	4b09      	ldr	r3, [pc, #36]	; (401c28 <main+0xbe0>)
  401c04:	4798      	blx	r3
	for (int i=2;i<notesM[0];i++){
  401c06:	2302      	movs	r3, #2
  401c08:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  401c0c:	e2aa      	b.n	402164 <main+0x111c>
  401c0e:	bf00      	nop
  401c10:	00000000 	.word	0x00000000
  401c14:	412e8480 	.word	0x412e8480
  401c18:	004025b1 	.word	0x004025b1
  401c1c:	408f4000 	.word	0x408f4000
  401c20:	0040224d 	.word	0x0040224d
  401c24:	400e0e00 	.word	0x400e0e00
  401c28:	0040058d 	.word	0x0040058d
  401c2c:	00402805 	.word	0x00402805
  401c30:	00402a81 	.word	0x00402a81
  401c34:	00402b15 	.word	0x00402b15
  401c38:	00400f85 	.word	0x00400f85
  401c3c:	005a83df 	.word	0x005a83df
  401c40:	00402ae5 	.word	0x00402ae5
  401c44:	005a83e0 	.word	0x005a83e0
  401c48:	20400001 	.word	0x20400001
  401c4c:	004005a9 	.word	0x004005a9
  401c50:	20400464 	.word	0x20400464
  401c54:	20400130 	.word	0x20400130
  401c58:	004024e5 	.word	0x004024e5
  401c5c:	00402ad1 	.word	0x00402ad1
		if(proxima){
  401c60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
  401c64:	2b00      	cmp	r3, #0
  401c66:	d003      	beq.n	401c70 <main+0xc28>
			proxima=0;
  401c68:	2300      	movs	r3, #0
  401c6a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
			break;
  401c6e:	e280      	b.n	402172 <main+0x112a>
		}
		
		double periodo = 1.0/notesM[i];
  401c70:	4aa2      	ldr	r2, [pc, #648]	; (401efc <main+0xeb4>)
  401c72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
  401c76:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401c7a:	4ba1      	ldr	r3, [pc, #644]	; (401f00 <main+0xeb8>)
  401c7c:	4610      	mov	r0, r2
  401c7e:	4798      	blx	r3
  401c80:	4602      	mov	r2, r0
  401c82:	460b      	mov	r3, r1
  401c84:	4c9f      	ldr	r4, [pc, #636]	; (401f04 <main+0xebc>)
  401c86:	f04f 0000 	mov.w	r0, #0
  401c8a:	499f      	ldr	r1, [pc, #636]	; (401f08 <main+0xec0>)
  401c8c:	47a0      	blx	r4
  401c8e:	4603      	mov	r3, r0
  401c90:	460c      	mov	r4, r1
  401c92:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
		
		double duracao=0;
  401c96:	f04f 0300 	mov.w	r3, #0
  401c9a:	f04f 0400 	mov.w	r4, #0
  401c9e:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		
		while(duracao < durationM[i]*notesM[1]){
  401ca2:	e246      	b.n	402132 <main+0x10ea>
			if(!pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){
  401ca4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401ca8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401cac:	4897      	ldr	r0, [pc, #604]	; (401f0c <main+0xec4>)
  401cae:	4b98      	ldr	r3, [pc, #608]	; (401f10 <main+0xec8>)
  401cb0:	4798      	blx	r3
  401cb2:	4603      	mov	r3, r0
  401cb4:	2b00      	cmp	r3, #0
  401cb6:	f040 80a0 	bne.w	401dfa <main+0xdb2>
				pausa = !pausa;
  401cba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  401cbe:	2b00      	cmp	r3, #0
  401cc0:	bf0c      	ite	eq
  401cc2:	2301      	moveq	r3, #1
  401cc4:	2300      	movne	r3, #0
  401cc6:	b2db      	uxtb	r3, r3
  401cc8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  401ccc:	2110      	movs	r1, #16
  401cce:	4891      	ldr	r0, [pc, #580]	; (401f14 <main+0xecc>)
  401cd0:	4b91      	ldr	r3, [pc, #580]	; (401f18 <main+0xed0>)
  401cd2:	4798      	blx	r3
				
				while(pausa){
  401cd4:	e08c      	b.n	401df0 <main+0xda8>
					delay_ms(170);
  401cd6:	4b91      	ldr	r3, [pc, #580]	; (401f1c <main+0xed4>)
  401cd8:	4798      	blx	r3
  401cda:	4603      	mov	r3, r0
  401cdc:	4619      	mov	r1, r3
  401cde:	f04f 0200 	mov.w	r2, #0
  401ce2:	460b      	mov	r3, r1
  401ce4:	4614      	mov	r4, r2
  401ce6:	00a0      	lsls	r0, r4, #2
  401ce8:	62f8      	str	r0, [r7, #44]	; 0x2c
  401cea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  401cec:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  401cf0:	62f8      	str	r0, [r7, #44]	; 0x2c
  401cf2:	009b      	lsls	r3, r3, #2
  401cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  401cf6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
  401cfa:	185b      	adds	r3, r3, r1
  401cfc:	eb44 0402 	adc.w	r4, r4, r2
  401d00:	0122      	lsls	r2, r4, #4
  401d02:	627a      	str	r2, [r7, #36]	; 0x24
  401d04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401d06:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
  401d0a:	627a      	str	r2, [r7, #36]	; 0x24
  401d0c:	011a      	lsls	r2, r3, #4
  401d0e:	623a      	str	r2, [r7, #32]
  401d10:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
  401d14:	18c9      	adds	r1, r1, r3
  401d16:	eb42 0204 	adc.w	r2, r2, r4
  401d1a:	460b      	mov	r3, r1
  401d1c:	4614      	mov	r4, r2
  401d1e:	18db      	adds	r3, r3, r3
  401d20:	eb44 0404 	adc.w	r4, r4, r4
  401d24:	4619      	mov	r1, r3
  401d26:	4622      	mov	r2, r4
  401d28:	f241 732b 	movw	r3, #5931	; 0x172b
  401d2c:	f04f 0400 	mov.w	r4, #0
  401d30:	18cd      	adds	r5, r1, r3
  401d32:	eb42 0604 	adc.w	r6, r2, r4
  401d36:	4628      	mov	r0, r5
  401d38:	4631      	mov	r1, r6
  401d3a:	4c79      	ldr	r4, [pc, #484]	; (401f20 <main+0xed8>)
  401d3c:	f241 722c 	movw	r2, #5932	; 0x172c
  401d40:	f04f 0300 	mov.w	r3, #0
  401d44:	47a0      	blx	r4
  401d46:	4603      	mov	r3, r0
  401d48:	460c      	mov	r4, r1
  401d4a:	4618      	mov	r0, r3
  401d4c:	4b75      	ldr	r3, [pc, #468]	; (401f24 <main+0xedc>)
  401d4e:	4798      	blx	r3
					if(!pio_get(PIOD,PIO_INPUT, BMUS_PIO_IDX_MASK)){
  401d50:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401d54:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401d58:	486c      	ldr	r0, [pc, #432]	; (401f0c <main+0xec4>)
  401d5a:	4b6d      	ldr	r3, [pc, #436]	; (401f10 <main+0xec8>)
  401d5c:	4798      	blx	r3
  401d5e:	4603      	mov	r3, r0
  401d60:	2b00      	cmp	r3, #0
  401d62:	d108      	bne.n	401d76 <main+0xd2e>
						pausa = !pausa;
  401d64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  401d68:	2b00      	cmp	r3, #0
  401d6a:	bf0c      	ite	eq
  401d6c:	2301      	moveq	r3, #1
  401d6e:	2300      	movne	r3, #0
  401d70:	b2db      	uxtb	r3, r3
  401d72:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
					}
					delay_ms(170);
  401d76:	4b69      	ldr	r3, [pc, #420]	; (401f1c <main+0xed4>)
  401d78:	4798      	blx	r3
  401d7a:	4603      	mov	r3, r0
  401d7c:	4619      	mov	r1, r3
  401d7e:	f04f 0200 	mov.w	r2, #0
  401d82:	460b      	mov	r3, r1
  401d84:	4614      	mov	r4, r2
  401d86:	00a0      	lsls	r0, r4, #2
  401d88:	61f8      	str	r0, [r7, #28]
  401d8a:	69f8      	ldr	r0, [r7, #28]
  401d8c:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  401d90:	61f8      	str	r0, [r7, #28]
  401d92:	009b      	lsls	r3, r3, #2
  401d94:	61bb      	str	r3, [r7, #24]
  401d96:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
  401d9a:	185b      	adds	r3, r3, r1
  401d9c:	eb44 0402 	adc.w	r4, r4, r2
  401da0:	0122      	lsls	r2, r4, #4
  401da2:	617a      	str	r2, [r7, #20]
  401da4:	697a      	ldr	r2, [r7, #20]
  401da6:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
  401daa:	617a      	str	r2, [r7, #20]
  401dac:	011a      	lsls	r2, r3, #4
  401dae:	613a      	str	r2, [r7, #16]
  401db0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
  401db4:	18c9      	adds	r1, r1, r3
  401db6:	eb42 0204 	adc.w	r2, r2, r4
  401dba:	460b      	mov	r3, r1
  401dbc:	4614      	mov	r4, r2
  401dbe:	18db      	adds	r3, r3, r3
  401dc0:	eb44 0404 	adc.w	r4, r4, r4
  401dc4:	4619      	mov	r1, r3
  401dc6:	4622      	mov	r2, r4
  401dc8:	f241 732b 	movw	r3, #5931	; 0x172b
  401dcc:	f04f 0400 	mov.w	r4, #0
  401dd0:	18cd      	adds	r5, r1, r3
  401dd2:	eb42 0604 	adc.w	r6, r2, r4
  401dd6:	4628      	mov	r0, r5
  401dd8:	4631      	mov	r1, r6
  401dda:	4c51      	ldr	r4, [pc, #324]	; (401f20 <main+0xed8>)
  401ddc:	f241 722c 	movw	r2, #5932	; 0x172c
  401de0:	f04f 0300 	mov.w	r3, #0
  401de4:	47a0      	blx	r4
  401de6:	4603      	mov	r3, r0
  401de8:	460c      	mov	r4, r1
  401dea:	4618      	mov	r0, r3
  401dec:	4b4d      	ldr	r3, [pc, #308]	; (401f24 <main+0xedc>)
  401dee:	4798      	blx	r3
				while(pausa){
  401df0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  401df4:	2b00      	cmp	r3, #0
  401df6:	f47f af6e 	bne.w	401cd6 <main+0xc8e>
				}
			}
			
			if(!pio_get(PIOD,PIO_INPUT, BNEX_PIO_IDX_MASK)){
  401dfa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401dfe:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401e02:	4842      	ldr	r0, [pc, #264]	; (401f0c <main+0xec4>)
  401e04:	4b42      	ldr	r3, [pc, #264]	; (401f10 <main+0xec8>)
  401e06:	4798      	blx	r3
  401e08:	4603      	mov	r3, r0
  401e0a:	2b00      	cmp	r3, #0
  401e0c:	d103      	bne.n	401e16 <main+0xdce>
				proxima = 1;
  401e0e:	2301      	movs	r3, #1
  401e10:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
				break;
  401e14:	e1a1      	b.n	40215a <main+0x1112>
			}
			
			if(notesM[i]==0){
  401e16:	4a39      	ldr	r2, [pc, #228]	; (401efc <main+0xeb4>)
  401e18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
  401e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401e20:	2b00      	cmp	r3, #0
  401e22:	f040 8089 	bne.w	401f38 <main+0xef0>
				delay_ms(durationM[i]*notesM[1]);
  401e26:	4a40      	ldr	r2, [pc, #256]	; (401f28 <main+0xee0>)
  401e28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
  401e2c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401e30:	4b32      	ldr	r3, [pc, #200]	; (401efc <main+0xeb4>)
  401e32:	685b      	ldr	r3, [r3, #4]
  401e34:	fb03 f302 	mul.w	r3, r3, r2
  401e38:	2b00      	cmp	r3, #0
  401e3a:	d02c      	beq.n	401e96 <main+0xe4e>
  401e3c:	4a3a      	ldr	r2, [pc, #232]	; (401f28 <main+0xee0>)
  401e3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
  401e42:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401e46:	4b2d      	ldr	r3, [pc, #180]	; (401efc <main+0xeb4>)
  401e48:	685b      	ldr	r3, [r3, #4]
  401e4a:	fb03 f302 	mul.w	r3, r3, r2
  401e4e:	461d      	mov	r5, r3
  401e50:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401e54:	4b31      	ldr	r3, [pc, #196]	; (401f1c <main+0xed4>)
  401e56:	4798      	blx	r3
  401e58:	4603      	mov	r3, r0
  401e5a:	f04f 0400 	mov.w	r4, #0
  401e5e:	fb03 f106 	mul.w	r1, r3, r6
  401e62:	fb05 f204 	mul.w	r2, r5, r4
  401e66:	440a      	add	r2, r1
  401e68:	fba5 0103 	umull	r0, r1, r5, r3
  401e6c:	1853      	adds	r3, r2, r1
  401e6e:	4619      	mov	r1, r3
  401e70:	f241 732b 	movw	r3, #5931	; 0x172b
  401e74:	f04f 0400 	mov.w	r4, #0
  401e78:	18c0      	adds	r0, r0, r3
  401e7a:	eb41 0104 	adc.w	r1, r1, r4
  401e7e:	4c28      	ldr	r4, [pc, #160]	; (401f20 <main+0xed8>)
  401e80:	f241 722c 	movw	r2, #5932	; 0x172c
  401e84:	f04f 0300 	mov.w	r3, #0
  401e88:	47a0      	blx	r4
  401e8a:	4603      	mov	r3, r0
  401e8c:	460c      	mov	r4, r1
  401e8e:	4618      	mov	r0, r3
  401e90:	4b24      	ldr	r3, [pc, #144]	; (401f24 <main+0xedc>)
  401e92:	4798      	blx	r3
  401e94:	e016      	b.n	401ec4 <main+0xe7c>
  401e96:	4b21      	ldr	r3, [pc, #132]	; (401f1c <main+0xed4>)
  401e98:	4798      	blx	r3
  401e9a:	4603      	mov	r3, r0
  401e9c:	f04f 0400 	mov.w	r4, #0
  401ea0:	4922      	ldr	r1, [pc, #136]	; (401f2c <main+0xee4>)
  401ea2:	f04f 0200 	mov.w	r2, #0
  401ea6:	185d      	adds	r5, r3, r1
  401ea8:	eb44 0602 	adc.w	r6, r4, r2
  401eac:	4628      	mov	r0, r5
  401eae:	4631      	mov	r1, r6
  401eb0:	4c1b      	ldr	r4, [pc, #108]	; (401f20 <main+0xed8>)
  401eb2:	4a1f      	ldr	r2, [pc, #124]	; (401f30 <main+0xee8>)
  401eb4:	f04f 0300 	mov.w	r3, #0
  401eb8:	47a0      	blx	r4
  401eba:	4603      	mov	r3, r0
  401ebc:	460c      	mov	r4, r1
  401ebe:	4618      	mov	r0, r3
  401ec0:	4b18      	ldr	r3, [pc, #96]	; (401f24 <main+0xedc>)
  401ec2:	4798      	blx	r3
				duracao += durationM[i]*notesM[1];
  401ec4:	4a18      	ldr	r2, [pc, #96]	; (401f28 <main+0xee0>)
  401ec6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
  401eca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401ece:	4b0b      	ldr	r3, [pc, #44]	; (401efc <main+0xeb4>)
  401ed0:	685b      	ldr	r3, [r3, #4]
  401ed2:	fb03 f202 	mul.w	r2, r3, r2
  401ed6:	4b0a      	ldr	r3, [pc, #40]	; (401f00 <main+0xeb8>)
  401ed8:	4610      	mov	r0, r2
  401eda:	4798      	blx	r3
  401edc:	4602      	mov	r2, r0
  401ede:	460b      	mov	r3, r1
  401ee0:	4c14      	ldr	r4, [pc, #80]	; (401f34 <main+0xeec>)
  401ee2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
  401ee6:	47a0      	blx	r4
  401ee8:	4603      	mov	r3, r0
  401eea:	460c      	mov	r4, r1
  401eec:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  401ef0:	2110      	movs	r1, #16
  401ef2:	4808      	ldr	r0, [pc, #32]	; (401f14 <main+0xecc>)
  401ef4:	4b08      	ldr	r3, [pc, #32]	; (401f18 <main+0xed0>)
  401ef6:	4798      	blx	r3
  401ef8:	e11b      	b.n	402132 <main+0x10ea>
  401efa:	bf00      	nop
  401efc:	20400798 	.word	0x20400798
  401f00:	004024e5 	.word	0x004024e5
  401f04:	00402805 	.word	0x00402805
  401f08:	3ff00000 	.word	0x3ff00000
  401f0c:	400e1400 	.word	0x400e1400
  401f10:	004005c5 	.word	0x004005c5
  401f14:	400e0e00 	.word	0x400e0e00
  401f18:	004005a9 	.word	0x004005a9
  401f1c:	00400f85 	.word	0x00400f85
  401f20:	00402ae5 	.word	0x00402ae5
  401f24:	20400001 	.word	0x20400001
  401f28:	204008bc 	.word	0x204008bc
  401f2c:	005a83df 	.word	0x005a83df
  401f30:	005a83e0 	.word	0x005a83e0
  401f34:	0040224d 	.word	0x0040224d
			}
			
			else{
				duracao += periodo*1000;
  401f38:	4caf      	ldr	r4, [pc, #700]	; (4021f8 <main+0x11b0>)
  401f3a:	f04f 0200 	mov.w	r2, #0
  401f3e:	4baf      	ldr	r3, [pc, #700]	; (4021fc <main+0x11b4>)
  401f40:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
  401f44:	47a0      	blx	r4
  401f46:	4603      	mov	r3, r0
  401f48:	460c      	mov	r4, r1
  401f4a:	461a      	mov	r2, r3
  401f4c:	4623      	mov	r3, r4
  401f4e:	4cac      	ldr	r4, [pc, #688]	; (402200 <main+0x11b8>)
  401f50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
  401f54:	47a0      	blx	r4
  401f56:	4603      	mov	r3, r0
  401f58:	460c      	mov	r4, r1
  401f5a:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				pio_set(PIOA, BUZZER_PIO_IDX_MASK);
  401f5e:	2110      	movs	r1, #16
  401f60:	48a8      	ldr	r0, [pc, #672]	; (402204 <main+0x11bc>)
  401f62:	4ba9      	ldr	r3, [pc, #676]	; (402208 <main+0x11c0>)
  401f64:	4798      	blx	r3
				delay_us(periodo*1000000/2);
  401f66:	4ca4      	ldr	r4, [pc, #656]	; (4021f8 <main+0x11b0>)
  401f68:	a3a1      	add	r3, pc, #644	; (adr r3, 4021f0 <main+0x11a8>)
  401f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
  401f72:	47a0      	blx	r4
  401f74:	4603      	mov	r3, r0
  401f76:	460c      	mov	r4, r1
  401f78:	4618      	mov	r0, r3
  401f7a:	4621      	mov	r1, r4
  401f7c:	4ca3      	ldr	r4, [pc, #652]	; (40220c <main+0x11c4>)
  401f7e:	f04f 0200 	mov.w	r2, #0
  401f82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401f86:	47a0      	blx	r4
  401f88:	4603      	mov	r3, r0
  401f8a:	460c      	mov	r4, r1
  401f8c:	4618      	mov	r0, r3
  401f8e:	4621      	mov	r1, r4
  401f90:	4c9f      	ldr	r4, [pc, #636]	; (402210 <main+0x11c8>)
  401f92:	f04f 0200 	mov.w	r2, #0
  401f96:	f04f 0300 	mov.w	r3, #0
  401f9a:	47a0      	blx	r4
  401f9c:	4603      	mov	r3, r0
  401f9e:	2b00      	cmp	r3, #0
  401fa0:	d139      	bne.n	402016 <main+0xfce>
  401fa2:	4c95      	ldr	r4, [pc, #596]	; (4021f8 <main+0x11b0>)
  401fa4:	a392      	add	r3, pc, #584	; (adr r3, 4021f0 <main+0x11a8>)
  401fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
  401faa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
  401fae:	47a0      	blx	r4
  401fb0:	4603      	mov	r3, r0
  401fb2:	460c      	mov	r4, r1
  401fb4:	4618      	mov	r0, r3
  401fb6:	4621      	mov	r1, r4
  401fb8:	4c94      	ldr	r4, [pc, #592]	; (40220c <main+0x11c4>)
  401fba:	f04f 0200 	mov.w	r2, #0
  401fbe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401fc2:	47a0      	blx	r4
  401fc4:	4603      	mov	r3, r0
  401fc6:	460c      	mov	r4, r1
  401fc8:	4619      	mov	r1, r3
  401fca:	4622      	mov	r2, r4
  401fcc:	4b91      	ldr	r3, [pc, #580]	; (402214 <main+0x11cc>)
  401fce:	4608      	mov	r0, r1
  401fd0:	4611      	mov	r1, r2
  401fd2:	4798      	blx	r3
  401fd4:	4605      	mov	r5, r0
  401fd6:	460e      	mov	r6, r1
  401fd8:	4b8f      	ldr	r3, [pc, #572]	; (402218 <main+0x11d0>)
  401fda:	4798      	blx	r3
  401fdc:	4603      	mov	r3, r0
  401fde:	f04f 0400 	mov.w	r4, #0
  401fe2:	fb03 f106 	mul.w	r1, r3, r6
  401fe6:	fb05 f204 	mul.w	r2, r5, r4
  401fea:	440a      	add	r2, r1
  401fec:	fba5 0103 	umull	r0, r1, r5, r3
  401ff0:	1853      	adds	r3, r2, r1
  401ff2:	4619      	mov	r1, r3
  401ff4:	4b89      	ldr	r3, [pc, #548]	; (40221c <main+0x11d4>)
  401ff6:	f04f 0400 	mov.w	r4, #0
  401ffa:	18c0      	adds	r0, r0, r3
  401ffc:	eb41 0104 	adc.w	r1, r1, r4
  402000:	4c87      	ldr	r4, [pc, #540]	; (402220 <main+0x11d8>)
  402002:	4a88      	ldr	r2, [pc, #544]	; (402224 <main+0x11dc>)
  402004:	f04f 0300 	mov.w	r3, #0
  402008:	47a0      	blx	r4
  40200a:	4603      	mov	r3, r0
  40200c:	460c      	mov	r4, r1
  40200e:	4618      	mov	r0, r3
  402010:	4b85      	ldr	r3, [pc, #532]	; (402228 <main+0x11e0>)
  402012:	4798      	blx	r3
  402014:	e016      	b.n	402044 <main+0xffc>
  402016:	4b80      	ldr	r3, [pc, #512]	; (402218 <main+0x11d0>)
  402018:	4798      	blx	r3
  40201a:	4603      	mov	r3, r0
  40201c:	f04f 0400 	mov.w	r4, #0
  402020:	497e      	ldr	r1, [pc, #504]	; (40221c <main+0x11d4>)
  402022:	f04f 0200 	mov.w	r2, #0
  402026:	185d      	adds	r5, r3, r1
  402028:	eb44 0602 	adc.w	r6, r4, r2
  40202c:	4628      	mov	r0, r5
  40202e:	4631      	mov	r1, r6
  402030:	4c7b      	ldr	r4, [pc, #492]	; (402220 <main+0x11d8>)
  402032:	4a7c      	ldr	r2, [pc, #496]	; (402224 <main+0x11dc>)
  402034:	f04f 0300 	mov.w	r3, #0
  402038:	47a0      	blx	r4
  40203a:	4603      	mov	r3, r0
  40203c:	460c      	mov	r4, r1
  40203e:	4618      	mov	r0, r3
  402040:	4b79      	ldr	r3, [pc, #484]	; (402228 <main+0x11e0>)
  402042:	4798      	blx	r3
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  402044:	2110      	movs	r1, #16
  402046:	486f      	ldr	r0, [pc, #444]	; (402204 <main+0x11bc>)
  402048:	4b78      	ldr	r3, [pc, #480]	; (40222c <main+0x11e4>)
  40204a:	4798      	blx	r3
				delay_us(periodo*1000000/2);
  40204c:	4c6a      	ldr	r4, [pc, #424]	; (4021f8 <main+0x11b0>)
  40204e:	a368      	add	r3, pc, #416	; (adr r3, 4021f0 <main+0x11a8>)
  402050:	e9d3 2300 	ldrd	r2, r3, [r3]
  402054:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
  402058:	47a0      	blx	r4
  40205a:	4603      	mov	r3, r0
  40205c:	460c      	mov	r4, r1
  40205e:	4618      	mov	r0, r3
  402060:	4621      	mov	r1, r4
  402062:	4c6a      	ldr	r4, [pc, #424]	; (40220c <main+0x11c4>)
  402064:	f04f 0200 	mov.w	r2, #0
  402068:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40206c:	47a0      	blx	r4
  40206e:	4603      	mov	r3, r0
  402070:	460c      	mov	r4, r1
  402072:	4618      	mov	r0, r3
  402074:	4621      	mov	r1, r4
  402076:	4c66      	ldr	r4, [pc, #408]	; (402210 <main+0x11c8>)
  402078:	f04f 0200 	mov.w	r2, #0
  40207c:	f04f 0300 	mov.w	r3, #0
  402080:	47a0      	blx	r4
  402082:	4603      	mov	r3, r0
  402084:	2b00      	cmp	r3, #0
  402086:	d139      	bne.n	4020fc <main+0x10b4>
  402088:	4c5b      	ldr	r4, [pc, #364]	; (4021f8 <main+0x11b0>)
  40208a:	a359      	add	r3, pc, #356	; (adr r3, 4021f0 <main+0x11a8>)
  40208c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402090:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
  402094:	47a0      	blx	r4
  402096:	4603      	mov	r3, r0
  402098:	460c      	mov	r4, r1
  40209a:	4618      	mov	r0, r3
  40209c:	4621      	mov	r1, r4
  40209e:	4c5b      	ldr	r4, [pc, #364]	; (40220c <main+0x11c4>)
  4020a0:	f04f 0200 	mov.w	r2, #0
  4020a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4020a8:	47a0      	blx	r4
  4020aa:	4603      	mov	r3, r0
  4020ac:	460c      	mov	r4, r1
  4020ae:	4619      	mov	r1, r3
  4020b0:	4622      	mov	r2, r4
  4020b2:	4b58      	ldr	r3, [pc, #352]	; (402214 <main+0x11cc>)
  4020b4:	4608      	mov	r0, r1
  4020b6:	4611      	mov	r1, r2
  4020b8:	4798      	blx	r3
  4020ba:	4605      	mov	r5, r0
  4020bc:	460e      	mov	r6, r1
  4020be:	4b56      	ldr	r3, [pc, #344]	; (402218 <main+0x11d0>)
  4020c0:	4798      	blx	r3
  4020c2:	4603      	mov	r3, r0
  4020c4:	f04f 0400 	mov.w	r4, #0
  4020c8:	fb03 f106 	mul.w	r1, r3, r6
  4020cc:	fb05 f204 	mul.w	r2, r5, r4
  4020d0:	440a      	add	r2, r1
  4020d2:	fba5 0103 	umull	r0, r1, r5, r3
  4020d6:	1853      	adds	r3, r2, r1
  4020d8:	4619      	mov	r1, r3
  4020da:	4b50      	ldr	r3, [pc, #320]	; (40221c <main+0x11d4>)
  4020dc:	f04f 0400 	mov.w	r4, #0
  4020e0:	18c0      	adds	r0, r0, r3
  4020e2:	eb41 0104 	adc.w	r1, r1, r4
  4020e6:	4c4e      	ldr	r4, [pc, #312]	; (402220 <main+0x11d8>)
  4020e8:	4a4e      	ldr	r2, [pc, #312]	; (402224 <main+0x11dc>)
  4020ea:	f04f 0300 	mov.w	r3, #0
  4020ee:	47a0      	blx	r4
  4020f0:	4603      	mov	r3, r0
  4020f2:	460c      	mov	r4, r1
  4020f4:	4618      	mov	r0, r3
  4020f6:	4b4c      	ldr	r3, [pc, #304]	; (402228 <main+0x11e0>)
  4020f8:	4798      	blx	r3
  4020fa:	e016      	b.n	40212a <main+0x10e2>
  4020fc:	4b46      	ldr	r3, [pc, #280]	; (402218 <main+0x11d0>)
  4020fe:	4798      	blx	r3
  402100:	4603      	mov	r3, r0
  402102:	f04f 0400 	mov.w	r4, #0
  402106:	4945      	ldr	r1, [pc, #276]	; (40221c <main+0x11d4>)
  402108:	f04f 0200 	mov.w	r2, #0
  40210c:	185d      	adds	r5, r3, r1
  40210e:	eb44 0602 	adc.w	r6, r4, r2
  402112:	4628      	mov	r0, r5
  402114:	4631      	mov	r1, r6
  402116:	4c42      	ldr	r4, [pc, #264]	; (402220 <main+0x11d8>)
  402118:	4a42      	ldr	r2, [pc, #264]	; (402224 <main+0x11dc>)
  40211a:	f04f 0300 	mov.w	r3, #0
  40211e:	47a0      	blx	r4
  402120:	4603      	mov	r3, r0
  402122:	460c      	mov	r4, r1
  402124:	4618      	mov	r0, r3
  402126:	4b40      	ldr	r3, [pc, #256]	; (402228 <main+0x11e0>)
  402128:	4798      	blx	r3
				pio_clear(PIOA, BUZZER_PIO_IDX_MASK);
  40212a:	2110      	movs	r1, #16
  40212c:	4835      	ldr	r0, [pc, #212]	; (402204 <main+0x11bc>)
  40212e:	4b3f      	ldr	r3, [pc, #252]	; (40222c <main+0x11e4>)
  402130:	4798      	blx	r3
		while(duracao < durationM[i]*notesM[1]){
  402132:	4a3f      	ldr	r2, [pc, #252]	; (402230 <main+0x11e8>)
  402134:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
  402138:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40213c:	4b3d      	ldr	r3, [pc, #244]	; (402234 <main+0x11ec>)
  40213e:	685b      	ldr	r3, [r3, #4]
  402140:	fb03 f202 	mul.w	r2, r3, r2
  402144:	4b3c      	ldr	r3, [pc, #240]	; (402238 <main+0x11f0>)
  402146:	4610      	mov	r0, r2
  402148:	4798      	blx	r3
  40214a:	4c3c      	ldr	r4, [pc, #240]	; (40223c <main+0x11f4>)
  40214c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
  402150:	47a0      	blx	r4
  402152:	4603      	mov	r3, r0
  402154:	2b00      	cmp	r3, #0
  402156:	f47f ada5 	bne.w	401ca4 <main+0xc5c>
	for (int i=2;i<notesM[0];i++){
  40215a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
  40215e:	3301      	adds	r3, #1
  402160:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  402164:	4b33      	ldr	r3, [pc, #204]	; (402234 <main+0x11ec>)
  402166:	681a      	ldr	r2, [r3, #0]
  402168:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
  40216c:	429a      	cmp	r2, r3
  40216e:	f73f ad77 	bgt.w	401c60 <main+0xc18>
			}
		}
		
	}
	delay_ms(200);
  402172:	4b29      	ldr	r3, [pc, #164]	; (402218 <main+0x11d0>)
  402174:	4798      	blx	r3
  402176:	4603      	mov	r3, r0
  402178:	4619      	mov	r1, r3
  40217a:	f04f 0200 	mov.w	r2, #0
  40217e:	460b      	mov	r3, r1
  402180:	4614      	mov	r4, r2
  402182:	18db      	adds	r3, r3, r3
  402184:	eb44 0404 	adc.w	r4, r4, r4
  402188:	185b      	adds	r3, r3, r1
  40218a:	eb44 0402 	adc.w	r4, r4, r2
  40218e:	00e0      	lsls	r0, r4, #3
  402190:	60f8      	str	r0, [r7, #12]
  402192:	68f8      	ldr	r0, [r7, #12]
  402194:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  402198:	60f8      	str	r0, [r7, #12]
  40219a:	00db      	lsls	r3, r3, #3
  40219c:	60bb      	str	r3, [r7, #8]
  40219e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  4021a2:	185b      	adds	r3, r3, r1
  4021a4:	eb44 0402 	adc.w	r4, r4, r2
  4021a8:	00e2      	lsls	r2, r4, #3
  4021aa:	607a      	str	r2, [r7, #4]
  4021ac:	687a      	ldr	r2, [r7, #4]
  4021ae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  4021b2:	607a      	str	r2, [r7, #4]
  4021b4:	00db      	lsls	r3, r3, #3
  4021b6:	603b      	str	r3, [r7, #0]
  4021b8:	e9d7 3400 	ldrd	r3, r4, [r7]
  4021bc:	4619      	mov	r1, r3
  4021be:	4622      	mov	r2, r4
  4021c0:	f241 732b 	movw	r3, #5931	; 0x172b
  4021c4:	f04f 0400 	mov.w	r4, #0
  4021c8:	18cd      	adds	r5, r1, r3
  4021ca:	eb42 0604 	adc.w	r6, r2, r4
  4021ce:	4628      	mov	r0, r5
  4021d0:	4631      	mov	r1, r6
  4021d2:	4c13      	ldr	r4, [pc, #76]	; (402220 <main+0x11d8>)
  4021d4:	f241 722c 	movw	r2, #5932	; 0x172c
  4021d8:	f04f 0300 	mov.w	r3, #0
  4021dc:	47a0      	blx	r4
  4021de:	4603      	mov	r3, r0
  4021e0:	460c      	mov	r4, r1
  4021e2:	4618      	mov	r0, r3
  4021e4:	4b10      	ldr	r3, [pc, #64]	; (402228 <main+0x11e0>)
  4021e6:	4798      	blx	r3
	pio_set(PIOA, LED1_PIO_IDX_MASK);
  4021e8:	f7fe bf45 	b.w	401076 <main+0x2e>
  4021ec:	f3af 8000 	nop.w
  4021f0:	00000000 	.word	0x00000000
  4021f4:	412e8480 	.word	0x412e8480
  4021f8:	004025b1 	.word	0x004025b1
  4021fc:	408f4000 	.word	0x408f4000
  402200:	0040224d 	.word	0x0040224d
  402204:	400e0e00 	.word	0x400e0e00
  402208:	0040058d 	.word	0x0040058d
  40220c:	00402805 	.word	0x00402805
  402210:	00402a81 	.word	0x00402a81
  402214:	00402b15 	.word	0x00402b15
  402218:	00400f85 	.word	0x00400f85
  40221c:	005a83df 	.word	0x005a83df
  402220:	00402ae5 	.word	0x00402ae5
  402224:	005a83e0 	.word	0x005a83e0
  402228:	20400001 	.word	0x20400001
  40222c:	004005a9 	.word	0x004005a9
  402230:	204008bc 	.word	0x204008bc
  402234:	20400798 	.word	0x20400798
  402238:	004024e5 	.word	0x004024e5
  40223c:	00402ad1 	.word	0x00402ad1

00402240 <__aeabi_drsub>:
  402240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402244:	e002      	b.n	40224c <__adddf3>
  402246:	bf00      	nop

00402248 <__aeabi_dsub>:
  402248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040224c <__adddf3>:
  40224c:	b530      	push	{r4, r5, lr}
  40224e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402252:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402256:	ea94 0f05 	teq	r4, r5
  40225a:	bf08      	it	eq
  40225c:	ea90 0f02 	teqeq	r0, r2
  402260:	bf1f      	itttt	ne
  402262:	ea54 0c00 	orrsne.w	ip, r4, r0
  402266:	ea55 0c02 	orrsne.w	ip, r5, r2
  40226a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40226e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402272:	f000 80e2 	beq.w	40243a <__adddf3+0x1ee>
  402276:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40227a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40227e:	bfb8      	it	lt
  402280:	426d      	neglt	r5, r5
  402282:	dd0c      	ble.n	40229e <__adddf3+0x52>
  402284:	442c      	add	r4, r5
  402286:	ea80 0202 	eor.w	r2, r0, r2
  40228a:	ea81 0303 	eor.w	r3, r1, r3
  40228e:	ea82 0000 	eor.w	r0, r2, r0
  402292:	ea83 0101 	eor.w	r1, r3, r1
  402296:	ea80 0202 	eor.w	r2, r0, r2
  40229a:	ea81 0303 	eor.w	r3, r1, r3
  40229e:	2d36      	cmp	r5, #54	; 0x36
  4022a0:	bf88      	it	hi
  4022a2:	bd30      	pophi	{r4, r5, pc}
  4022a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4022a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4022ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4022b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4022b4:	d002      	beq.n	4022bc <__adddf3+0x70>
  4022b6:	4240      	negs	r0, r0
  4022b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4022bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4022c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4022c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4022c8:	d002      	beq.n	4022d0 <__adddf3+0x84>
  4022ca:	4252      	negs	r2, r2
  4022cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4022d0:	ea94 0f05 	teq	r4, r5
  4022d4:	f000 80a7 	beq.w	402426 <__adddf3+0x1da>
  4022d8:	f1a4 0401 	sub.w	r4, r4, #1
  4022dc:	f1d5 0e20 	rsbs	lr, r5, #32
  4022e0:	db0d      	blt.n	4022fe <__adddf3+0xb2>
  4022e2:	fa02 fc0e 	lsl.w	ip, r2, lr
  4022e6:	fa22 f205 	lsr.w	r2, r2, r5
  4022ea:	1880      	adds	r0, r0, r2
  4022ec:	f141 0100 	adc.w	r1, r1, #0
  4022f0:	fa03 f20e 	lsl.w	r2, r3, lr
  4022f4:	1880      	adds	r0, r0, r2
  4022f6:	fa43 f305 	asr.w	r3, r3, r5
  4022fa:	4159      	adcs	r1, r3
  4022fc:	e00e      	b.n	40231c <__adddf3+0xd0>
  4022fe:	f1a5 0520 	sub.w	r5, r5, #32
  402302:	f10e 0e20 	add.w	lr, lr, #32
  402306:	2a01      	cmp	r2, #1
  402308:	fa03 fc0e 	lsl.w	ip, r3, lr
  40230c:	bf28      	it	cs
  40230e:	f04c 0c02 	orrcs.w	ip, ip, #2
  402312:	fa43 f305 	asr.w	r3, r3, r5
  402316:	18c0      	adds	r0, r0, r3
  402318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40231c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402320:	d507      	bpl.n	402332 <__adddf3+0xe6>
  402322:	f04f 0e00 	mov.w	lr, #0
  402326:	f1dc 0c00 	rsbs	ip, ip, #0
  40232a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40232e:	eb6e 0101 	sbc.w	r1, lr, r1
  402332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402336:	d31b      	bcc.n	402370 <__adddf3+0x124>
  402338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40233c:	d30c      	bcc.n	402358 <__adddf3+0x10c>
  40233e:	0849      	lsrs	r1, r1, #1
  402340:	ea5f 0030 	movs.w	r0, r0, rrx
  402344:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402348:	f104 0401 	add.w	r4, r4, #1
  40234c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402354:	f080 809a 	bcs.w	40248c <__adddf3+0x240>
  402358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40235c:	bf08      	it	eq
  40235e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402362:	f150 0000 	adcs.w	r0, r0, #0
  402366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40236a:	ea41 0105 	orr.w	r1, r1, r5
  40236e:	bd30      	pop	{r4, r5, pc}
  402370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402374:	4140      	adcs	r0, r0
  402376:	eb41 0101 	adc.w	r1, r1, r1
  40237a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40237e:	f1a4 0401 	sub.w	r4, r4, #1
  402382:	d1e9      	bne.n	402358 <__adddf3+0x10c>
  402384:	f091 0f00 	teq	r1, #0
  402388:	bf04      	itt	eq
  40238a:	4601      	moveq	r1, r0
  40238c:	2000      	moveq	r0, #0
  40238e:	fab1 f381 	clz	r3, r1
  402392:	bf08      	it	eq
  402394:	3320      	addeq	r3, #32
  402396:	f1a3 030b 	sub.w	r3, r3, #11
  40239a:	f1b3 0220 	subs.w	r2, r3, #32
  40239e:	da0c      	bge.n	4023ba <__adddf3+0x16e>
  4023a0:	320c      	adds	r2, #12
  4023a2:	dd08      	ble.n	4023b6 <__adddf3+0x16a>
  4023a4:	f102 0c14 	add.w	ip, r2, #20
  4023a8:	f1c2 020c 	rsb	r2, r2, #12
  4023ac:	fa01 f00c 	lsl.w	r0, r1, ip
  4023b0:	fa21 f102 	lsr.w	r1, r1, r2
  4023b4:	e00c      	b.n	4023d0 <__adddf3+0x184>
  4023b6:	f102 0214 	add.w	r2, r2, #20
  4023ba:	bfd8      	it	le
  4023bc:	f1c2 0c20 	rsble	ip, r2, #32
  4023c0:	fa01 f102 	lsl.w	r1, r1, r2
  4023c4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4023c8:	bfdc      	itt	le
  4023ca:	ea41 010c 	orrle.w	r1, r1, ip
  4023ce:	4090      	lslle	r0, r2
  4023d0:	1ae4      	subs	r4, r4, r3
  4023d2:	bfa2      	ittt	ge
  4023d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4023d8:	4329      	orrge	r1, r5
  4023da:	bd30      	popge	{r4, r5, pc}
  4023dc:	ea6f 0404 	mvn.w	r4, r4
  4023e0:	3c1f      	subs	r4, #31
  4023e2:	da1c      	bge.n	40241e <__adddf3+0x1d2>
  4023e4:	340c      	adds	r4, #12
  4023e6:	dc0e      	bgt.n	402406 <__adddf3+0x1ba>
  4023e8:	f104 0414 	add.w	r4, r4, #20
  4023ec:	f1c4 0220 	rsb	r2, r4, #32
  4023f0:	fa20 f004 	lsr.w	r0, r0, r4
  4023f4:	fa01 f302 	lsl.w	r3, r1, r2
  4023f8:	ea40 0003 	orr.w	r0, r0, r3
  4023fc:	fa21 f304 	lsr.w	r3, r1, r4
  402400:	ea45 0103 	orr.w	r1, r5, r3
  402404:	bd30      	pop	{r4, r5, pc}
  402406:	f1c4 040c 	rsb	r4, r4, #12
  40240a:	f1c4 0220 	rsb	r2, r4, #32
  40240e:	fa20 f002 	lsr.w	r0, r0, r2
  402412:	fa01 f304 	lsl.w	r3, r1, r4
  402416:	ea40 0003 	orr.w	r0, r0, r3
  40241a:	4629      	mov	r1, r5
  40241c:	bd30      	pop	{r4, r5, pc}
  40241e:	fa21 f004 	lsr.w	r0, r1, r4
  402422:	4629      	mov	r1, r5
  402424:	bd30      	pop	{r4, r5, pc}
  402426:	f094 0f00 	teq	r4, #0
  40242a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40242e:	bf06      	itte	eq
  402430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402434:	3401      	addeq	r4, #1
  402436:	3d01      	subne	r5, #1
  402438:	e74e      	b.n	4022d8 <__adddf3+0x8c>
  40243a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40243e:	bf18      	it	ne
  402440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402444:	d029      	beq.n	40249a <__adddf3+0x24e>
  402446:	ea94 0f05 	teq	r4, r5
  40244a:	bf08      	it	eq
  40244c:	ea90 0f02 	teqeq	r0, r2
  402450:	d005      	beq.n	40245e <__adddf3+0x212>
  402452:	ea54 0c00 	orrs.w	ip, r4, r0
  402456:	bf04      	itt	eq
  402458:	4619      	moveq	r1, r3
  40245a:	4610      	moveq	r0, r2
  40245c:	bd30      	pop	{r4, r5, pc}
  40245e:	ea91 0f03 	teq	r1, r3
  402462:	bf1e      	ittt	ne
  402464:	2100      	movne	r1, #0
  402466:	2000      	movne	r0, #0
  402468:	bd30      	popne	{r4, r5, pc}
  40246a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40246e:	d105      	bne.n	40247c <__adddf3+0x230>
  402470:	0040      	lsls	r0, r0, #1
  402472:	4149      	adcs	r1, r1
  402474:	bf28      	it	cs
  402476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40247a:	bd30      	pop	{r4, r5, pc}
  40247c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402480:	bf3c      	itt	cc
  402482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402486:	bd30      	popcc	{r4, r5, pc}
  402488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40248c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402494:	f04f 0000 	mov.w	r0, #0
  402498:	bd30      	pop	{r4, r5, pc}
  40249a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40249e:	bf1a      	itte	ne
  4024a0:	4619      	movne	r1, r3
  4024a2:	4610      	movne	r0, r2
  4024a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4024a8:	bf1c      	itt	ne
  4024aa:	460b      	movne	r3, r1
  4024ac:	4602      	movne	r2, r0
  4024ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4024b2:	bf06      	itte	eq
  4024b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4024b8:	ea91 0f03 	teqeq	r1, r3
  4024bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4024c0:	bd30      	pop	{r4, r5, pc}
  4024c2:	bf00      	nop

004024c4 <__aeabi_ui2d>:
  4024c4:	f090 0f00 	teq	r0, #0
  4024c8:	bf04      	itt	eq
  4024ca:	2100      	moveq	r1, #0
  4024cc:	4770      	bxeq	lr
  4024ce:	b530      	push	{r4, r5, lr}
  4024d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4024d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4024d8:	f04f 0500 	mov.w	r5, #0
  4024dc:	f04f 0100 	mov.w	r1, #0
  4024e0:	e750      	b.n	402384 <__adddf3+0x138>
  4024e2:	bf00      	nop

004024e4 <__aeabi_i2d>:
  4024e4:	f090 0f00 	teq	r0, #0
  4024e8:	bf04      	itt	eq
  4024ea:	2100      	moveq	r1, #0
  4024ec:	4770      	bxeq	lr
  4024ee:	b530      	push	{r4, r5, lr}
  4024f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4024f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4024f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4024fc:	bf48      	it	mi
  4024fe:	4240      	negmi	r0, r0
  402500:	f04f 0100 	mov.w	r1, #0
  402504:	e73e      	b.n	402384 <__adddf3+0x138>
  402506:	bf00      	nop

00402508 <__aeabi_f2d>:
  402508:	0042      	lsls	r2, r0, #1
  40250a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40250e:	ea4f 0131 	mov.w	r1, r1, rrx
  402512:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402516:	bf1f      	itttt	ne
  402518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40251c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402524:	4770      	bxne	lr
  402526:	f092 0f00 	teq	r2, #0
  40252a:	bf14      	ite	ne
  40252c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402530:	4770      	bxeq	lr
  402532:	b530      	push	{r4, r5, lr}
  402534:	f44f 7460 	mov.w	r4, #896	; 0x380
  402538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40253c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402540:	e720      	b.n	402384 <__adddf3+0x138>
  402542:	bf00      	nop

00402544 <__aeabi_ul2d>:
  402544:	ea50 0201 	orrs.w	r2, r0, r1
  402548:	bf08      	it	eq
  40254a:	4770      	bxeq	lr
  40254c:	b530      	push	{r4, r5, lr}
  40254e:	f04f 0500 	mov.w	r5, #0
  402552:	e00a      	b.n	40256a <__aeabi_l2d+0x16>

00402554 <__aeabi_l2d>:
  402554:	ea50 0201 	orrs.w	r2, r0, r1
  402558:	bf08      	it	eq
  40255a:	4770      	bxeq	lr
  40255c:	b530      	push	{r4, r5, lr}
  40255e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402562:	d502      	bpl.n	40256a <__aeabi_l2d+0x16>
  402564:	4240      	negs	r0, r0
  402566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40256a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40256e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402576:	f43f aedc 	beq.w	402332 <__adddf3+0xe6>
  40257a:	f04f 0203 	mov.w	r2, #3
  40257e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402582:	bf18      	it	ne
  402584:	3203      	addne	r2, #3
  402586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40258a:	bf18      	it	ne
  40258c:	3203      	addne	r2, #3
  40258e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402592:	f1c2 0320 	rsb	r3, r2, #32
  402596:	fa00 fc03 	lsl.w	ip, r0, r3
  40259a:	fa20 f002 	lsr.w	r0, r0, r2
  40259e:	fa01 fe03 	lsl.w	lr, r1, r3
  4025a2:	ea40 000e 	orr.w	r0, r0, lr
  4025a6:	fa21 f102 	lsr.w	r1, r1, r2
  4025aa:	4414      	add	r4, r2
  4025ac:	e6c1      	b.n	402332 <__adddf3+0xe6>
  4025ae:	bf00      	nop

004025b0 <__aeabi_dmul>:
  4025b0:	b570      	push	{r4, r5, r6, lr}
  4025b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4025b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4025ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4025be:	bf1d      	ittte	ne
  4025c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4025c4:	ea94 0f0c 	teqne	r4, ip
  4025c8:	ea95 0f0c 	teqne	r5, ip
  4025cc:	f000 f8de 	bleq	40278c <__aeabi_dmul+0x1dc>
  4025d0:	442c      	add	r4, r5
  4025d2:	ea81 0603 	eor.w	r6, r1, r3
  4025d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4025da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4025de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4025e2:	bf18      	it	ne
  4025e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4025e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4025ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4025f0:	d038      	beq.n	402664 <__aeabi_dmul+0xb4>
  4025f2:	fba0 ce02 	umull	ip, lr, r0, r2
  4025f6:	f04f 0500 	mov.w	r5, #0
  4025fa:	fbe1 e502 	umlal	lr, r5, r1, r2
  4025fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402602:	fbe0 e503 	umlal	lr, r5, r0, r3
  402606:	f04f 0600 	mov.w	r6, #0
  40260a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40260e:	f09c 0f00 	teq	ip, #0
  402612:	bf18      	it	ne
  402614:	f04e 0e01 	orrne.w	lr, lr, #1
  402618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40261c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402624:	d204      	bcs.n	402630 <__aeabi_dmul+0x80>
  402626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40262a:	416d      	adcs	r5, r5
  40262c:	eb46 0606 	adc.w	r6, r6, r6
  402630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40263c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402648:	bf88      	it	hi
  40264a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40264e:	d81e      	bhi.n	40268e <__aeabi_dmul+0xde>
  402650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402654:	bf08      	it	eq
  402656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40265a:	f150 0000 	adcs.w	r0, r0, #0
  40265e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402662:	bd70      	pop	{r4, r5, r6, pc}
  402664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402668:	ea46 0101 	orr.w	r1, r6, r1
  40266c:	ea40 0002 	orr.w	r0, r0, r2
  402670:	ea81 0103 	eor.w	r1, r1, r3
  402674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402678:	bfc2      	ittt	gt
  40267a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40267e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402682:	bd70      	popgt	{r4, r5, r6, pc}
  402684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402688:	f04f 0e00 	mov.w	lr, #0
  40268c:	3c01      	subs	r4, #1
  40268e:	f300 80ab 	bgt.w	4027e8 <__aeabi_dmul+0x238>
  402692:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402696:	bfde      	ittt	le
  402698:	2000      	movle	r0, #0
  40269a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40269e:	bd70      	pople	{r4, r5, r6, pc}
  4026a0:	f1c4 0400 	rsb	r4, r4, #0
  4026a4:	3c20      	subs	r4, #32
  4026a6:	da35      	bge.n	402714 <__aeabi_dmul+0x164>
  4026a8:	340c      	adds	r4, #12
  4026aa:	dc1b      	bgt.n	4026e4 <__aeabi_dmul+0x134>
  4026ac:	f104 0414 	add.w	r4, r4, #20
  4026b0:	f1c4 0520 	rsb	r5, r4, #32
  4026b4:	fa00 f305 	lsl.w	r3, r0, r5
  4026b8:	fa20 f004 	lsr.w	r0, r0, r4
  4026bc:	fa01 f205 	lsl.w	r2, r1, r5
  4026c0:	ea40 0002 	orr.w	r0, r0, r2
  4026c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4026c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4026cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4026d0:	fa21 f604 	lsr.w	r6, r1, r4
  4026d4:	eb42 0106 	adc.w	r1, r2, r6
  4026d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4026dc:	bf08      	it	eq
  4026de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4026e2:	bd70      	pop	{r4, r5, r6, pc}
  4026e4:	f1c4 040c 	rsb	r4, r4, #12
  4026e8:	f1c4 0520 	rsb	r5, r4, #32
  4026ec:	fa00 f304 	lsl.w	r3, r0, r4
  4026f0:	fa20 f005 	lsr.w	r0, r0, r5
  4026f4:	fa01 f204 	lsl.w	r2, r1, r4
  4026f8:	ea40 0002 	orr.w	r0, r0, r2
  4026fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402704:	f141 0100 	adc.w	r1, r1, #0
  402708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40270c:	bf08      	it	eq
  40270e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402712:	bd70      	pop	{r4, r5, r6, pc}
  402714:	f1c4 0520 	rsb	r5, r4, #32
  402718:	fa00 f205 	lsl.w	r2, r0, r5
  40271c:	ea4e 0e02 	orr.w	lr, lr, r2
  402720:	fa20 f304 	lsr.w	r3, r0, r4
  402724:	fa01 f205 	lsl.w	r2, r1, r5
  402728:	ea43 0302 	orr.w	r3, r3, r2
  40272c:	fa21 f004 	lsr.w	r0, r1, r4
  402730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402734:	fa21 f204 	lsr.w	r2, r1, r4
  402738:	ea20 0002 	bic.w	r0, r0, r2
  40273c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402744:	bf08      	it	eq
  402746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40274a:	bd70      	pop	{r4, r5, r6, pc}
  40274c:	f094 0f00 	teq	r4, #0
  402750:	d10f      	bne.n	402772 <__aeabi_dmul+0x1c2>
  402752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402756:	0040      	lsls	r0, r0, #1
  402758:	eb41 0101 	adc.w	r1, r1, r1
  40275c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402760:	bf08      	it	eq
  402762:	3c01      	subeq	r4, #1
  402764:	d0f7      	beq.n	402756 <__aeabi_dmul+0x1a6>
  402766:	ea41 0106 	orr.w	r1, r1, r6
  40276a:	f095 0f00 	teq	r5, #0
  40276e:	bf18      	it	ne
  402770:	4770      	bxne	lr
  402772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402776:	0052      	lsls	r2, r2, #1
  402778:	eb43 0303 	adc.w	r3, r3, r3
  40277c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402780:	bf08      	it	eq
  402782:	3d01      	subeq	r5, #1
  402784:	d0f7      	beq.n	402776 <__aeabi_dmul+0x1c6>
  402786:	ea43 0306 	orr.w	r3, r3, r6
  40278a:	4770      	bx	lr
  40278c:	ea94 0f0c 	teq	r4, ip
  402790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402794:	bf18      	it	ne
  402796:	ea95 0f0c 	teqne	r5, ip
  40279a:	d00c      	beq.n	4027b6 <__aeabi_dmul+0x206>
  40279c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4027a0:	bf18      	it	ne
  4027a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4027a6:	d1d1      	bne.n	40274c <__aeabi_dmul+0x19c>
  4027a8:	ea81 0103 	eor.w	r1, r1, r3
  4027ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4027b0:	f04f 0000 	mov.w	r0, #0
  4027b4:	bd70      	pop	{r4, r5, r6, pc}
  4027b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4027ba:	bf06      	itte	eq
  4027bc:	4610      	moveq	r0, r2
  4027be:	4619      	moveq	r1, r3
  4027c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4027c4:	d019      	beq.n	4027fa <__aeabi_dmul+0x24a>
  4027c6:	ea94 0f0c 	teq	r4, ip
  4027ca:	d102      	bne.n	4027d2 <__aeabi_dmul+0x222>
  4027cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4027d0:	d113      	bne.n	4027fa <__aeabi_dmul+0x24a>
  4027d2:	ea95 0f0c 	teq	r5, ip
  4027d6:	d105      	bne.n	4027e4 <__aeabi_dmul+0x234>
  4027d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4027dc:	bf1c      	itt	ne
  4027de:	4610      	movne	r0, r2
  4027e0:	4619      	movne	r1, r3
  4027e2:	d10a      	bne.n	4027fa <__aeabi_dmul+0x24a>
  4027e4:	ea81 0103 	eor.w	r1, r1, r3
  4027e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4027ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4027f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4027f4:	f04f 0000 	mov.w	r0, #0
  4027f8:	bd70      	pop	{r4, r5, r6, pc}
  4027fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4027fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402802:	bd70      	pop	{r4, r5, r6, pc}

00402804 <__aeabi_ddiv>:
  402804:	b570      	push	{r4, r5, r6, lr}
  402806:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40280a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40280e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402812:	bf1d      	ittte	ne
  402814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402818:	ea94 0f0c 	teqne	r4, ip
  40281c:	ea95 0f0c 	teqne	r5, ip
  402820:	f000 f8a7 	bleq	402972 <__aeabi_ddiv+0x16e>
  402824:	eba4 0405 	sub.w	r4, r4, r5
  402828:	ea81 0e03 	eor.w	lr, r1, r3
  40282c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402830:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402834:	f000 8088 	beq.w	402948 <__aeabi_ddiv+0x144>
  402838:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40283c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402848:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40284c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402854:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40285c:	429d      	cmp	r5, r3
  40285e:	bf08      	it	eq
  402860:	4296      	cmpeq	r6, r2
  402862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402866:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40286a:	d202      	bcs.n	402872 <__aeabi_ddiv+0x6e>
  40286c:	085b      	lsrs	r3, r3, #1
  40286e:	ea4f 0232 	mov.w	r2, r2, rrx
  402872:	1ab6      	subs	r6, r6, r2
  402874:	eb65 0503 	sbc.w	r5, r5, r3
  402878:	085b      	lsrs	r3, r3, #1
  40287a:	ea4f 0232 	mov.w	r2, r2, rrx
  40287e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402886:	ebb6 0e02 	subs.w	lr, r6, r2
  40288a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40288e:	bf22      	ittt	cs
  402890:	1ab6      	subcs	r6, r6, r2
  402892:	4675      	movcs	r5, lr
  402894:	ea40 000c 	orrcs.w	r0, r0, ip
  402898:	085b      	lsrs	r3, r3, #1
  40289a:	ea4f 0232 	mov.w	r2, r2, rrx
  40289e:	ebb6 0e02 	subs.w	lr, r6, r2
  4028a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4028a6:	bf22      	ittt	cs
  4028a8:	1ab6      	subcs	r6, r6, r2
  4028aa:	4675      	movcs	r5, lr
  4028ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4028b0:	085b      	lsrs	r3, r3, #1
  4028b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4028b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4028ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4028be:	bf22      	ittt	cs
  4028c0:	1ab6      	subcs	r6, r6, r2
  4028c2:	4675      	movcs	r5, lr
  4028c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4028c8:	085b      	lsrs	r3, r3, #1
  4028ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4028ce:	ebb6 0e02 	subs.w	lr, r6, r2
  4028d2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4028d6:	bf22      	ittt	cs
  4028d8:	1ab6      	subcs	r6, r6, r2
  4028da:	4675      	movcs	r5, lr
  4028dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4028e0:	ea55 0e06 	orrs.w	lr, r5, r6
  4028e4:	d018      	beq.n	402918 <__aeabi_ddiv+0x114>
  4028e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4028ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4028ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4028f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4028f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4028fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4028fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402902:	d1c0      	bne.n	402886 <__aeabi_ddiv+0x82>
  402904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402908:	d10b      	bne.n	402922 <__aeabi_ddiv+0x11e>
  40290a:	ea41 0100 	orr.w	r1, r1, r0
  40290e:	f04f 0000 	mov.w	r0, #0
  402912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402916:	e7b6      	b.n	402886 <__aeabi_ddiv+0x82>
  402918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40291c:	bf04      	itt	eq
  40291e:	4301      	orreq	r1, r0
  402920:	2000      	moveq	r0, #0
  402922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402926:	bf88      	it	hi
  402928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40292c:	f63f aeaf 	bhi.w	40268e <__aeabi_dmul+0xde>
  402930:	ebb5 0c03 	subs.w	ip, r5, r3
  402934:	bf04      	itt	eq
  402936:	ebb6 0c02 	subseq.w	ip, r6, r2
  40293a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40293e:	f150 0000 	adcs.w	r0, r0, #0
  402942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402946:	bd70      	pop	{r4, r5, r6, pc}
  402948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40294c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402954:	bfc2      	ittt	gt
  402956:	ebd4 050c 	rsbsgt	r5, r4, ip
  40295a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40295e:	bd70      	popgt	{r4, r5, r6, pc}
  402960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402964:	f04f 0e00 	mov.w	lr, #0
  402968:	3c01      	subs	r4, #1
  40296a:	e690      	b.n	40268e <__aeabi_dmul+0xde>
  40296c:	ea45 0e06 	orr.w	lr, r5, r6
  402970:	e68d      	b.n	40268e <__aeabi_dmul+0xde>
  402972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402976:	ea94 0f0c 	teq	r4, ip
  40297a:	bf08      	it	eq
  40297c:	ea95 0f0c 	teqeq	r5, ip
  402980:	f43f af3b 	beq.w	4027fa <__aeabi_dmul+0x24a>
  402984:	ea94 0f0c 	teq	r4, ip
  402988:	d10a      	bne.n	4029a0 <__aeabi_ddiv+0x19c>
  40298a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40298e:	f47f af34 	bne.w	4027fa <__aeabi_dmul+0x24a>
  402992:	ea95 0f0c 	teq	r5, ip
  402996:	f47f af25 	bne.w	4027e4 <__aeabi_dmul+0x234>
  40299a:	4610      	mov	r0, r2
  40299c:	4619      	mov	r1, r3
  40299e:	e72c      	b.n	4027fa <__aeabi_dmul+0x24a>
  4029a0:	ea95 0f0c 	teq	r5, ip
  4029a4:	d106      	bne.n	4029b4 <__aeabi_ddiv+0x1b0>
  4029a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4029aa:	f43f aefd 	beq.w	4027a8 <__aeabi_dmul+0x1f8>
  4029ae:	4610      	mov	r0, r2
  4029b0:	4619      	mov	r1, r3
  4029b2:	e722      	b.n	4027fa <__aeabi_dmul+0x24a>
  4029b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4029b8:	bf18      	it	ne
  4029ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4029be:	f47f aec5 	bne.w	40274c <__aeabi_dmul+0x19c>
  4029c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4029c6:	f47f af0d 	bne.w	4027e4 <__aeabi_dmul+0x234>
  4029ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4029ce:	f47f aeeb 	bne.w	4027a8 <__aeabi_dmul+0x1f8>
  4029d2:	e712      	b.n	4027fa <__aeabi_dmul+0x24a>

004029d4 <__gedf2>:
  4029d4:	f04f 3cff 	mov.w	ip, #4294967295
  4029d8:	e006      	b.n	4029e8 <__cmpdf2+0x4>
  4029da:	bf00      	nop

004029dc <__ledf2>:
  4029dc:	f04f 0c01 	mov.w	ip, #1
  4029e0:	e002      	b.n	4029e8 <__cmpdf2+0x4>
  4029e2:	bf00      	nop

004029e4 <__cmpdf2>:
  4029e4:	f04f 0c01 	mov.w	ip, #1
  4029e8:	f84d cd04 	str.w	ip, [sp, #-4]!
  4029ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4029f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4029f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4029f8:	bf18      	it	ne
  4029fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4029fe:	d01b      	beq.n	402a38 <__cmpdf2+0x54>
  402a00:	b001      	add	sp, #4
  402a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402a06:	bf0c      	ite	eq
  402a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402a0c:	ea91 0f03 	teqne	r1, r3
  402a10:	bf02      	ittt	eq
  402a12:	ea90 0f02 	teqeq	r0, r2
  402a16:	2000      	moveq	r0, #0
  402a18:	4770      	bxeq	lr
  402a1a:	f110 0f00 	cmn.w	r0, #0
  402a1e:	ea91 0f03 	teq	r1, r3
  402a22:	bf58      	it	pl
  402a24:	4299      	cmppl	r1, r3
  402a26:	bf08      	it	eq
  402a28:	4290      	cmpeq	r0, r2
  402a2a:	bf2c      	ite	cs
  402a2c:	17d8      	asrcs	r0, r3, #31
  402a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402a32:	f040 0001 	orr.w	r0, r0, #1
  402a36:	4770      	bx	lr
  402a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402a40:	d102      	bne.n	402a48 <__cmpdf2+0x64>
  402a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402a46:	d107      	bne.n	402a58 <__cmpdf2+0x74>
  402a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402a50:	d1d6      	bne.n	402a00 <__cmpdf2+0x1c>
  402a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402a56:	d0d3      	beq.n	402a00 <__cmpdf2+0x1c>
  402a58:	f85d 0b04 	ldr.w	r0, [sp], #4
  402a5c:	4770      	bx	lr
  402a5e:	bf00      	nop

00402a60 <__aeabi_cdrcmple>:
  402a60:	4684      	mov	ip, r0
  402a62:	4610      	mov	r0, r2
  402a64:	4662      	mov	r2, ip
  402a66:	468c      	mov	ip, r1
  402a68:	4619      	mov	r1, r3
  402a6a:	4663      	mov	r3, ip
  402a6c:	e000      	b.n	402a70 <__aeabi_cdcmpeq>
  402a6e:	bf00      	nop

00402a70 <__aeabi_cdcmpeq>:
  402a70:	b501      	push	{r0, lr}
  402a72:	f7ff ffb7 	bl	4029e4 <__cmpdf2>
  402a76:	2800      	cmp	r0, #0
  402a78:	bf48      	it	mi
  402a7a:	f110 0f00 	cmnmi.w	r0, #0
  402a7e:	bd01      	pop	{r0, pc}

00402a80 <__aeabi_dcmpeq>:
  402a80:	f84d ed08 	str.w	lr, [sp, #-8]!
  402a84:	f7ff fff4 	bl	402a70 <__aeabi_cdcmpeq>
  402a88:	bf0c      	ite	eq
  402a8a:	2001      	moveq	r0, #1
  402a8c:	2000      	movne	r0, #0
  402a8e:	f85d fb08 	ldr.w	pc, [sp], #8
  402a92:	bf00      	nop

00402a94 <__aeabi_dcmplt>:
  402a94:	f84d ed08 	str.w	lr, [sp, #-8]!
  402a98:	f7ff ffea 	bl	402a70 <__aeabi_cdcmpeq>
  402a9c:	bf34      	ite	cc
  402a9e:	2001      	movcc	r0, #1
  402aa0:	2000      	movcs	r0, #0
  402aa2:	f85d fb08 	ldr.w	pc, [sp], #8
  402aa6:	bf00      	nop

00402aa8 <__aeabi_dcmple>:
  402aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
  402aac:	f7ff ffe0 	bl	402a70 <__aeabi_cdcmpeq>
  402ab0:	bf94      	ite	ls
  402ab2:	2001      	movls	r0, #1
  402ab4:	2000      	movhi	r0, #0
  402ab6:	f85d fb08 	ldr.w	pc, [sp], #8
  402aba:	bf00      	nop

00402abc <__aeabi_dcmpge>:
  402abc:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ac0:	f7ff ffce 	bl	402a60 <__aeabi_cdrcmple>
  402ac4:	bf94      	ite	ls
  402ac6:	2001      	movls	r0, #1
  402ac8:	2000      	movhi	r0, #0
  402aca:	f85d fb08 	ldr.w	pc, [sp], #8
  402ace:	bf00      	nop

00402ad0 <__aeabi_dcmpgt>:
  402ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ad4:	f7ff ffc4 	bl	402a60 <__aeabi_cdrcmple>
  402ad8:	bf34      	ite	cc
  402ada:	2001      	movcc	r0, #1
  402adc:	2000      	movcs	r0, #0
  402ade:	f85d fb08 	ldr.w	pc, [sp], #8
  402ae2:	bf00      	nop

00402ae4 <__aeabi_uldivmod>:
  402ae4:	b953      	cbnz	r3, 402afc <__aeabi_uldivmod+0x18>
  402ae6:	b94a      	cbnz	r2, 402afc <__aeabi_uldivmod+0x18>
  402ae8:	2900      	cmp	r1, #0
  402aea:	bf08      	it	eq
  402aec:	2800      	cmpeq	r0, #0
  402aee:	bf1c      	itt	ne
  402af0:	f04f 31ff 	movne.w	r1, #4294967295
  402af4:	f04f 30ff 	movne.w	r0, #4294967295
  402af8:	f000 b99e 	b.w	402e38 <__aeabi_idiv0>
  402afc:	f1ad 0c08 	sub.w	ip, sp, #8
  402b00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402b04:	f000 f82a 	bl	402b5c <__udivmoddi4>
  402b08:	f8dd e004 	ldr.w	lr, [sp, #4]
  402b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402b10:	b004      	add	sp, #16
  402b12:	4770      	bx	lr

00402b14 <__aeabi_d2ulz>:
  402b14:	b5d0      	push	{r4, r6, r7, lr}
  402b16:	2200      	movs	r2, #0
  402b18:	4b0e      	ldr	r3, [pc, #56]	; (402b54 <__aeabi_d2ulz+0x40>)
  402b1a:	4606      	mov	r6, r0
  402b1c:	460f      	mov	r7, r1
  402b1e:	f7ff fd47 	bl	4025b0 <__aeabi_dmul>
  402b22:	f000 f98b 	bl	402e3c <__aeabi_d2uiz>
  402b26:	4604      	mov	r4, r0
  402b28:	f7ff fccc 	bl	4024c4 <__aeabi_ui2d>
  402b2c:	2200      	movs	r2, #0
  402b2e:	4b0a      	ldr	r3, [pc, #40]	; (402b58 <__aeabi_d2ulz+0x44>)
  402b30:	f7ff fd3e 	bl	4025b0 <__aeabi_dmul>
  402b34:	4602      	mov	r2, r0
  402b36:	460b      	mov	r3, r1
  402b38:	4630      	mov	r0, r6
  402b3a:	4639      	mov	r1, r7
  402b3c:	f7ff fb84 	bl	402248 <__aeabi_dsub>
  402b40:	f000 f97c 	bl	402e3c <__aeabi_d2uiz>
  402b44:	4623      	mov	r3, r4
  402b46:	2200      	movs	r2, #0
  402b48:	ea42 0200 	orr.w	r2, r2, r0
  402b4c:	4610      	mov	r0, r2
  402b4e:	4619      	mov	r1, r3
  402b50:	bdd0      	pop	{r4, r6, r7, pc}
  402b52:	bf00      	nop
  402b54:	3df00000 	.word	0x3df00000
  402b58:	41f00000 	.word	0x41f00000

00402b5c <__udivmoddi4>:
  402b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b60:	468c      	mov	ip, r1
  402b62:	460d      	mov	r5, r1
  402b64:	4604      	mov	r4, r0
  402b66:	9e08      	ldr	r6, [sp, #32]
  402b68:	2b00      	cmp	r3, #0
  402b6a:	d151      	bne.n	402c10 <__udivmoddi4+0xb4>
  402b6c:	428a      	cmp	r2, r1
  402b6e:	4617      	mov	r7, r2
  402b70:	d96d      	bls.n	402c4e <__udivmoddi4+0xf2>
  402b72:	fab2 fe82 	clz	lr, r2
  402b76:	f1be 0f00 	cmp.w	lr, #0
  402b7a:	d00b      	beq.n	402b94 <__udivmoddi4+0x38>
  402b7c:	f1ce 0c20 	rsb	ip, lr, #32
  402b80:	fa01 f50e 	lsl.w	r5, r1, lr
  402b84:	fa20 fc0c 	lsr.w	ip, r0, ip
  402b88:	fa02 f70e 	lsl.w	r7, r2, lr
  402b8c:	ea4c 0c05 	orr.w	ip, ip, r5
  402b90:	fa00 f40e 	lsl.w	r4, r0, lr
  402b94:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402b98:	0c25      	lsrs	r5, r4, #16
  402b9a:	fbbc f8fa 	udiv	r8, ip, sl
  402b9e:	fa1f f987 	uxth.w	r9, r7
  402ba2:	fb0a cc18 	mls	ip, sl, r8, ip
  402ba6:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  402baa:	fb08 f309 	mul.w	r3, r8, r9
  402bae:	42ab      	cmp	r3, r5
  402bb0:	d90a      	bls.n	402bc8 <__udivmoddi4+0x6c>
  402bb2:	19ed      	adds	r5, r5, r7
  402bb4:	f108 32ff 	add.w	r2, r8, #4294967295
  402bb8:	f080 8123 	bcs.w	402e02 <__udivmoddi4+0x2a6>
  402bbc:	42ab      	cmp	r3, r5
  402bbe:	f240 8120 	bls.w	402e02 <__udivmoddi4+0x2a6>
  402bc2:	f1a8 0802 	sub.w	r8, r8, #2
  402bc6:	443d      	add	r5, r7
  402bc8:	1aed      	subs	r5, r5, r3
  402bca:	b2a4      	uxth	r4, r4
  402bcc:	fbb5 f0fa 	udiv	r0, r5, sl
  402bd0:	fb0a 5510 	mls	r5, sl, r0, r5
  402bd4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402bd8:	fb00 f909 	mul.w	r9, r0, r9
  402bdc:	45a1      	cmp	r9, r4
  402bde:	d909      	bls.n	402bf4 <__udivmoddi4+0x98>
  402be0:	19e4      	adds	r4, r4, r7
  402be2:	f100 33ff 	add.w	r3, r0, #4294967295
  402be6:	f080 810a 	bcs.w	402dfe <__udivmoddi4+0x2a2>
  402bea:	45a1      	cmp	r9, r4
  402bec:	f240 8107 	bls.w	402dfe <__udivmoddi4+0x2a2>
  402bf0:	3802      	subs	r0, #2
  402bf2:	443c      	add	r4, r7
  402bf4:	eba4 0409 	sub.w	r4, r4, r9
  402bf8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402bfc:	2100      	movs	r1, #0
  402bfe:	2e00      	cmp	r6, #0
  402c00:	d061      	beq.n	402cc6 <__udivmoddi4+0x16a>
  402c02:	fa24 f40e 	lsr.w	r4, r4, lr
  402c06:	2300      	movs	r3, #0
  402c08:	6034      	str	r4, [r6, #0]
  402c0a:	6073      	str	r3, [r6, #4]
  402c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c10:	428b      	cmp	r3, r1
  402c12:	d907      	bls.n	402c24 <__udivmoddi4+0xc8>
  402c14:	2e00      	cmp	r6, #0
  402c16:	d054      	beq.n	402cc2 <__udivmoddi4+0x166>
  402c18:	2100      	movs	r1, #0
  402c1a:	e886 0021 	stmia.w	r6, {r0, r5}
  402c1e:	4608      	mov	r0, r1
  402c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c24:	fab3 f183 	clz	r1, r3
  402c28:	2900      	cmp	r1, #0
  402c2a:	f040 808e 	bne.w	402d4a <__udivmoddi4+0x1ee>
  402c2e:	42ab      	cmp	r3, r5
  402c30:	d302      	bcc.n	402c38 <__udivmoddi4+0xdc>
  402c32:	4282      	cmp	r2, r0
  402c34:	f200 80fa 	bhi.w	402e2c <__udivmoddi4+0x2d0>
  402c38:	1a84      	subs	r4, r0, r2
  402c3a:	eb65 0503 	sbc.w	r5, r5, r3
  402c3e:	2001      	movs	r0, #1
  402c40:	46ac      	mov	ip, r5
  402c42:	2e00      	cmp	r6, #0
  402c44:	d03f      	beq.n	402cc6 <__udivmoddi4+0x16a>
  402c46:	e886 1010 	stmia.w	r6, {r4, ip}
  402c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c4e:	b912      	cbnz	r2, 402c56 <__udivmoddi4+0xfa>
  402c50:	2701      	movs	r7, #1
  402c52:	fbb7 f7f2 	udiv	r7, r7, r2
  402c56:	fab7 fe87 	clz	lr, r7
  402c5a:	f1be 0f00 	cmp.w	lr, #0
  402c5e:	d134      	bne.n	402cca <__udivmoddi4+0x16e>
  402c60:	1beb      	subs	r3, r5, r7
  402c62:	0c3a      	lsrs	r2, r7, #16
  402c64:	fa1f fc87 	uxth.w	ip, r7
  402c68:	2101      	movs	r1, #1
  402c6a:	fbb3 f8f2 	udiv	r8, r3, r2
  402c6e:	0c25      	lsrs	r5, r4, #16
  402c70:	fb02 3318 	mls	r3, r2, r8, r3
  402c74:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402c78:	fb0c f308 	mul.w	r3, ip, r8
  402c7c:	42ab      	cmp	r3, r5
  402c7e:	d907      	bls.n	402c90 <__udivmoddi4+0x134>
  402c80:	19ed      	adds	r5, r5, r7
  402c82:	f108 30ff 	add.w	r0, r8, #4294967295
  402c86:	d202      	bcs.n	402c8e <__udivmoddi4+0x132>
  402c88:	42ab      	cmp	r3, r5
  402c8a:	f200 80d1 	bhi.w	402e30 <__udivmoddi4+0x2d4>
  402c8e:	4680      	mov	r8, r0
  402c90:	1aed      	subs	r5, r5, r3
  402c92:	b2a3      	uxth	r3, r4
  402c94:	fbb5 f0f2 	udiv	r0, r5, r2
  402c98:	fb02 5510 	mls	r5, r2, r0, r5
  402c9c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402ca0:	fb0c fc00 	mul.w	ip, ip, r0
  402ca4:	45a4      	cmp	ip, r4
  402ca6:	d907      	bls.n	402cb8 <__udivmoddi4+0x15c>
  402ca8:	19e4      	adds	r4, r4, r7
  402caa:	f100 33ff 	add.w	r3, r0, #4294967295
  402cae:	d202      	bcs.n	402cb6 <__udivmoddi4+0x15a>
  402cb0:	45a4      	cmp	ip, r4
  402cb2:	f200 80b8 	bhi.w	402e26 <__udivmoddi4+0x2ca>
  402cb6:	4618      	mov	r0, r3
  402cb8:	eba4 040c 	sub.w	r4, r4, ip
  402cbc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402cc0:	e79d      	b.n	402bfe <__udivmoddi4+0xa2>
  402cc2:	4631      	mov	r1, r6
  402cc4:	4630      	mov	r0, r6
  402cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402cca:	f1ce 0420 	rsb	r4, lr, #32
  402cce:	fa05 f30e 	lsl.w	r3, r5, lr
  402cd2:	fa07 f70e 	lsl.w	r7, r7, lr
  402cd6:	fa20 f804 	lsr.w	r8, r0, r4
  402cda:	0c3a      	lsrs	r2, r7, #16
  402cdc:	fa25 f404 	lsr.w	r4, r5, r4
  402ce0:	ea48 0803 	orr.w	r8, r8, r3
  402ce4:	fbb4 f1f2 	udiv	r1, r4, r2
  402ce8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402cec:	fb02 4411 	mls	r4, r2, r1, r4
  402cf0:	fa1f fc87 	uxth.w	ip, r7
  402cf4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402cf8:	fb01 f30c 	mul.w	r3, r1, ip
  402cfc:	42ab      	cmp	r3, r5
  402cfe:	fa00 f40e 	lsl.w	r4, r0, lr
  402d02:	d909      	bls.n	402d18 <__udivmoddi4+0x1bc>
  402d04:	19ed      	adds	r5, r5, r7
  402d06:	f101 30ff 	add.w	r0, r1, #4294967295
  402d0a:	f080 808a 	bcs.w	402e22 <__udivmoddi4+0x2c6>
  402d0e:	42ab      	cmp	r3, r5
  402d10:	f240 8087 	bls.w	402e22 <__udivmoddi4+0x2c6>
  402d14:	3902      	subs	r1, #2
  402d16:	443d      	add	r5, r7
  402d18:	1aeb      	subs	r3, r5, r3
  402d1a:	fa1f f588 	uxth.w	r5, r8
  402d1e:	fbb3 f0f2 	udiv	r0, r3, r2
  402d22:	fb02 3310 	mls	r3, r2, r0, r3
  402d26:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402d2a:	fb00 f30c 	mul.w	r3, r0, ip
  402d2e:	42ab      	cmp	r3, r5
  402d30:	d907      	bls.n	402d42 <__udivmoddi4+0x1e6>
  402d32:	19ed      	adds	r5, r5, r7
  402d34:	f100 38ff 	add.w	r8, r0, #4294967295
  402d38:	d26f      	bcs.n	402e1a <__udivmoddi4+0x2be>
  402d3a:	42ab      	cmp	r3, r5
  402d3c:	d96d      	bls.n	402e1a <__udivmoddi4+0x2be>
  402d3e:	3802      	subs	r0, #2
  402d40:	443d      	add	r5, r7
  402d42:	1aeb      	subs	r3, r5, r3
  402d44:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402d48:	e78f      	b.n	402c6a <__udivmoddi4+0x10e>
  402d4a:	f1c1 0720 	rsb	r7, r1, #32
  402d4e:	fa22 f807 	lsr.w	r8, r2, r7
  402d52:	408b      	lsls	r3, r1
  402d54:	fa05 f401 	lsl.w	r4, r5, r1
  402d58:	ea48 0303 	orr.w	r3, r8, r3
  402d5c:	fa20 fe07 	lsr.w	lr, r0, r7
  402d60:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402d64:	40fd      	lsrs	r5, r7
  402d66:	ea4e 0e04 	orr.w	lr, lr, r4
  402d6a:	fbb5 f9fc 	udiv	r9, r5, ip
  402d6e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402d72:	fb0c 5519 	mls	r5, ip, r9, r5
  402d76:	fa1f f883 	uxth.w	r8, r3
  402d7a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402d7e:	fb09 f408 	mul.w	r4, r9, r8
  402d82:	42ac      	cmp	r4, r5
  402d84:	fa02 f201 	lsl.w	r2, r2, r1
  402d88:	fa00 fa01 	lsl.w	sl, r0, r1
  402d8c:	d908      	bls.n	402da0 <__udivmoddi4+0x244>
  402d8e:	18ed      	adds	r5, r5, r3
  402d90:	f109 30ff 	add.w	r0, r9, #4294967295
  402d94:	d243      	bcs.n	402e1e <__udivmoddi4+0x2c2>
  402d96:	42ac      	cmp	r4, r5
  402d98:	d941      	bls.n	402e1e <__udivmoddi4+0x2c2>
  402d9a:	f1a9 0902 	sub.w	r9, r9, #2
  402d9e:	441d      	add	r5, r3
  402da0:	1b2d      	subs	r5, r5, r4
  402da2:	fa1f fe8e 	uxth.w	lr, lr
  402da6:	fbb5 f0fc 	udiv	r0, r5, ip
  402daa:	fb0c 5510 	mls	r5, ip, r0, r5
  402dae:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402db2:	fb00 f808 	mul.w	r8, r0, r8
  402db6:	45a0      	cmp	r8, r4
  402db8:	d907      	bls.n	402dca <__udivmoddi4+0x26e>
  402dba:	18e4      	adds	r4, r4, r3
  402dbc:	f100 35ff 	add.w	r5, r0, #4294967295
  402dc0:	d229      	bcs.n	402e16 <__udivmoddi4+0x2ba>
  402dc2:	45a0      	cmp	r8, r4
  402dc4:	d927      	bls.n	402e16 <__udivmoddi4+0x2ba>
  402dc6:	3802      	subs	r0, #2
  402dc8:	441c      	add	r4, r3
  402dca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402dce:	eba4 0408 	sub.w	r4, r4, r8
  402dd2:	fba0 8902 	umull	r8, r9, r0, r2
  402dd6:	454c      	cmp	r4, r9
  402dd8:	46c6      	mov	lr, r8
  402dda:	464d      	mov	r5, r9
  402ddc:	d315      	bcc.n	402e0a <__udivmoddi4+0x2ae>
  402dde:	d012      	beq.n	402e06 <__udivmoddi4+0x2aa>
  402de0:	b156      	cbz	r6, 402df8 <__udivmoddi4+0x29c>
  402de2:	ebba 030e 	subs.w	r3, sl, lr
  402de6:	eb64 0405 	sbc.w	r4, r4, r5
  402dea:	fa04 f707 	lsl.w	r7, r4, r7
  402dee:	40cb      	lsrs	r3, r1
  402df0:	431f      	orrs	r7, r3
  402df2:	40cc      	lsrs	r4, r1
  402df4:	6037      	str	r7, [r6, #0]
  402df6:	6074      	str	r4, [r6, #4]
  402df8:	2100      	movs	r1, #0
  402dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402dfe:	4618      	mov	r0, r3
  402e00:	e6f8      	b.n	402bf4 <__udivmoddi4+0x98>
  402e02:	4690      	mov	r8, r2
  402e04:	e6e0      	b.n	402bc8 <__udivmoddi4+0x6c>
  402e06:	45c2      	cmp	sl, r8
  402e08:	d2ea      	bcs.n	402de0 <__udivmoddi4+0x284>
  402e0a:	ebb8 0e02 	subs.w	lr, r8, r2
  402e0e:	eb69 0503 	sbc.w	r5, r9, r3
  402e12:	3801      	subs	r0, #1
  402e14:	e7e4      	b.n	402de0 <__udivmoddi4+0x284>
  402e16:	4628      	mov	r0, r5
  402e18:	e7d7      	b.n	402dca <__udivmoddi4+0x26e>
  402e1a:	4640      	mov	r0, r8
  402e1c:	e791      	b.n	402d42 <__udivmoddi4+0x1e6>
  402e1e:	4681      	mov	r9, r0
  402e20:	e7be      	b.n	402da0 <__udivmoddi4+0x244>
  402e22:	4601      	mov	r1, r0
  402e24:	e778      	b.n	402d18 <__udivmoddi4+0x1bc>
  402e26:	3802      	subs	r0, #2
  402e28:	443c      	add	r4, r7
  402e2a:	e745      	b.n	402cb8 <__udivmoddi4+0x15c>
  402e2c:	4608      	mov	r0, r1
  402e2e:	e708      	b.n	402c42 <__udivmoddi4+0xe6>
  402e30:	f1a8 0802 	sub.w	r8, r8, #2
  402e34:	443d      	add	r5, r7
  402e36:	e72b      	b.n	402c90 <__udivmoddi4+0x134>

00402e38 <__aeabi_idiv0>:
  402e38:	4770      	bx	lr
  402e3a:	bf00      	nop

00402e3c <__aeabi_d2uiz>:
  402e3c:	004a      	lsls	r2, r1, #1
  402e3e:	d211      	bcs.n	402e64 <__aeabi_d2uiz+0x28>
  402e40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402e44:	d211      	bcs.n	402e6a <__aeabi_d2uiz+0x2e>
  402e46:	d50d      	bpl.n	402e64 <__aeabi_d2uiz+0x28>
  402e48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402e4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402e50:	d40e      	bmi.n	402e70 <__aeabi_d2uiz+0x34>
  402e52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402e56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402e5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402e5e:	fa23 f002 	lsr.w	r0, r3, r2
  402e62:	4770      	bx	lr
  402e64:	f04f 0000 	mov.w	r0, #0
  402e68:	4770      	bx	lr
  402e6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402e6e:	d102      	bne.n	402e76 <__aeabi_d2uiz+0x3a>
  402e70:	f04f 30ff 	mov.w	r0, #4294967295
  402e74:	4770      	bx	lr
  402e76:	f04f 0000 	mov.w	r0, #0
  402e7a:	4770      	bx	lr

00402e7c <__libc_init_array>:
  402e7c:	b570      	push	{r4, r5, r6, lr}
  402e7e:	4e0f      	ldr	r6, [pc, #60]	; (402ebc <__libc_init_array+0x40>)
  402e80:	4d0f      	ldr	r5, [pc, #60]	; (402ec0 <__libc_init_array+0x44>)
  402e82:	1b76      	subs	r6, r6, r5
  402e84:	10b6      	asrs	r6, r6, #2
  402e86:	bf18      	it	ne
  402e88:	2400      	movne	r4, #0
  402e8a:	d005      	beq.n	402e98 <__libc_init_array+0x1c>
  402e8c:	3401      	adds	r4, #1
  402e8e:	f855 3b04 	ldr.w	r3, [r5], #4
  402e92:	4798      	blx	r3
  402e94:	42a6      	cmp	r6, r4
  402e96:	d1f9      	bne.n	402e8c <__libc_init_array+0x10>
  402e98:	4e0a      	ldr	r6, [pc, #40]	; (402ec4 <__libc_init_array+0x48>)
  402e9a:	4d0b      	ldr	r5, [pc, #44]	; (402ec8 <__libc_init_array+0x4c>)
  402e9c:	1b76      	subs	r6, r6, r5
  402e9e:	f000 f8a7 	bl	402ff0 <_init>
  402ea2:	10b6      	asrs	r6, r6, #2
  402ea4:	bf18      	it	ne
  402ea6:	2400      	movne	r4, #0
  402ea8:	d006      	beq.n	402eb8 <__libc_init_array+0x3c>
  402eaa:	3401      	adds	r4, #1
  402eac:	f855 3b04 	ldr.w	r3, [r5], #4
  402eb0:	4798      	blx	r3
  402eb2:	42a6      	cmp	r6, r4
  402eb4:	d1f9      	bne.n	402eaa <__libc_init_array+0x2e>
  402eb6:	bd70      	pop	{r4, r5, r6, pc}
  402eb8:	bd70      	pop	{r4, r5, r6, pc}
  402eba:	bf00      	nop
  402ebc:	00402ffc 	.word	0x00402ffc
  402ec0:	00402ffc 	.word	0x00402ffc
  402ec4:	00403004 	.word	0x00403004
  402ec8:	00402ffc 	.word	0x00402ffc

00402ecc <register_fini>:
  402ecc:	4b02      	ldr	r3, [pc, #8]	; (402ed8 <register_fini+0xc>)
  402ece:	b113      	cbz	r3, 402ed6 <register_fini+0xa>
  402ed0:	4802      	ldr	r0, [pc, #8]	; (402edc <register_fini+0x10>)
  402ed2:	f000 b805 	b.w	402ee0 <atexit>
  402ed6:	4770      	bx	lr
  402ed8:	00000000 	.word	0x00000000
  402edc:	00402eed 	.word	0x00402eed

00402ee0 <atexit>:
  402ee0:	2300      	movs	r3, #0
  402ee2:	4601      	mov	r1, r0
  402ee4:	461a      	mov	r2, r3
  402ee6:	4618      	mov	r0, r3
  402ee8:	f000 b81e 	b.w	402f28 <__register_exitproc>

00402eec <__libc_fini_array>:
  402eec:	b538      	push	{r3, r4, r5, lr}
  402eee:	4c0a      	ldr	r4, [pc, #40]	; (402f18 <__libc_fini_array+0x2c>)
  402ef0:	4d0a      	ldr	r5, [pc, #40]	; (402f1c <__libc_fini_array+0x30>)
  402ef2:	1b64      	subs	r4, r4, r5
  402ef4:	10a4      	asrs	r4, r4, #2
  402ef6:	d00a      	beq.n	402f0e <__libc_fini_array+0x22>
  402ef8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402efc:	3b01      	subs	r3, #1
  402efe:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402f02:	3c01      	subs	r4, #1
  402f04:	f855 3904 	ldr.w	r3, [r5], #-4
  402f08:	4798      	blx	r3
  402f0a:	2c00      	cmp	r4, #0
  402f0c:	d1f9      	bne.n	402f02 <__libc_fini_array+0x16>
  402f0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402f12:	f000 b877 	b.w	403004 <_fini>
  402f16:	bf00      	nop
  402f18:	00403014 	.word	0x00403014
  402f1c:	00403010 	.word	0x00403010

00402f20 <__retarget_lock_acquire_recursive>:
  402f20:	4770      	bx	lr
  402f22:	bf00      	nop

00402f24 <__retarget_lock_release_recursive>:
  402f24:	4770      	bx	lr
  402f26:	bf00      	nop

00402f28 <__register_exitproc>:
  402f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402f2c:	4d2c      	ldr	r5, [pc, #176]	; (402fe0 <__register_exitproc+0xb8>)
  402f2e:	4606      	mov	r6, r0
  402f30:	6828      	ldr	r0, [r5, #0]
  402f32:	4698      	mov	r8, r3
  402f34:	460f      	mov	r7, r1
  402f36:	4691      	mov	r9, r2
  402f38:	f7ff fff2 	bl	402f20 <__retarget_lock_acquire_recursive>
  402f3c:	4b29      	ldr	r3, [pc, #164]	; (402fe4 <__register_exitproc+0xbc>)
  402f3e:	681c      	ldr	r4, [r3, #0]
  402f40:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  402f44:	2b00      	cmp	r3, #0
  402f46:	d03e      	beq.n	402fc6 <__register_exitproc+0x9e>
  402f48:	685a      	ldr	r2, [r3, #4]
  402f4a:	2a1f      	cmp	r2, #31
  402f4c:	dc1c      	bgt.n	402f88 <__register_exitproc+0x60>
  402f4e:	f102 0e01 	add.w	lr, r2, #1
  402f52:	b176      	cbz	r6, 402f72 <__register_exitproc+0x4a>
  402f54:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402f58:	2401      	movs	r4, #1
  402f5a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402f5e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402f62:	4094      	lsls	r4, r2
  402f64:	4320      	orrs	r0, r4
  402f66:	2e02      	cmp	r6, #2
  402f68:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402f6c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402f70:	d023      	beq.n	402fba <__register_exitproc+0x92>
  402f72:	3202      	adds	r2, #2
  402f74:	f8c3 e004 	str.w	lr, [r3, #4]
  402f78:	6828      	ldr	r0, [r5, #0]
  402f7a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402f7e:	f7ff ffd1 	bl	402f24 <__retarget_lock_release_recursive>
  402f82:	2000      	movs	r0, #0
  402f84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402f88:	4b17      	ldr	r3, [pc, #92]	; (402fe8 <__register_exitproc+0xc0>)
  402f8a:	b30b      	cbz	r3, 402fd0 <__register_exitproc+0xa8>
  402f8c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402f90:	f3af 8000 	nop.w
  402f94:	4603      	mov	r3, r0
  402f96:	b1d8      	cbz	r0, 402fd0 <__register_exitproc+0xa8>
  402f98:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402f9c:	6002      	str	r2, [r0, #0]
  402f9e:	2100      	movs	r1, #0
  402fa0:	6041      	str	r1, [r0, #4]
  402fa2:	460a      	mov	r2, r1
  402fa4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402fa8:	f04f 0e01 	mov.w	lr, #1
  402fac:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402fb0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402fb4:	2e00      	cmp	r6, #0
  402fb6:	d0dc      	beq.n	402f72 <__register_exitproc+0x4a>
  402fb8:	e7cc      	b.n	402f54 <__register_exitproc+0x2c>
  402fba:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402fbe:	430c      	orrs	r4, r1
  402fc0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402fc4:	e7d5      	b.n	402f72 <__register_exitproc+0x4a>
  402fc6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  402fca:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402fce:	e7bb      	b.n	402f48 <__register_exitproc+0x20>
  402fd0:	6828      	ldr	r0, [r5, #0]
  402fd2:	f7ff ffa7 	bl	402f24 <__retarget_lock_release_recursive>
  402fd6:	f04f 30ff 	mov.w	r0, #4294967295
  402fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402fde:	bf00      	nop
  402fe0:	20400e08 	.word	0x20400e08
  402fe4:	00402fec 	.word	0x00402fec
  402fe8:	00000000 	.word	0x00000000

00402fec <_global_impure_ptr>:
  402fec:	204009e0                                ..@ 

00402ff0 <_init>:
  402ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402ff2:	bf00      	nop
  402ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402ff6:	bc08      	pop	{r3}
  402ff8:	469e      	mov	lr, r3
  402ffa:	4770      	bx	lr

00402ffc <__init_array_start>:
  402ffc:	00402ecd 	.word	0x00402ecd

00403000 <__frame_dummy_init_array_entry>:
  403000:	00400165                                e.@.

00403004 <_fini>:
  403004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403006:	bf00      	nop
  403008:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40300a:	bc08      	pop	{r3}
  40300c:	469e      	mov	lr, r3
  40300e:	4770      	bx	lr

00403010 <__fini_array_start>:
  403010:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <notesI>:
20400010:	0023 0000 0019 0000 014a 0000 015d 0000     #.......J...]...
20400020:	0188 0000 020b 0000 0126 0000 014a 0000     ........&...J...
20400030:	015d 0000 0188 0000 01b8 0000 01ee 0000     ]...............
20400040:	02ba 0000 01b8 0000 01ee 0000 020b 0000     ................
20400050:	024b 0000 0293 0000 014a 0000 015d 0000     K.......J...]...
20400060:	0188 0000 020b 0000 024b 0000 0293 0000     ........K.......
20400070:	02ba 0000 0188 0000 0000 0000 0188 0000     ................
20400080:	0293 0000 024b 0000 0188 0000 0293 0000     ....K...........
20400090:	024b 0000 0188 0000 0293 0000 024b 0000     K...........K...

204000a0 <durationI>:
204000a0:	0023 0000 0019 0000 000c 0000 0004 0000     #...............
204000b0:	0008 0000 0028 0000 000c 0000 0004 0000     ....(...........
204000c0:	0030 0000 000c 0000 0004 0000 0008 0000     0...............
204000d0:	0028 0000 000c 0000 0004 0000 0010 0000     (...............
204000e0:	0010 0000 0010 0000 000c 0000 0004 0000     ................
204000f0:	0008 0000 0028 0000 000c 0000 0004 0000     ....(...........
20400100:	0030 0000 000c 0000 0001 0000 0004 0000     0...............
20400110:	0010 0000 000c 0000 0004 0000 0010 0000     ................
20400120:	000c 0000 0004 0000 0010 0000 0020 0000     ............ ...

20400130 <notesD>:
20400130:	00cb 0000 0001 0000 014a 0000 0188 0000     ........J.......
20400140:	01b8 0000 01b8 0000 0000 0000 01b8 0000     ................
20400150:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
20400160:	020b 0000 024b 0000 01ee 0000 01ee 0000     ....K...........
20400170:	0000 0000 01b8 0000 0188 0000 01b8 0000     ................
20400180:	0000 0000 014a 0000 0188 0000 01b8 0000     ....J...........
20400190:	01b8 0000 0000 0000 01b8 0000 01ee 0000     ................
204001a0:	020b 0000 020b 0000 0000 0000 020b 0000     ................
204001b0:	024b 0000 01ee 0000 01ee 0000 0000 0000     K...............
204001c0:	01b8 0000 0188 0000 01b8 0000 0000 0000     ................
204001d0:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
204001e0:	0000 0000 01b8 0000 020b 0000 024b 0000     ............K...
204001f0:	024b 0000 0000 0000 024b 0000 0293 0000     K.......K.......
20400200:	02ba 0000 02ba 0000 0000 0000 0293 0000     ................
20400210:	024b 0000 0293 0000 01b8 0000 0000 0000     K...............
20400220:	01b8 0000 01ee 0000 020b 0000 020b 0000     ................
20400230:	0000 0000 024b 0000 0293 0000 01b8 0000     ....K...........
20400240:	0000 0000 01b8 0000 020b 0000 01ee 0000     ................
20400250:	01ee 0000 0000 0000 020b 0000 01b8 0000     ................
20400260:	01ee 0000 0000 0000 01b8 0000 01b8 0000     ................
20400270:	01b8 0000 01ee 0000 020b 0000 020b 0000     ................
20400280:	0000 0000 020b 0000 024b 0000 01ee 0000     ........K.......
20400290:	01ee 0000 0000 0000 01b8 0000 0188 0000     ................
204002a0:	01b8 0000 0000 0000 014a 0000 0188 0000     ........J.......
204002b0:	01b8 0000 01b8 0000 0000 0000 01b8 0000     ................
204002c0:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
204002d0:	020b 0000 024b 0000 01ee 0000 01ee 0000     ....K...........
204002e0:	0000 0000 01b8 0000 0188 0000 01b8 0000     ................
204002f0:	0000 0000 014a 0000 0188 0000 01b8 0000     ....J...........
20400300:	01b8 0000 0000 0000 01b8 0000 020b 0000     ................
20400310:	024b 0000 024b 0000 0000 0000 024b 0000     K...K.......K...
20400320:	0293 0000 02ba 0000 02ba 0000 0000 0000     ................
20400330:	0293 0000 024b 0000 0293 0000 01b8 0000     ....K...........
20400340:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
20400350:	020b 0000 0000 0000 024b 0000 0293 0000     ........K.......
20400360:	01b8 0000 0000 0000 01b8 0000 020b 0000     ................
20400370:	01ee 0000 01ee 0000 0000 0000 020b 0000     ................
20400380:	01b8 0000 01ee 0000 0000 0000 0293 0000     ................
	...
20400398:	02ba 0000 0000 0000 0000 0000 0293 0000     ................
204003a8:	0293 0000 0000 0000 0310 0000 0000 0000     ................
204003b8:	0293 0000 024b 0000 0000 0000 0000 0000     ....K...........
204003c8:	024b 0000 0000 0000 0000 0000 020b 0000     K...............
	...
204003e0:	01ee 0000 020b 0000 0000 0000 01ee 0000     ................
204003f0:	0000 0000 01b8 0000 0293 0000 0000 0000     ................
20400400:	0000 0000 02ba 0000 0000 0000 0000 0000     ................
20400410:	0293 0000 0293 0000 0000 0000 0310 0000     ................
20400420:	0000 0000 0293 0000 024b 0000 0000 0000     ........K.......
20400430:	0000 0000 024b 0000 0000 0000 0000 0000     ....K...........
20400440:	020b 0000 0000 0000 0000 0000 01ee 0000     ................
20400450:	020b 0000 0000 0000 01ee 0000 0000 0000     ................
20400460:	01b8 0000                                   ....

20400464 <durationD>:
20400464:	00cb 0000 0001 0000 007d 0000 007d 0000     ........}...}...
20400474:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
20400484:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400494:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204004a4:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
204004b4:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204004c4:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204004d4:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204004e4:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204004f4:	007d 0000 007d 0000 0177 0000 007d 0000     }...}...w...}...
20400504:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400514:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400524:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400534:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
20400544:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400554:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400564:	007d 0000 00fa 0000 007d 0000 00fa 0000     }.......}.......
20400574:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400584:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400594:	0177 0000 0177 0000 00fa 0000 007d 0000     w...w.......}...
204005a4:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204005b4:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204005c4:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204005d4:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
204005e4:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204005f4:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400604:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400614:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
20400624:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400634:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400644:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
20400654:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400664:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400674:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400684:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400694:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204006a4:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204006b4:	007d 0000 0177 0000 0177 0000 00fa 0000     }...w...w.......
204006c4:	007d 0000 0177 0000 00fa 0000 007d 0000     }...w.......}...
204006d4:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
204006e4:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204006f4:	007d 0000 0177 0000 00fa 0000 007d 0000     }...w.......}...
20400704:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
20400714:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400724:	007d 0000 01f4 0000 00fa 0000 007d 0000     }...........}...
20400734:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
20400744:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400754:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400764:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
20400774:	00fa 0000 007d 0000 0177 0000 007d 0000     ....}...w...}...
20400784:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400794:	01f4 0000                                   ....

20400798 <notesM>:
20400798:	004b 0000 0019 0000 014a 0000 0000 0000     K.......J.......
204007a8:	014a 0000 019f 0000 015d 0000 014a 0000     J.......]...J...
204007b8:	019f 0000 0000 0000 019f 0000 01ee 0000     ................
204007c8:	01b8 0000 019f 0000 01b8 0000 0000 0000     ................
204007d8:	01b8 0000 020b 0000 01ee 0000 01b8 0000     ................
204007e8:	019f 0000 015d 0000 019f 0000 014a 0000     ....].......J...
204007f8:	0000 0000 014a 0000 019f 0000 015d 0000     ....J.......]...
20400808:	014a 0000 019f 0000 0000 0000 019f 0000     J...............
20400818:	01ee 0000 01b8 0000 019f 0000 01b8 0000     ................
20400828:	0000 0000 01b8 0000 020b 0000 01ee 0000     ................
20400838:	01b8 0000 019f 0000 015d 0000 019f 0000     ........].......
20400848:	019f 0000 0000 0000 019f 0000 015d 0000     ............]...
20400858:	014a 0000 0000 0000 014a 0000 0000 0000     J.......J.......
20400868:	014a 0000 015d 0000 0000 0000 015d 0000     J...].......]...
20400878:	014a 0000 0126 0000 0000 0000 0126 0000     J...&.......&...
20400888:	0000 0000 0126 0000 0000 0000 0126 0000     ....&.......&...
20400898:	015d 0000 014a 0000 0126 0000 0000 0000     ]...J...&.......
204008a8:	0126 0000 01b8 0000 019f 0000 015d 0000     &...........]...
204008b8:	019f 0000                                   ....

204008bc <durationM>:
204008bc:	004b 0000 0019 0000 0010 0000 0001 0000     K...............
204008cc:	0018 0000 0008 0000 0008 0000 0008 0000     ................
204008dc:	0010 0000 0001 0000 0018 0000 0008 0000     ................
204008ec:	0008 0000 0008 0000 0010 0000 0001 0000     ................
204008fc:	0018 0000 0008 0000 0008 0000 0008 0000     ................
2040090c:	0010 0000 0010 0000 0020 0000 0010 0000     ........ .......
2040091c:	0001 0000 0018 0000 0008 0000 0008 0000     ................
2040092c:	0008 0000 0010 0000 0001 0000 0018 0000     ................
2040093c:	0008 0000 0008 0000 0008 0000 0010 0000     ................
2040094c:	0001 0000 0018 0000 0008 0000 0008 0000     ................
2040095c:	0008 0000 0010 0000 0010 0000 0020 0000     ............ ...
2040096c:	0008 0000 0001 0000 0010 0000 0008 0000     ................
2040097c:	0008 0000 0001 0000 0008 0000 0001 0000     ................
2040098c:	0010 0000 0008 0000 0001 0000 0010 0000     ................
2040099c:	0008 0000 0008 0000 0001 0000 0008 0000     ................
204009ac:	0001 0000 0010 0000 0001 0000 0010 0000     ................
204009bc:	000c 0000 0004 0000 0008 0000 0001 0000     ................
204009cc:	0008 0000 0010 0000 0010 0000 0010 0000     ................
204009dc:	0020 0000                                    ...

204009e0 <impure_data>:
204009e0:	0000 0000 0ccc 2040 0d34 2040 0d9c 2040     ......@ 4.@ ..@ 
	...
20400a88:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400a98:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400e08 <__atexit_recursive_mutex>:
20400e08:	0e98 2040                                   ..@ 
