# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Automated_Laundry_System_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Project/e_7seg_display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:03 on Jul 27,2021
# vcom -reportprogress 300 -93 -work work C:/Project/e_7seg_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_7seg_display
# -- Compiling architecture a_7seg_display of e_7seg_display
# End time: 12:39:03 on Jul 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Project/e_7seg_bcd_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:03 on Jul 27,2021
# vcom -reportprogress 300 -93 -work work C:/Project/e_7seg_bcd_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_7seg_bcd_decoder
# -- Compiling architecture a_7seg_bcd_decoder of e_7seg_bcd_decoder
# End time: 12:39:03 on Jul 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Project/e_automated_laundry_system.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:03 on Jul 27,2021
# vcom -reportprogress 300 -93 -work work C:/Project/e_automated_laundry_system.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_automated_laundry_system
# -- Compiling architecture a_automated_laundry_system of e_automated_laundry_system
# End time: 12:39:03 on Jul 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Project/e_laundry_fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:03 on Jul 27,2021
# vcom -reportprogress 300 -93 -work work C:/Project/e_laundry_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_laundry_fsm
# -- Compiling architecture a_laundry_fsm of e_laundry_fsm
# End time: 12:39:03 on Jul 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Project/e_payment_fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:03 on Jul 27,2021
# vcom -reportprogress 300 -93 -work work C:/Project/e_payment_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_payment_fsm
# -- Compiling architecture a_payment_fsm of e_payment_fsm
# End time: 12:39:03 on Jul 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Project/e_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:03 on Jul 27,2021
# vcom -reportprogress 300 -93 -work work C:/Project/e_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_memory
# -- Compiling architecture a_memory of e_memory
# End time: 12:39:03 on Jul 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
