// Seed: 4190365404
module module_0;
  assign id_1 = id_1;
  wire id_2;
  module_3(
      id_2, id_1
  );
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  xor (id_1, id_2, id_3, id_4);
  module_0();
endmodule
module module_2;
  id_1(
      .id_0(1), .id_1(id_2 == id_2), .id_2(id_2)
  ); module_0();
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3, id_4;
endmodule
