{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 01:08:20 2011 " "Info: Processing started: Tue Jun 21 01:08:20 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU16 -c CPU16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU16 -c CPU16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU16 " "Info: Found entity 1: CPU16" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU16 " "Info: Elaborating entity \"CPU16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "program_data_register_out CPU16.v(30) " "Warning (10036): Verilog HDL or VHDL warning at CPU16.v(30): object \"program_data_register_out\" assigned a value but never read" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU16.v(113) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(113): truncated value with size 32 to match size of target (8)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_A CPU16.v(344) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(344): variable \"register_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_B CPU16.v(346) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(346): variable \"register_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_C CPU16.v(348) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(348): variable \"register_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_D CPU16.v(350) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(350): variable \"register_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_A CPU16.v(364) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(364): variable \"register_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_B CPU16.v(371) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(371): variable \"register_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_C CPU16.v(378) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(378): variable \"register_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 378 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_D CPU16.v(385) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(385): variable \"register_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_A CPU16.v(405) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(405): variable \"register_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_B CPU16.v(412) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(412): variable \"register_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_C CPU16.v(419) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(419): variable \"register_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_D CPU16.v(426) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(426): variable \"register_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_A CPU16.v(440) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(440): variable \"register_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 440 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_B CPU16.v(447) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(447): variable \"register_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 447 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_C CPU16.v(454) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(454): variable \"register_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_D CPU16.v(461) " "Warning (10235): Verilog HDL Always Construct warning at CPU16.v(461): variable \"register_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 461 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_address_register CPU16.v(328) " "Warning (10240): Verilog HDL Always Construct warning at CPU16.v(328): inferring latch(es) for variable \"program_address_register\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_address_register CPU16.v(328) " "Warning (10240): Verilog HDL Always Construct warning at CPU16.v(328): inferring latch(es) for variable \"memory_address_register\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register_out CPU16.v(328) " "Warning (10240): Verilog HDL Always Construct warning at CPU16.v(328): inferring latch(es) for variable \"register_out\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_write CPU16.v(328) " "Warning (10240): Verilog HDL Always Construct warning at CPU16.v(328): inferring latch(es) for variable \"program_write\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_write CPU16.v(328) " "Info (10041): Inferred latch for \"program_write\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[0\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[0\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[1\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[1\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[2\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[2\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[3\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[3\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[4\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[4\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[5\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[5\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[6\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[6\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[7\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[7\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[8\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[8\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[9\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[9\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[10\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[10\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[11\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[11\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[12\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[12\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[13\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[13\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[14\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[14\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_out\[15\] CPU16.v(328) " "Info (10041): Inferred latch for \"register_out\[15\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_address_register\[0\] CPU16.v(328) " "Info (10041): Inferred latch for \"memory_address_register\[0\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_address_register\[1\] CPU16.v(328) " "Info (10041): Inferred latch for \"memory_address_register\[1\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_address_register\[2\] CPU16.v(328) " "Info (10041): Inferred latch for \"memory_address_register\[2\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_address_register\[3\] CPU16.v(328) " "Info (10041): Inferred latch for \"memory_address_register\[3\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_address_register\[4\] CPU16.v(328) " "Info (10041): Inferred latch for \"memory_address_register\[4\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_address_register\[5\] CPU16.v(328) " "Info (10041): Inferred latch for \"memory_address_register\[5\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_address_register\[6\] CPU16.v(328) " "Info (10041): Inferred latch for \"memory_address_register\[6\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_address_register\[7\] CPU16.v(328) " "Info (10041): Inferred latch for \"memory_address_register\[7\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_address_register\[0\] CPU16.v(328) " "Info (10041): Inferred latch for \"program_address_register\[0\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_address_register\[1\] CPU16.v(328) " "Info (10041): Inferred latch for \"program_address_register\[1\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_address_register\[2\] CPU16.v(328) " "Info (10041): Inferred latch for \"program_address_register\[2\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_address_register\[3\] CPU16.v(328) " "Info (10041): Inferred latch for \"program_address_register\[3\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_address_register\[4\] CPU16.v(328) " "Info (10041): Inferred latch for \"program_address_register\[4\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_address_register\[5\] CPU16.v(328) " "Info (10041): Inferred latch for \"program_address_register\[5\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_address_register\[6\] CPU16.v(328) " "Info (10041): Inferred latch for \"program_address_register\[6\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_address_register\[7\] CPU16.v(328) " "Info (10041): Inferred latch for \"program_address_register\[7\]\" at CPU16.v(328)" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:mem_instrucoes " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:mem_instrucoes\"" {  } { { "CPU16.v" "mem_instrucoes" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_instrucoes " "Info: Elaborated megafunction instantiation \"altsyncram:mem_instrucoes\"" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_instrucoes " "Info: Instantiated megafunction \"altsyncram:mem_instrucoes\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program.mif " "Info: Parameter \"init_file\" = \"program.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2es.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2es.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2es " "Info: Found entity 1: altsyncram_2es" {  } { { "db/altsyncram_2es.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_2es.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2es altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated " "Info: Elaborating entity \"altsyncram_2es\" for hierarchy \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programas/alteraquartusii/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:mem_dados " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:mem_dados\"" {  } { { "CPU16.v" "mem_dados" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_dados " "Info: Elaborated megafunction instantiation \"altsyncram:mem_dados\"" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_dados " "Info: Instantiated megafunction \"altsyncram:mem_dados\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Info: Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0os.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0os " "Info: Found entity 1: altsyncram_0os" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0os altsyncram:mem_dados\|altsyncram_0os:auto_generated " "Info: Elaborating entity \"altsyncram_0os\" for hierarchy \"altsyncram:mem_dados\|altsyncram_0os:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programas/alteraquartusii/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a mem_dados 16 8 " "Warning (12020): Port \"address_a\" on the entity instantiation of \"mem_dados\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "CPU16.v" "mem_dados" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 83 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wren_a mem_dados 16 1 " "Warning (12020): Port \"wren_a\" on the entity instantiation of \"mem_dados\" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CPU16.v" "mem_dados" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 83 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a mem_instrucoes 16 8 " "Warning (12020): Port \"address_a\" on the entity instantiation of \"mem_instrucoes\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "CPU16.v" "mem_instrucoes" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 65 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wren_a mem_instrucoes 16 1 " "Warning (12020): Port \"wren_a\" on the entity instantiation of \"mem_instrucoes\" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CPU16.v" "mem_instrucoes" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 65 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "program_address_register\[0\] " "Warning: Latch program_address_register\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode " "Warning: Ports D and ENA on the latch are fed by the same signal state.decode" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "program_address_register\[1\] " "Warning: Latch program_address_register\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode " "Warning: Ports D and ENA on the latch are fed by the same signal state.decode" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "program_address_register\[2\] " "Warning: Latch program_address_register\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode " "Warning: Ports D and ENA on the latch are fed by the same signal state.decode" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "program_address_register\[3\] " "Warning: Latch program_address_register\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode " "Warning: Ports D and ENA on the latch are fed by the same signal state.decode" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "program_address_register\[4\] " "Warning: Latch program_address_register\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode " "Warning: Ports D and ENA on the latch are fed by the same signal state.decode" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "program_address_register\[5\] " "Warning: Latch program_address_register\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode " "Warning: Ports D and ENA on the latch are fed by the same signal state.decode" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "program_address_register\[6\] " "Warning: Latch program_address_register\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode " "Warning: Ports D and ENA on the latch are fed by the same signal state.decode" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "program_address_register\[7\] " "Warning: Latch program_address_register\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode " "Warning: Ports D and ENA on the latch are fed by the same signal state.decode" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~6 " "Info: Register \"state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~7 " "Info: Register \"state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~8 " "Info: Register \"state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "540 " "Info: Implemented 540 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "450 " "Info: Implemented 450 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 01:08:26 2011 " "Info: Processing ended: Tue Jun 21 01:08:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
