// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Fri Apr 19 12:16:50 2024
// Host        : LAPTOP-B4KII2QQ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ cv_ov5640_xf_dilation_accel_0_0_sim_netlist.v
// Design      : cv_ov5640_xf_dilation_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2xfMat
   (p_src_TREADY,
    start_once_reg,
    ap_enable_reg_pp1_iter0_reg_0,
    Q,
    AXIvideo2xfMat_U0_img_cols_read,
    \p_Val2_s_reg_282_reg[7]_0 ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    ap_sync_ready,
    ap_sync_AXIvideo2xfMat_U0_ap_ready,
    start_once_reg_reg_0,
    \ap_CS_fsm_reg[4]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    imgInput1_rows_c_empty_n,
    imgInput1_rows_c11_full_n,
    imgInput1_cols_c12_full_n,
    imgInput1_cols_c_empty_n,
    \rows_reg_392_reg[0]_0 ,
    p_src_TVALID,
    imgInput1_data_V_cha_full_n,
    start_for_dilation_accel_U0_full_n,
    ap_start,
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
    p_src_TLAST,
    p_src_TUSER,
    ap_sync_Block_Mat_exit43_pro_U0_ap_ready,
    D,
    \rows_reg_392_reg[31]_0 ,
    p_src_TDATA);
  output p_src_TREADY;
  output start_once_reg;
  output ap_enable_reg_pp1_iter0_reg_0;
  output [0:0]Q;
  output AXIvideo2xfMat_U0_img_cols_read;
  output [7:0]\p_Val2_s_reg_282_reg[7]_0 ;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output ap_sync_ready;
  output ap_sync_AXIvideo2xfMat_U0_ap_ready;
  output start_once_reg_reg_0;
  output \ap_CS_fsm_reg[4]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input imgInput1_rows_c_empty_n;
  input imgInput1_rows_c11_full_n;
  input imgInput1_cols_c12_full_n;
  input imgInput1_cols_c_empty_n;
  input \rows_reg_392_reg[0]_0 ;
  input p_src_TVALID;
  input imgInput1_data_V_cha_full_n;
  input start_for_dilation_accel_U0_full_n;
  input ap_start;
  input ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  input [0:0]p_src_TLAST;
  input [0:0]p_src_TUSER;
  input ap_sync_Block_Mat_exit43_pro_U0_ap_ready;
  input [31:0]D;
  input [31:0]\rows_reg_392_reg[31]_0 ;
  input [7:0]p_src_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire [7:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_2_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_2_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_2_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_2_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_2_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [31:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm[5]_i_10_n_0 ;
  wire \ap_CS_fsm[5]_i_11_n_0 ;
  wire \ap_CS_fsm[5]_i_12_n_0 ;
  wire \ap_CS_fsm[5]_i_13_n_0 ;
  wire \ap_CS_fsm[5]_i_15_n_0 ;
  wire \ap_CS_fsm[5]_i_16_n_0 ;
  wire \ap_CS_fsm[5]_i_17_n_0 ;
  wire \ap_CS_fsm[5]_i_18_n_0 ;
  wire \ap_CS_fsm[5]_i_19_n_0 ;
  wire \ap_CS_fsm[5]_i_20_n_0 ;
  wire \ap_CS_fsm[5]_i_21_n_0 ;
  wire \ap_CS_fsm[5]_i_22_n_0 ;
  wire \ap_CS_fsm[5]_i_24_n_0 ;
  wire \ap_CS_fsm[5]_i_25_n_0 ;
  wire \ap_CS_fsm[5]_i_26_n_0 ;
  wire \ap_CS_fsm[5]_i_27_n_0 ;
  wire \ap_CS_fsm[5]_i_28_n_0 ;
  wire \ap_CS_fsm[5]_i_29_n_0 ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire \ap_CS_fsm[5]_i_30_n_0 ;
  wire \ap_CS_fsm[5]_i_31_n_0 ;
  wire \ap_CS_fsm[5]_i_32_n_0 ;
  wire \ap_CS_fsm[5]_i_33_n_0 ;
  wire \ap_CS_fsm[5]_i_34_n_0 ;
  wire \ap_CS_fsm[5]_i_35_n_0 ;
  wire \ap_CS_fsm[5]_i_36_n_0 ;
  wire \ap_CS_fsm[5]_i_37_n_0 ;
  wire \ap_CS_fsm[5]_i_38_n_0 ;
  wire \ap_CS_fsm[5]_i_39_n_0 ;
  wire \ap_CS_fsm[5]_i_4_n_0 ;
  wire \ap_CS_fsm[5]_i_6_n_0 ;
  wire \ap_CS_fsm[5]_i_7_n_0 ;
  wire \ap_CS_fsm[5]_i_8_n_0 ;
  wire \ap_CS_fsm[5]_i_9_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_i_14_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_14_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_14_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_14_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_23_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_23_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_23_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_23_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter00;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2xfMat_U0_ap_ready;
  wire ap_sync_Block_Mat_exit43_pro_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  wire [7:0]axi_data_V1_i_reg_203;
  wire \axi_data_V1_i_reg_203[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_203[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_203[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_203[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_203[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_203[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_203[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_203[7]_i_1_n_0 ;
  wire [7:0]axi_data_V_1_i_reg_235;
  wire \axi_data_V_1_i_reg_235[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_235[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_235[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_235[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_235[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_235[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_235[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_235[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_235[7]_i_2_n_0 ;
  wire [7:0]axi_data_V_3_i_reg_307;
  wire axi_last_V1_i_reg_193;
  wire \axi_last_V1_i_reg_193[0]_i_1_n_0 ;
  wire axi_last_V_2_i_reg_2692_out;
  wire \axi_last_V_2_i_reg_269[0]_i_1_n_0 ;
  wire \axi_last_V_2_i_reg_269_reg_n_0_[0] ;
  wire axi_last_V_3_i_reg_295;
  wire \axi_last_V_3_i_reg_295[0]_i_1_n_0 ;
  wire [31:0]cols_reg_397;
  wire eol_2_i_reg_319;
  wire \eol_2_i_reg_319[0]_i_2_n_0 ;
  wire \eol_2_i_reg_319_reg_n_0_[0] ;
  wire \eol_i_reg_246[0]_i_1_n_0 ;
  wire \eol_i_reg_246_reg_n_0_[0] ;
  wire eol_reg_224;
  wire \eol_reg_224[0]_i_1_n_0 ;
  wire [30:0]i_fu_357_p2;
  wire [30:0]i_i_reg_213;
  wire [30:0]i_reg_426;
  wire \i_reg_426_reg[12]_i_1_n_0 ;
  wire \i_reg_426_reg[12]_i_1_n_1 ;
  wire \i_reg_426_reg[12]_i_1_n_2 ;
  wire \i_reg_426_reg[12]_i_1_n_3 ;
  wire \i_reg_426_reg[16]_i_1_n_0 ;
  wire \i_reg_426_reg[16]_i_1_n_1 ;
  wire \i_reg_426_reg[16]_i_1_n_2 ;
  wire \i_reg_426_reg[16]_i_1_n_3 ;
  wire \i_reg_426_reg[20]_i_1_n_0 ;
  wire \i_reg_426_reg[20]_i_1_n_1 ;
  wire \i_reg_426_reg[20]_i_1_n_2 ;
  wire \i_reg_426_reg[20]_i_1_n_3 ;
  wire \i_reg_426_reg[24]_i_1_n_0 ;
  wire \i_reg_426_reg[24]_i_1_n_1 ;
  wire \i_reg_426_reg[24]_i_1_n_2 ;
  wire \i_reg_426_reg[24]_i_1_n_3 ;
  wire \i_reg_426_reg[28]_i_1_n_0 ;
  wire \i_reg_426_reg[28]_i_1_n_1 ;
  wire \i_reg_426_reg[28]_i_1_n_2 ;
  wire \i_reg_426_reg[28]_i_1_n_3 ;
  wire \i_reg_426_reg[30]_i_1_n_3 ;
  wire \i_reg_426_reg[4]_i_1_n_0 ;
  wire \i_reg_426_reg[4]_i_1_n_1 ;
  wire \i_reg_426_reg[4]_i_1_n_2 ;
  wire \i_reg_426_reg[4]_i_1_n_3 ;
  wire \i_reg_426_reg[8]_i_1_n_0 ;
  wire \i_reg_426_reg[8]_i_1_n_1 ;
  wire \i_reg_426_reg[8]_i_1_n_2 ;
  wire \i_reg_426_reg[8]_i_1_n_3 ;
  wire imgInput1_cols_c12_full_n;
  wire imgInput1_cols_c_empty_n;
  wire imgInput1_data_V_cha_full_n;
  wire imgInput1_rows_c11_full_n;
  wire imgInput1_rows_c_empty_n;
  wire int_ap_ready_i_10_n_0;
  wire int_ap_ready_i_11_n_0;
  wire int_ap_ready_i_12_n_0;
  wire int_ap_ready_i_14_n_0;
  wire int_ap_ready_i_15_n_0;
  wire int_ap_ready_i_16_n_0;
  wire int_ap_ready_i_17_n_0;
  wire int_ap_ready_i_18_n_0;
  wire int_ap_ready_i_19_n_0;
  wire int_ap_ready_i_20_n_0;
  wire int_ap_ready_i_21_n_0;
  wire int_ap_ready_i_23_n_0;
  wire int_ap_ready_i_24_n_0;
  wire int_ap_ready_i_25_n_0;
  wire int_ap_ready_i_26_n_0;
  wire int_ap_ready_i_27_n_0;
  wire int_ap_ready_i_28_n_0;
  wire int_ap_ready_i_29_n_0;
  wire int_ap_ready_i_30_n_0;
  wire int_ap_ready_i_31_n_0;
  wire int_ap_ready_i_32_n_0;
  wire int_ap_ready_i_33_n_0;
  wire int_ap_ready_i_34_n_0;
  wire int_ap_ready_i_35_n_0;
  wire int_ap_ready_i_36_n_0;
  wire int_ap_ready_i_37_n_0;
  wire int_ap_ready_i_38_n_0;
  wire int_ap_ready_i_5_n_0;
  wire int_ap_ready_i_6_n_0;
  wire int_ap_ready_i_7_n_0;
  wire int_ap_ready_i_8_n_0;
  wire int_ap_ready_i_9_n_0;
  wire int_ap_ready_reg_i_13_n_0;
  wire int_ap_ready_reg_i_13_n_1;
  wire int_ap_ready_reg_i_13_n_2;
  wire int_ap_ready_reg_i_13_n_3;
  wire int_ap_ready_reg_i_22_n_0;
  wire int_ap_ready_reg_i_22_n_1;
  wire int_ap_ready_reg_i_22_n_2;
  wire int_ap_ready_reg_i_22_n_3;
  wire int_ap_ready_reg_i_3_n_1;
  wire int_ap_ready_reg_i_3_n_2;
  wire int_ap_ready_reg_i_3_n_3;
  wire int_ap_ready_reg_i_4_n_0;
  wire int_ap_ready_reg_i_4_n_1;
  wire int_ap_ready_reg_i_4_n_2;
  wire int_ap_ready_reg_i_4_n_3;
  wire internal_empty_n_i_3_n_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire j_i_reg_258;
  wire j_i_reg_2580;
  wire \j_i_reg_258[0]_i_4_n_0 ;
  wire \j_i_reg_258[0]_i_5_n_0 ;
  wire \j_i_reg_258[0]_i_6_n_0 ;
  wire [30:0]j_i_reg_258_reg;
  wire \j_i_reg_258_reg[0]_i_3_n_0 ;
  wire \j_i_reg_258_reg[0]_i_3_n_1 ;
  wire \j_i_reg_258_reg[0]_i_3_n_2 ;
  wire \j_i_reg_258_reg[0]_i_3_n_3 ;
  wire \j_i_reg_258_reg[0]_i_3_n_4 ;
  wire \j_i_reg_258_reg[0]_i_3_n_5 ;
  wire \j_i_reg_258_reg[0]_i_3_n_6 ;
  wire \j_i_reg_258_reg[0]_i_3_n_7 ;
  wire \j_i_reg_258_reg[12]_i_1_n_0 ;
  wire \j_i_reg_258_reg[12]_i_1_n_1 ;
  wire \j_i_reg_258_reg[12]_i_1_n_2 ;
  wire \j_i_reg_258_reg[12]_i_1_n_3 ;
  wire \j_i_reg_258_reg[12]_i_1_n_4 ;
  wire \j_i_reg_258_reg[12]_i_1_n_5 ;
  wire \j_i_reg_258_reg[12]_i_1_n_6 ;
  wire \j_i_reg_258_reg[12]_i_1_n_7 ;
  wire \j_i_reg_258_reg[16]_i_1_n_0 ;
  wire \j_i_reg_258_reg[16]_i_1_n_1 ;
  wire \j_i_reg_258_reg[16]_i_1_n_2 ;
  wire \j_i_reg_258_reg[16]_i_1_n_3 ;
  wire \j_i_reg_258_reg[16]_i_1_n_4 ;
  wire \j_i_reg_258_reg[16]_i_1_n_5 ;
  wire \j_i_reg_258_reg[16]_i_1_n_6 ;
  wire \j_i_reg_258_reg[16]_i_1_n_7 ;
  wire \j_i_reg_258_reg[20]_i_1_n_0 ;
  wire \j_i_reg_258_reg[20]_i_1_n_1 ;
  wire \j_i_reg_258_reg[20]_i_1_n_2 ;
  wire \j_i_reg_258_reg[20]_i_1_n_3 ;
  wire \j_i_reg_258_reg[20]_i_1_n_4 ;
  wire \j_i_reg_258_reg[20]_i_1_n_5 ;
  wire \j_i_reg_258_reg[20]_i_1_n_6 ;
  wire \j_i_reg_258_reg[20]_i_1_n_7 ;
  wire \j_i_reg_258_reg[24]_i_1_n_0 ;
  wire \j_i_reg_258_reg[24]_i_1_n_1 ;
  wire \j_i_reg_258_reg[24]_i_1_n_2 ;
  wire \j_i_reg_258_reg[24]_i_1_n_3 ;
  wire \j_i_reg_258_reg[24]_i_1_n_4 ;
  wire \j_i_reg_258_reg[24]_i_1_n_5 ;
  wire \j_i_reg_258_reg[24]_i_1_n_6 ;
  wire \j_i_reg_258_reg[24]_i_1_n_7 ;
  wire \j_i_reg_258_reg[28]_i_1_n_2 ;
  wire \j_i_reg_258_reg[28]_i_1_n_3 ;
  wire \j_i_reg_258_reg[28]_i_1_n_5 ;
  wire \j_i_reg_258_reg[28]_i_1_n_6 ;
  wire \j_i_reg_258_reg[28]_i_1_n_7 ;
  wire \j_i_reg_258_reg[4]_i_1_n_0 ;
  wire \j_i_reg_258_reg[4]_i_1_n_1 ;
  wire \j_i_reg_258_reg[4]_i_1_n_2 ;
  wire \j_i_reg_258_reg[4]_i_1_n_3 ;
  wire \j_i_reg_258_reg[4]_i_1_n_4 ;
  wire \j_i_reg_258_reg[4]_i_1_n_5 ;
  wire \j_i_reg_258_reg[4]_i_1_n_6 ;
  wire \j_i_reg_258_reg[4]_i_1_n_7 ;
  wire \j_i_reg_258_reg[8]_i_1_n_0 ;
  wire \j_i_reg_258_reg[8]_i_1_n_1 ;
  wire \j_i_reg_258_reg[8]_i_1_n_2 ;
  wire \j_i_reg_258_reg[8]_i_1_n_3 ;
  wire \j_i_reg_258_reg[8]_i_1_n_4 ;
  wire \j_i_reg_258_reg[8]_i_1_n_5 ;
  wire \j_i_reg_258_reg[8]_i_1_n_6 ;
  wire \j_i_reg_258_reg[8]_i_1_n_7 ;
  wire [7:0]p_1_in;
  wire \p_Val2_s_reg_282[0]_i_1_n_0 ;
  wire \p_Val2_s_reg_282[1]_i_1_n_0 ;
  wire \p_Val2_s_reg_282[2]_i_1_n_0 ;
  wire \p_Val2_s_reg_282[3]_i_1_n_0 ;
  wire \p_Val2_s_reg_282[4]_i_1_n_0 ;
  wire \p_Val2_s_reg_282[5]_i_1_n_0 ;
  wire \p_Val2_s_reg_282[6]_i_1_n_0 ;
  wire \p_Val2_s_reg_282[7]_i_2_n_0 ;
  wire \p_Val2_s_reg_282[7]_i_3_n_0 ;
  wire [7:0]\p_Val2_s_reg_282_reg[7]_0 ;
  wire [7:0]p_src_TDATA;
  wire [0:0]p_src_TLAST;
  wire p_src_TREADY;
  wire [0:0]p_src_TUSER;
  wire p_src_TVALID;
  wire [31:0]rows_reg_392;
  wire \rows_reg_392_reg[0]_0 ;
  wire [31:0]\rows_reg_392_reg[31]_0 ;
  wire sof_1_i_fu_136;
  wire \sof_1_i_fu_136[0]_i_1_n_0 ;
  wire start_for_dilation_accel_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire start_once_reg_reg_0;
  wire tmp_34_i_fu_352_p2;
  wire tmp_35_i_fu_367_p2;
  wire tmp_35_i_reg_431;
  wire \tmp_35_i_reg_431[0]_i_1_n_0 ;
  wire [7:0]tmp_data_V_reg_402;
  wire tmp_last_V_reg_410;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_426_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_426_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_int_ap_ready_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_22_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_4_O_UNCONNECTED;
  wire [3:2]\NLW_j_i_reg_258_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_i_reg_258_reg[28]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_0_payload_A[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_0_payload_B[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h11101111EEEFEEEE)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_last_V_0_sel_rd_i_2_n_0),
        .I1(AXI_video_strm_V_data_V_0_sel2),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\j_i_reg_258[0]_i_5_n_0 ),
        .I4(tmp_35_i_fu_367_p2),
        .I5(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(p_src_TVALID),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88A8888888A888A8)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_data_V_0_state[0]_i_2_n_0 ),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I5(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_2 
       (.I0(p_src_TVALID),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFFFF2FFF2FF)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(p_src_TVALID),
        .I5(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF400FF00F0000000)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I1(\AXI_video_strm_V_dest_V_0_state[0]_i_2_n_0 ),
        .I2(p_src_TVALID),
        .I3(ap_rst_n),
        .I4(p_src_TREADY),
        .I5(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\j_i_reg_258[0]_i_4_n_0 ),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\j_i_reg_258[0]_i_5_n_0 ),
        .I5(tmp_35_i_fu_367_p2),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F4FFFFFFFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(p_src_TVALID),
        .I1(p_src_TREADY),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I3(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I5(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_dest_V_0_state));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0000202A)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(tmp_35_i_fu_367_p2),
        .I1(\eol_i_reg_246_reg_n_0_[0] ),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ),
        .I3(\axi_last_V_2_i_reg_269_reg_n_0_[0] ),
        .I4(sof_1_i_fu_136),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5575FFFFFFFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(tmp_35_i_fu_367_p2),
        .I3(\j_i_reg_258[0]_i_5_n_0 ),
        .I4(\j_i_reg_258[0]_i_4_n_0 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\eol_2_i_reg_319_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_5 
       (.I0(tmp_35_i_reg_431),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(p_src_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(p_src_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(p_src_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000DFFFFFFF20000)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I2(AXI_video_strm_V_data_V_0_sel2),
        .I3(AXI_video_strm_V_last_V_0_sel_rd_i_2_n_0),
        .I4(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I5(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h40)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_2
       (.I0(\eol_2_i_reg_319_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(p_src_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88A8888888A888A8)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_last_V_0_state[0]_i_2_n_0 ),
        .I2(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I3(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I5(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_2 
       (.I0(p_src_TVALID),
        .I1(AXI_video_strm_V_last_V_0_ack_in),
        .I2(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFFFF2FFF2FF)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(p_src_TVALID),
        .I5(AXI_video_strm_V_last_V_0_ack_in),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(p_src_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(p_src_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000DFFFFFFF20000)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I2(AXI_video_strm_V_data_V_0_sel2),
        .I3(AXI_video_strm_V_last_V_0_sel_rd_i_2_n_0),
        .I4(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I5(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(p_src_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88A8888888A888A8)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_user_V_0_state[0]_i_2_n_0 ),
        .I2(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I3(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I5(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_2 
       (.I0(p_src_TVALID),
        .I1(AXI_video_strm_V_user_V_0_ack_in),
        .I2(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFFFF2FFF2FF)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I1(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(p_src_TVALID),
        .I5(AXI_video_strm_V_user_V_0_ack_in),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(tmp_34_i_fu_352_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAEAEAEEEEEEEAEEE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(AXIvideo2xfMat_U0_img_cols_read),
        .I1(ap_CS_fsm_state2),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_payload_A),
        .I4(AXI_video_strm_V_user_V_0_sel),
        .I5(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_34_i_fu_352_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm[5]_i_2_n_0 ),
        .I4(tmp_35_i_fu_367_p2),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_35_i_fu_367_p2),
        .O(ap_NS_fsm[5]));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_CS_fsm[5]_i_10 
       (.I0(cols_reg_397[31]),
        .I1(j_i_reg_258_reg[30]),
        .I2(cols_reg_397[30]),
        .O(\ap_CS_fsm[5]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_11 
       (.I0(j_i_reg_258_reg[29]),
        .I1(cols_reg_397[29]),
        .I2(j_i_reg_258_reg[28]),
        .I3(cols_reg_397[28]),
        .O(\ap_CS_fsm[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_12 
       (.I0(j_i_reg_258_reg[27]),
        .I1(cols_reg_397[27]),
        .I2(j_i_reg_258_reg[26]),
        .I3(cols_reg_397[26]),
        .O(\ap_CS_fsm[5]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_13 
       (.I0(j_i_reg_258_reg[25]),
        .I1(cols_reg_397[25]),
        .I2(j_i_reg_258_reg[24]),
        .I3(cols_reg_397[24]),
        .O(\ap_CS_fsm[5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_15 
       (.I0(cols_reg_397[23]),
        .I1(j_i_reg_258_reg[23]),
        .I2(cols_reg_397[22]),
        .I3(j_i_reg_258_reg[22]),
        .O(\ap_CS_fsm[5]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_16 
       (.I0(cols_reg_397[21]),
        .I1(j_i_reg_258_reg[21]),
        .I2(cols_reg_397[20]),
        .I3(j_i_reg_258_reg[20]),
        .O(\ap_CS_fsm[5]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_17 
       (.I0(cols_reg_397[19]),
        .I1(j_i_reg_258_reg[19]),
        .I2(cols_reg_397[18]),
        .I3(j_i_reg_258_reg[18]),
        .O(\ap_CS_fsm[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_18 
       (.I0(cols_reg_397[17]),
        .I1(j_i_reg_258_reg[17]),
        .I2(cols_reg_397[16]),
        .I3(j_i_reg_258_reg[16]),
        .O(\ap_CS_fsm[5]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_19 
       (.I0(j_i_reg_258_reg[23]),
        .I1(cols_reg_397[23]),
        .I2(j_i_reg_258_reg[22]),
        .I3(cols_reg_397[22]),
        .O(\ap_CS_fsm[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h004000400040FFFF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(tmp_35_i_fu_367_p2),
        .I3(\j_i_reg_258[0]_i_5_n_0 ),
        .I4(\ap_CS_fsm[5]_i_4_n_0 ),
        .I5(imgInput1_data_V_cha_full_n),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_20 
       (.I0(j_i_reg_258_reg[21]),
        .I1(cols_reg_397[21]),
        .I2(j_i_reg_258_reg[20]),
        .I3(cols_reg_397[20]),
        .O(\ap_CS_fsm[5]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_21 
       (.I0(j_i_reg_258_reg[19]),
        .I1(cols_reg_397[19]),
        .I2(j_i_reg_258_reg[18]),
        .I3(cols_reg_397[18]),
        .O(\ap_CS_fsm[5]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_22 
       (.I0(j_i_reg_258_reg[17]),
        .I1(cols_reg_397[17]),
        .I2(j_i_reg_258_reg[16]),
        .I3(cols_reg_397[16]),
        .O(\ap_CS_fsm[5]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_24 
       (.I0(cols_reg_397[15]),
        .I1(j_i_reg_258_reg[15]),
        .I2(cols_reg_397[14]),
        .I3(j_i_reg_258_reg[14]),
        .O(\ap_CS_fsm[5]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_25 
       (.I0(cols_reg_397[13]),
        .I1(j_i_reg_258_reg[13]),
        .I2(cols_reg_397[12]),
        .I3(j_i_reg_258_reg[12]),
        .O(\ap_CS_fsm[5]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_26 
       (.I0(cols_reg_397[11]),
        .I1(j_i_reg_258_reg[11]),
        .I2(cols_reg_397[10]),
        .I3(j_i_reg_258_reg[10]),
        .O(\ap_CS_fsm[5]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_27 
       (.I0(cols_reg_397[9]),
        .I1(j_i_reg_258_reg[9]),
        .I2(cols_reg_397[8]),
        .I3(j_i_reg_258_reg[8]),
        .O(\ap_CS_fsm[5]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_28 
       (.I0(j_i_reg_258_reg[15]),
        .I1(cols_reg_397[15]),
        .I2(j_i_reg_258_reg[14]),
        .I3(cols_reg_397[14]),
        .O(\ap_CS_fsm[5]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_29 
       (.I0(j_i_reg_258_reg[13]),
        .I1(cols_reg_397[13]),
        .I2(j_i_reg_258_reg[12]),
        .I3(cols_reg_397[12]),
        .O(\ap_CS_fsm[5]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_30 
       (.I0(j_i_reg_258_reg[11]),
        .I1(cols_reg_397[11]),
        .I2(j_i_reg_258_reg[10]),
        .I3(cols_reg_397[10]),
        .O(\ap_CS_fsm[5]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_31 
       (.I0(j_i_reg_258_reg[9]),
        .I1(cols_reg_397[9]),
        .I2(j_i_reg_258_reg[8]),
        .I3(cols_reg_397[8]),
        .O(\ap_CS_fsm[5]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_32 
       (.I0(cols_reg_397[7]),
        .I1(j_i_reg_258_reg[7]),
        .I2(cols_reg_397[6]),
        .I3(j_i_reg_258_reg[6]),
        .O(\ap_CS_fsm[5]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_33 
       (.I0(cols_reg_397[5]),
        .I1(j_i_reg_258_reg[5]),
        .I2(cols_reg_397[4]),
        .I3(j_i_reg_258_reg[4]),
        .O(\ap_CS_fsm[5]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_34 
       (.I0(cols_reg_397[3]),
        .I1(j_i_reg_258_reg[3]),
        .I2(cols_reg_397[2]),
        .I3(j_i_reg_258_reg[2]),
        .O(\ap_CS_fsm[5]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_35 
       (.I0(cols_reg_397[1]),
        .I1(j_i_reg_258_reg[1]),
        .I2(cols_reg_397[0]),
        .I3(j_i_reg_258_reg[0]),
        .O(\ap_CS_fsm[5]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_36 
       (.I0(j_i_reg_258_reg[7]),
        .I1(cols_reg_397[7]),
        .I2(j_i_reg_258_reg[6]),
        .I3(cols_reg_397[6]),
        .O(\ap_CS_fsm[5]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_37 
       (.I0(j_i_reg_258_reg[5]),
        .I1(cols_reg_397[5]),
        .I2(j_i_reg_258_reg[4]),
        .I3(cols_reg_397[4]),
        .O(\ap_CS_fsm[5]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_38 
       (.I0(j_i_reg_258_reg[3]),
        .I1(cols_reg_397[3]),
        .I2(j_i_reg_258_reg[2]),
        .I3(cols_reg_397[2]),
        .O(\ap_CS_fsm[5]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_39 
       (.I0(j_i_reg_258_reg[1]),
        .I1(cols_reg_397[1]),
        .I2(j_i_reg_258_reg[0]),
        .I3(cols_reg_397[0]),
        .O(\ap_CS_fsm[5]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(tmp_35_i_reg_431),
        .O(\ap_CS_fsm[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(cols_reg_397[31]),
        .I1(cols_reg_397[30]),
        .I2(j_i_reg_258_reg[30]),
        .O(\ap_CS_fsm[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(cols_reg_397[29]),
        .I1(j_i_reg_258_reg[29]),
        .I2(cols_reg_397[28]),
        .I3(j_i_reg_258_reg[28]),
        .O(\ap_CS_fsm[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_8 
       (.I0(cols_reg_397[27]),
        .I1(j_i_reg_258_reg[27]),
        .I2(cols_reg_397[26]),
        .I3(j_i_reg_258_reg[26]),
        .O(\ap_CS_fsm[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(cols_reg_397[25]),
        .I1(j_i_reg_258_reg[25]),
        .I2(cols_reg_397[24]),
        .I3(j_i_reg_258_reg[24]),
        .O(\ap_CS_fsm[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\eol_2_i_reg_319_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\eol_2_i_reg_319_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[5]_i_14 
       (.CI(\ap_CS_fsm_reg[5]_i_23_n_0 ),
        .CO({\ap_CS_fsm_reg[5]_i_14_n_0 ,\ap_CS_fsm_reg[5]_i_14_n_1 ,\ap_CS_fsm_reg[5]_i_14_n_2 ,\ap_CS_fsm_reg[5]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_24_n_0 ,\ap_CS_fsm[5]_i_25_n_0 ,\ap_CS_fsm[5]_i_26_n_0 ,\ap_CS_fsm[5]_i_27_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_14_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_28_n_0 ,\ap_CS_fsm[5]_i_29_n_0 ,\ap_CS_fsm[5]_i_30_n_0 ,\ap_CS_fsm[5]_i_31_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_23 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_23_n_0 ,\ap_CS_fsm_reg[5]_i_23_n_1 ,\ap_CS_fsm_reg[5]_i_23_n_2 ,\ap_CS_fsm_reg[5]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_32_n_0 ,\ap_CS_fsm[5]_i_33_n_0 ,\ap_CS_fsm[5]_i_34_n_0 ,\ap_CS_fsm[5]_i_35_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_23_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_36_n_0 ,\ap_CS_fsm[5]_i_37_n_0 ,\ap_CS_fsm[5]_i_38_n_0 ,\ap_CS_fsm[5]_i_39_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3 
       (.CI(\ap_CS_fsm_reg[5]_i_5_n_0 ),
        .CO({tmp_35_i_fu_367_p2,\ap_CS_fsm_reg[5]_i_3_n_1 ,\ap_CS_fsm_reg[5]_i_3_n_2 ,\ap_CS_fsm_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_6_n_0 ,\ap_CS_fsm[5]_i_7_n_0 ,\ap_CS_fsm[5]_i_8_n_0 ,\ap_CS_fsm[5]_i_9_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_10_n_0 ,\ap_CS_fsm[5]_i_11_n_0 ,\ap_CS_fsm[5]_i_12_n_0 ,\ap_CS_fsm[5]_i_13_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_5 
       (.CI(\ap_CS_fsm_reg[5]_i_14_n_0 ),
        .CO({\ap_CS_fsm_reg[5]_i_5_n_0 ,\ap_CS_fsm_reg[5]_i_5_n_1 ,\ap_CS_fsm_reg[5]_i_5_n_2 ,\ap_CS_fsm_reg[5]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_15_n_0 ,\ap_CS_fsm[5]_i_16_n_0 ,\ap_CS_fsm[5]_i_17_n_0 ,\ap_CS_fsm[5]_i_18_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_19_n_0 ,\ap_CS_fsm[5]_i_20_n_0 ,\ap_CS_fsm[5]_i_21_n_0 ,\ap_CS_fsm[5]_i_22_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(tmp_35_i_fu_367_p2),
        .I3(ap_enable_reg_pp1_iter00),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(tmp_34_i_fu_352_p2),
        .I1(ap_CS_fsm_state4),
        .O(ap_enable_reg_pp1_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter00),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(tmp_35_i_fu_367_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_i_2
       (.I0(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .I1(tmp_34_i_fu_352_p2),
        .I2(ap_CS_fsm_state4),
        .O(ap_sync_AXIvideo2xfMat_U0_ap_ready));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_203[0]_i_1 
       (.I0(tmp_data_V_reg_402[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_307[0]),
        .O(\axi_data_V1_i_reg_203[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_203[1]_i_1 
       (.I0(tmp_data_V_reg_402[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_307[1]),
        .O(\axi_data_V1_i_reg_203[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_203[2]_i_1 
       (.I0(tmp_data_V_reg_402[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_307[2]),
        .O(\axi_data_V1_i_reg_203[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_203[3]_i_1 
       (.I0(tmp_data_V_reg_402[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_307[3]),
        .O(\axi_data_V1_i_reg_203[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_203[4]_i_1 
       (.I0(tmp_data_V_reg_402[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_307[4]),
        .O(\axi_data_V1_i_reg_203[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_203[5]_i_1 
       (.I0(tmp_data_V_reg_402[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_307[5]),
        .O(\axi_data_V1_i_reg_203[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_203[6]_i_1 
       (.I0(tmp_data_V_reg_402[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_307[6]),
        .O(\axi_data_V1_i_reg_203[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_203[7]_i_1 
       (.I0(tmp_data_V_reg_402[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_307[7]),
        .O(\axi_data_V1_i_reg_203[7]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_203[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_203[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_203[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_203[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_203[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_203[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_203[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_203[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_203[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_203[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_203[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_203[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_203[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_203[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_203[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_203[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_235[0]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[7]_0 [0]),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .I2(axi_data_V1_i_reg_203[0]),
        .O(\axi_data_V_1_i_reg_235[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_235[1]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[7]_0 [1]),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .I2(axi_data_V1_i_reg_203[1]),
        .O(\axi_data_V_1_i_reg_235[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_235[2]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[7]_0 [2]),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .I2(axi_data_V1_i_reg_203[2]),
        .O(\axi_data_V_1_i_reg_235[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_235[3]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[7]_0 [3]),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .I2(axi_data_V1_i_reg_203[3]),
        .O(\axi_data_V_1_i_reg_235[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_235[4]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[7]_0 [4]),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .I2(axi_data_V1_i_reg_203[4]),
        .O(\axi_data_V_1_i_reg_235[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_235[5]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[7]_0 [5]),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .I2(axi_data_V1_i_reg_203[5]),
        .O(\axi_data_V_1_i_reg_235[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_235[6]_i_1 
       (.I0(\p_Val2_s_reg_282_reg[7]_0 [6]),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .I2(axi_data_V1_i_reg_203[6]),
        .O(\axi_data_V_1_i_reg_235[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \axi_data_V_1_i_reg_235[7]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_34_i_fu_352_p2),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .O(\axi_data_V_1_i_reg_235[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_235[7]_i_2 
       (.I0(\p_Val2_s_reg_282_reg[7]_0 [7]),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .I2(axi_data_V1_i_reg_203[7]),
        .O(\axi_data_V_1_i_reg_235[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111111)) 
    \axi_data_V_1_i_reg_235[7]_i_3 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ),
        .I1(\j_i_reg_258[0]_i_4_n_0 ),
        .I2(\j_i_reg_258[0]_i_5_n_0 ),
        .I3(tmp_35_i_fu_367_p2),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  FDRE \axi_data_V_1_i_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_235[7]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_235[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_235[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_235_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_235[7]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_235[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_235[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_235[7]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_235[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_235[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_235[7]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_235[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_235[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_235_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_235[7]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_235[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_235[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_235_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_235[7]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_235[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_235[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_235_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_235[7]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_235[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_235[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_235_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_235[7]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_235[7]_i_2_n_0 ),
        .Q(axi_data_V_1_i_reg_235[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_307[0]_i_1 
       (.I0(axi_data_V_1_i_reg_235[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_307[1]_i_1 
       (.I0(axi_data_V_1_i_reg_235[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_307[2]_i_1 
       (.I0(axi_data_V_1_i_reg_235[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_307[3]_i_1 
       (.I0(axi_data_V_1_i_reg_235[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_307[4]_i_1 
       (.I0(axi_data_V_1_i_reg_235[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_307[5]_i_1 
       (.I0(axi_data_V_1_i_reg_235[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_307[6]_i_1 
       (.I0(axi_data_V_1_i_reg_235[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_307[7]_i_1 
       (.I0(axi_data_V_1_i_reg_235[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(p_1_in[7]));
  FDRE \axi_data_V_3_i_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_319),
        .D(p_1_in[0]),
        .Q(axi_data_V_3_i_reg_307[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_307_reg[1] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_319),
        .D(p_1_in[1]),
        .Q(axi_data_V_3_i_reg_307[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_319),
        .D(p_1_in[2]),
        .Q(axi_data_V_3_i_reg_307[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_319),
        .D(p_1_in[3]),
        .Q(axi_data_V_3_i_reg_307[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_319),
        .D(p_1_in[4]),
        .Q(axi_data_V_3_i_reg_307[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_319),
        .D(p_1_in[5]),
        .Q(axi_data_V_3_i_reg_307[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_319),
        .D(p_1_in[6]),
        .Q(axi_data_V_3_i_reg_307[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_319),
        .D(p_1_in[7]),
        .Q(axi_data_V_3_i_reg_307[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_193[0]_i_1 
       (.I0(tmp_last_V_reg_410),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_295),
        .O(\axi_last_V1_i_reg_193[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_193[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_193),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_2_i_reg_269[0]_i_1 
       (.I0(eol_reg_224),
        .I1(\p_Val2_s_reg_282[7]_i_3_n_0 ),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_2_i_reg_269[0]_i_1_n_0 ));
  FDRE \axi_last_V_2_i_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_2_i_reg_2692_out),
        .D(\axi_last_V_2_i_reg_269[0]_i_1_n_0 ),
        .Q(\axi_last_V_2_i_reg_269_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_295[0]_i_1 
       (.I0(eol_reg_224),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_295[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_319),
        .D(\axi_last_V_3_i_reg_295[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_295),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cols_reg_397[31]_i_1 
       (.I0(Q),
        .I1(imgInput1_rows_c_empty_n),
        .I2(imgInput1_rows_c11_full_n),
        .I3(imgInput1_cols_c12_full_n),
        .I4(imgInput1_cols_c_empty_n),
        .I5(\rows_reg_392_reg[0]_0 ),
        .O(AXIvideo2xfMat_U0_img_cols_read));
  FDRE \cols_reg_397_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[0]),
        .Q(cols_reg_397[0]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[10]),
        .Q(cols_reg_397[10]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[11]),
        .Q(cols_reg_397[11]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[12]),
        .Q(cols_reg_397[12]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[13]),
        .Q(cols_reg_397[13]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[14]),
        .Q(cols_reg_397[14]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[15]),
        .Q(cols_reg_397[15]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[16] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[16]),
        .Q(cols_reg_397[16]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[17] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[17]),
        .Q(cols_reg_397[17]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[18] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[18]),
        .Q(cols_reg_397[18]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[19] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[19]),
        .Q(cols_reg_397[19]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[1]),
        .Q(cols_reg_397[1]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[20] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[20]),
        .Q(cols_reg_397[20]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[21] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[21]),
        .Q(cols_reg_397[21]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[22] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[22]),
        .Q(cols_reg_397[22]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[23] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[23]),
        .Q(cols_reg_397[23]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[24] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[24]),
        .Q(cols_reg_397[24]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[25] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[25]),
        .Q(cols_reg_397[25]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[26] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[26]),
        .Q(cols_reg_397[26]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[27] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[27]),
        .Q(cols_reg_397[27]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[28] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[28]),
        .Q(cols_reg_397[28]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[29] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[29]),
        .Q(cols_reg_397[29]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[2]),
        .Q(cols_reg_397[2]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[30] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[30]),
        .Q(cols_reg_397[30]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[31] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[31]),
        .Q(cols_reg_397[31]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[3]),
        .Q(cols_reg_397[3]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[4]),
        .Q(cols_reg_397[4]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[5]),
        .Q(cols_reg_397[5]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[6]),
        .Q(cols_reg_397[6]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[7]),
        .Q(cols_reg_397[7]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[8]),
        .Q(cols_reg_397[8]),
        .R(1'b0));
  FDRE \cols_reg_397_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(D[9]),
        .Q(cols_reg_397[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \eol_2_i_reg_319[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state8),
        .I3(\eol_2_i_reg_319_reg_n_0_[0] ),
        .O(eol_2_i_reg_319));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_319[0]_i_2 
       (.I0(\eol_i_reg_246_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_319[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_319),
        .D(\eol_2_i_reg_319[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_319_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hC0CACACA)) 
    \eol_i_reg_246[0]_i_1 
       (.I0(\eol_i_reg_246_reg_n_0_[0] ),
        .I1(\axi_last_V_2_i_reg_269_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(tmp_34_i_fu_352_p2),
        .I4(ap_CS_fsm_state4),
        .O(\eol_i_reg_246[0]_i_1_n_0 ));
  FDRE \eol_i_reg_246_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\eol_i_reg_246[0]_i_1_n_0 ),
        .Q(\eol_i_reg_246_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_reg_224[0]_i_1 
       (.I0(\axi_last_V_2_i_reg_269_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter0_reg_0),
        .I2(axi_last_V1_i_reg_193),
        .O(\eol_reg_224[0]_i_1_n_0 ));
  FDRE \eol_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_235[7]_i_1_n_0 ),
        .D(\eol_reg_224[0]_i_1_n_0 ),
        .Q(eol_reg_224),
        .R(1'b0));
  FDRE \i_i_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[0]),
        .Q(i_i_reg_213[0]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[10]),
        .Q(i_i_reg_213[10]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[11]),
        .Q(i_i_reg_213[11]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[12]),
        .Q(i_i_reg_213[12]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[13]),
        .Q(i_i_reg_213[13]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[14]),
        .Q(i_i_reg_213[14]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[15]),
        .Q(i_i_reg_213[15]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[16]),
        .Q(i_i_reg_213[16]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[17]),
        .Q(i_i_reg_213[17]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[18]),
        .Q(i_i_reg_213[18]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[19]),
        .Q(i_i_reg_213[19]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[1]),
        .Q(i_i_reg_213[1]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[20]),
        .Q(i_i_reg_213[20]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[21]),
        .Q(i_i_reg_213[21]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[22]),
        .Q(i_i_reg_213[22]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[23]),
        .Q(i_i_reg_213[23]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[24]),
        .Q(i_i_reg_213[24]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[25]),
        .Q(i_i_reg_213[25]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[26]),
        .Q(i_i_reg_213[26]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[27]),
        .Q(i_i_reg_213[27]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[28]),
        .Q(i_i_reg_213[28]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[29]),
        .Q(i_i_reg_213[29]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[2]),
        .Q(i_i_reg_213[2]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[30]),
        .Q(i_i_reg_213[30]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[3]),
        .Q(i_i_reg_213[3]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[4]),
        .Q(i_i_reg_213[4]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[5]),
        .Q(i_i_reg_213[5]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[6]),
        .Q(i_i_reg_213[6]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[7]),
        .Q(i_i_reg_213[7]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[8]),
        .Q(i_i_reg_213[8]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_426[9]),
        .Q(i_i_reg_213[9]),
        .R(ap_CS_fsm_state3));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_426[0]_i_1 
       (.I0(i_i_reg_213[0]),
        .O(i_fu_357_p2[0]));
  FDRE \i_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[0]),
        .Q(i_reg_426[0]),
        .R(1'b0));
  FDRE \i_reg_426_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[10]),
        .Q(i_reg_426[10]),
        .R(1'b0));
  FDRE \i_reg_426_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[11]),
        .Q(i_reg_426[11]),
        .R(1'b0));
  FDRE \i_reg_426_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[12]),
        .Q(i_reg_426[12]),
        .R(1'b0));
  CARRY4 \i_reg_426_reg[12]_i_1 
       (.CI(\i_reg_426_reg[8]_i_1_n_0 ),
        .CO({\i_reg_426_reg[12]_i_1_n_0 ,\i_reg_426_reg[12]_i_1_n_1 ,\i_reg_426_reg[12]_i_1_n_2 ,\i_reg_426_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_357_p2[12:9]),
        .S(i_i_reg_213[12:9]));
  FDRE \i_reg_426_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[13]),
        .Q(i_reg_426[13]),
        .R(1'b0));
  FDRE \i_reg_426_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[14]),
        .Q(i_reg_426[14]),
        .R(1'b0));
  FDRE \i_reg_426_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[15]),
        .Q(i_reg_426[15]),
        .R(1'b0));
  FDRE \i_reg_426_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[16]),
        .Q(i_reg_426[16]),
        .R(1'b0));
  CARRY4 \i_reg_426_reg[16]_i_1 
       (.CI(\i_reg_426_reg[12]_i_1_n_0 ),
        .CO({\i_reg_426_reg[16]_i_1_n_0 ,\i_reg_426_reg[16]_i_1_n_1 ,\i_reg_426_reg[16]_i_1_n_2 ,\i_reg_426_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_357_p2[16:13]),
        .S(i_i_reg_213[16:13]));
  FDRE \i_reg_426_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[17]),
        .Q(i_reg_426[17]),
        .R(1'b0));
  FDRE \i_reg_426_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[18]),
        .Q(i_reg_426[18]),
        .R(1'b0));
  FDRE \i_reg_426_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[19]),
        .Q(i_reg_426[19]),
        .R(1'b0));
  FDRE \i_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[1]),
        .Q(i_reg_426[1]),
        .R(1'b0));
  FDRE \i_reg_426_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[20]),
        .Q(i_reg_426[20]),
        .R(1'b0));
  CARRY4 \i_reg_426_reg[20]_i_1 
       (.CI(\i_reg_426_reg[16]_i_1_n_0 ),
        .CO({\i_reg_426_reg[20]_i_1_n_0 ,\i_reg_426_reg[20]_i_1_n_1 ,\i_reg_426_reg[20]_i_1_n_2 ,\i_reg_426_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_357_p2[20:17]),
        .S(i_i_reg_213[20:17]));
  FDRE \i_reg_426_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[21]),
        .Q(i_reg_426[21]),
        .R(1'b0));
  FDRE \i_reg_426_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[22]),
        .Q(i_reg_426[22]),
        .R(1'b0));
  FDRE \i_reg_426_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[23]),
        .Q(i_reg_426[23]),
        .R(1'b0));
  FDRE \i_reg_426_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[24]),
        .Q(i_reg_426[24]),
        .R(1'b0));
  CARRY4 \i_reg_426_reg[24]_i_1 
       (.CI(\i_reg_426_reg[20]_i_1_n_0 ),
        .CO({\i_reg_426_reg[24]_i_1_n_0 ,\i_reg_426_reg[24]_i_1_n_1 ,\i_reg_426_reg[24]_i_1_n_2 ,\i_reg_426_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_357_p2[24:21]),
        .S(i_i_reg_213[24:21]));
  FDRE \i_reg_426_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[25]),
        .Q(i_reg_426[25]),
        .R(1'b0));
  FDRE \i_reg_426_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[26]),
        .Q(i_reg_426[26]),
        .R(1'b0));
  FDRE \i_reg_426_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[27]),
        .Q(i_reg_426[27]),
        .R(1'b0));
  FDRE \i_reg_426_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[28]),
        .Q(i_reg_426[28]),
        .R(1'b0));
  CARRY4 \i_reg_426_reg[28]_i_1 
       (.CI(\i_reg_426_reg[24]_i_1_n_0 ),
        .CO({\i_reg_426_reg[28]_i_1_n_0 ,\i_reg_426_reg[28]_i_1_n_1 ,\i_reg_426_reg[28]_i_1_n_2 ,\i_reg_426_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_357_p2[28:25]),
        .S(i_i_reg_213[28:25]));
  FDRE \i_reg_426_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[29]),
        .Q(i_reg_426[29]),
        .R(1'b0));
  FDRE \i_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[2]),
        .Q(i_reg_426[2]),
        .R(1'b0));
  FDRE \i_reg_426_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[30]),
        .Q(i_reg_426[30]),
        .R(1'b0));
  CARRY4 \i_reg_426_reg[30]_i_1 
       (.CI(\i_reg_426_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_reg_426_reg[30]_i_1_CO_UNCONNECTED [3:1],\i_reg_426_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_426_reg[30]_i_1_O_UNCONNECTED [3:2],i_fu_357_p2[30:29]}),
        .S({1'b0,1'b0,i_i_reg_213[30:29]}));
  FDRE \i_reg_426_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[3]),
        .Q(i_reg_426[3]),
        .R(1'b0));
  FDRE \i_reg_426_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[4]),
        .Q(i_reg_426[4]),
        .R(1'b0));
  CARRY4 \i_reg_426_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_426_reg[4]_i_1_n_0 ,\i_reg_426_reg[4]_i_1_n_1 ,\i_reg_426_reg[4]_i_1_n_2 ,\i_reg_426_reg[4]_i_1_n_3 }),
        .CYINIT(i_i_reg_213[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_357_p2[4:1]),
        .S(i_i_reg_213[4:1]));
  FDRE \i_reg_426_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[5]),
        .Q(i_reg_426[5]),
        .R(1'b0));
  FDRE \i_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[6]),
        .Q(i_reg_426[6]),
        .R(1'b0));
  FDRE \i_reg_426_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[7]),
        .Q(i_reg_426[7]),
        .R(1'b0));
  FDRE \i_reg_426_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[8]),
        .Q(i_reg_426[8]),
        .R(1'b0));
  CARRY4 \i_reg_426_reg[8]_i_1 
       (.CI(\i_reg_426_reg[4]_i_1_n_0 ),
        .CO({\i_reg_426_reg[8]_i_1_n_0 ,\i_reg_426_reg[8]_i_1_n_1 ,\i_reg_426_reg[8]_i_1_n_2 ,\i_reg_426_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_357_p2[8:5]),
        .S(i_i_reg_213[8:5]));
  FDRE \i_reg_426_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_357_p2[9]),
        .Q(i_reg_426[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA08)) 
    int_ap_ready_i_1
       (.I0(ap_sync_Block_Mat_exit43_pro_U0_ap_ready),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_34_i_fu_352_p2),
        .I3(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .O(ap_sync_ready));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_10
       (.I0(i_i_reg_213[29]),
        .I1(rows_reg_392[29]),
        .I2(i_i_reg_213[28]),
        .I3(rows_reg_392[28]),
        .O(int_ap_ready_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_11
       (.I0(i_i_reg_213[27]),
        .I1(rows_reg_392[27]),
        .I2(i_i_reg_213[26]),
        .I3(rows_reg_392[26]),
        .O(int_ap_ready_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_12
       (.I0(i_i_reg_213[25]),
        .I1(rows_reg_392[25]),
        .I2(i_i_reg_213[24]),
        .I3(rows_reg_392[24]),
        .O(int_ap_ready_i_12_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_14
       (.I0(rows_reg_392[23]),
        .I1(i_i_reg_213[23]),
        .I2(rows_reg_392[22]),
        .I3(i_i_reg_213[22]),
        .O(int_ap_ready_i_14_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_15
       (.I0(rows_reg_392[21]),
        .I1(i_i_reg_213[21]),
        .I2(rows_reg_392[20]),
        .I3(i_i_reg_213[20]),
        .O(int_ap_ready_i_15_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_16
       (.I0(rows_reg_392[19]),
        .I1(i_i_reg_213[19]),
        .I2(rows_reg_392[18]),
        .I3(i_i_reg_213[18]),
        .O(int_ap_ready_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_17
       (.I0(rows_reg_392[17]),
        .I1(i_i_reg_213[17]),
        .I2(rows_reg_392[16]),
        .I3(i_i_reg_213[16]),
        .O(int_ap_ready_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_18
       (.I0(i_i_reg_213[23]),
        .I1(rows_reg_392[23]),
        .I2(i_i_reg_213[22]),
        .I3(rows_reg_392[22]),
        .O(int_ap_ready_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_19
       (.I0(i_i_reg_213[21]),
        .I1(rows_reg_392[21]),
        .I2(i_i_reg_213[20]),
        .I3(rows_reg_392[20]),
        .O(int_ap_ready_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_20
       (.I0(i_i_reg_213[19]),
        .I1(rows_reg_392[19]),
        .I2(i_i_reg_213[18]),
        .I3(rows_reg_392[18]),
        .O(int_ap_ready_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_21
       (.I0(i_i_reg_213[17]),
        .I1(rows_reg_392[17]),
        .I2(i_i_reg_213[16]),
        .I3(rows_reg_392[16]),
        .O(int_ap_ready_i_21_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_23
       (.I0(rows_reg_392[15]),
        .I1(i_i_reg_213[15]),
        .I2(rows_reg_392[14]),
        .I3(i_i_reg_213[14]),
        .O(int_ap_ready_i_23_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_24
       (.I0(rows_reg_392[13]),
        .I1(i_i_reg_213[13]),
        .I2(rows_reg_392[12]),
        .I3(i_i_reg_213[12]),
        .O(int_ap_ready_i_24_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_25
       (.I0(rows_reg_392[11]),
        .I1(i_i_reg_213[11]),
        .I2(rows_reg_392[10]),
        .I3(i_i_reg_213[10]),
        .O(int_ap_ready_i_25_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_26
       (.I0(rows_reg_392[9]),
        .I1(i_i_reg_213[9]),
        .I2(rows_reg_392[8]),
        .I3(i_i_reg_213[8]),
        .O(int_ap_ready_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_27
       (.I0(i_i_reg_213[15]),
        .I1(rows_reg_392[15]),
        .I2(i_i_reg_213[14]),
        .I3(rows_reg_392[14]),
        .O(int_ap_ready_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_28
       (.I0(i_i_reg_213[13]),
        .I1(rows_reg_392[13]),
        .I2(i_i_reg_213[12]),
        .I3(rows_reg_392[12]),
        .O(int_ap_ready_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_29
       (.I0(i_i_reg_213[11]),
        .I1(rows_reg_392[11]),
        .I2(i_i_reg_213[10]),
        .I3(rows_reg_392[10]),
        .O(int_ap_ready_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_30
       (.I0(i_i_reg_213[9]),
        .I1(rows_reg_392[9]),
        .I2(i_i_reg_213[8]),
        .I3(rows_reg_392[8]),
        .O(int_ap_ready_i_30_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_31
       (.I0(rows_reg_392[7]),
        .I1(i_i_reg_213[7]),
        .I2(rows_reg_392[6]),
        .I3(i_i_reg_213[6]),
        .O(int_ap_ready_i_31_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_32
       (.I0(rows_reg_392[5]),
        .I1(i_i_reg_213[5]),
        .I2(rows_reg_392[4]),
        .I3(i_i_reg_213[4]),
        .O(int_ap_ready_i_32_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_33
       (.I0(rows_reg_392[3]),
        .I1(i_i_reg_213[3]),
        .I2(rows_reg_392[2]),
        .I3(i_i_reg_213[2]),
        .O(int_ap_ready_i_33_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_34
       (.I0(rows_reg_392[1]),
        .I1(i_i_reg_213[1]),
        .I2(rows_reg_392[0]),
        .I3(i_i_reg_213[0]),
        .O(int_ap_ready_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_35
       (.I0(i_i_reg_213[7]),
        .I1(rows_reg_392[7]),
        .I2(i_i_reg_213[6]),
        .I3(rows_reg_392[6]),
        .O(int_ap_ready_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_36
       (.I0(i_i_reg_213[5]),
        .I1(rows_reg_392[5]),
        .I2(i_i_reg_213[4]),
        .I3(rows_reg_392[4]),
        .O(int_ap_ready_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_37
       (.I0(i_i_reg_213[3]),
        .I1(rows_reg_392[3]),
        .I2(i_i_reg_213[2]),
        .I3(rows_reg_392[2]),
        .O(int_ap_ready_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_38
       (.I0(i_i_reg_213[1]),
        .I1(rows_reg_392[1]),
        .I2(i_i_reg_213[0]),
        .I3(rows_reg_392[0]),
        .O(int_ap_ready_i_38_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    int_ap_ready_i_5
       (.I0(rows_reg_392[31]),
        .I1(rows_reg_392[30]),
        .I2(i_i_reg_213[30]),
        .O(int_ap_ready_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_6
       (.I0(rows_reg_392[29]),
        .I1(i_i_reg_213[29]),
        .I2(rows_reg_392[28]),
        .I3(i_i_reg_213[28]),
        .O(int_ap_ready_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_7
       (.I0(rows_reg_392[27]),
        .I1(i_i_reg_213[27]),
        .I2(rows_reg_392[26]),
        .I3(i_i_reg_213[26]),
        .O(int_ap_ready_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_8
       (.I0(rows_reg_392[25]),
        .I1(i_i_reg_213[25]),
        .I2(rows_reg_392[24]),
        .I3(i_i_reg_213[24]),
        .O(int_ap_ready_i_8_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    int_ap_ready_i_9
       (.I0(rows_reg_392[31]),
        .I1(i_i_reg_213[30]),
        .I2(rows_reg_392[30]),
        .O(int_ap_ready_i_9_n_0));
  CARRY4 int_ap_ready_reg_i_13
       (.CI(int_ap_ready_reg_i_22_n_0),
        .CO({int_ap_ready_reg_i_13_n_0,int_ap_ready_reg_i_13_n_1,int_ap_ready_reg_i_13_n_2,int_ap_ready_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({int_ap_ready_i_23_n_0,int_ap_ready_i_24_n_0,int_ap_ready_i_25_n_0,int_ap_ready_i_26_n_0}),
        .O(NLW_int_ap_ready_reg_i_13_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_27_n_0,int_ap_ready_i_28_n_0,int_ap_ready_i_29_n_0,int_ap_ready_i_30_n_0}));
  CARRY4 int_ap_ready_reg_i_22
       (.CI(1'b0),
        .CO({int_ap_ready_reg_i_22_n_0,int_ap_ready_reg_i_22_n_1,int_ap_ready_reg_i_22_n_2,int_ap_ready_reg_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({int_ap_ready_i_31_n_0,int_ap_ready_i_32_n_0,int_ap_ready_i_33_n_0,int_ap_ready_i_34_n_0}),
        .O(NLW_int_ap_ready_reg_i_22_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_35_n_0,int_ap_ready_i_36_n_0,int_ap_ready_i_37_n_0,int_ap_ready_i_38_n_0}));
  CARRY4 int_ap_ready_reg_i_3
       (.CI(int_ap_ready_reg_i_4_n_0),
        .CO({tmp_34_i_fu_352_p2,int_ap_ready_reg_i_3_n_1,int_ap_ready_reg_i_3_n_2,int_ap_ready_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({int_ap_ready_i_5_n_0,int_ap_ready_i_6_n_0,int_ap_ready_i_7_n_0,int_ap_ready_i_8_n_0}),
        .O(NLW_int_ap_ready_reg_i_3_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_9_n_0,int_ap_ready_i_10_n_0,int_ap_ready_i_11_n_0,int_ap_ready_i_12_n_0}));
  CARRY4 int_ap_ready_reg_i_4
       (.CI(int_ap_ready_reg_i_13_n_0),
        .CO({int_ap_ready_reg_i_4_n_0,int_ap_ready_reg_i_4_n_1,int_ap_ready_reg_i_4_n_2,int_ap_ready_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({int_ap_ready_i_14_n_0,int_ap_ready_i_15_n_0,int_ap_ready_i_16_n_0,int_ap_ready_i_17_n_0}),
        .O(NLW_int_ap_ready_reg_i_4_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_18_n_0,int_ap_ready_i_19_n_0,int_ap_ready_i_20_n_0,int_ap_ready_i_21_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(AXIvideo2xfMat_U0_img_cols_read),
        .I1(imgInput1_rows_c11_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0
       (.I0(AXIvideo2xfMat_U0_img_cols_read),
        .I1(imgInput1_cols_c12_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFF04FFFFFFFFFFFF)) 
    internal_empty_n_i_2__1
       (.I0(internal_empty_n_i_3_n_0),
        .I1(tmp_35_i_fu_367_p2),
        .I2(\j_i_reg_258[0]_i_5_n_0 ),
        .I3(\ap_CS_fsm[5]_i_4_n_0 ),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(imgInput1_data_V_cha_full_n),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_3
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter0),
        .O(internal_empty_n_i_3_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \j_i_reg_258[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_34_i_fu_352_p2),
        .I2(j_i_reg_2580),
        .O(j_i_reg_258));
  LUT6 #(
    .INIT(64'h2200200000000000)) 
    \j_i_reg_258[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\j_i_reg_258[0]_i_4_n_0 ),
        .I2(\j_i_reg_258[0]_i_5_n_0 ),
        .I3(tmp_35_i_fu_367_p2),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(j_i_reg_2580));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \j_i_reg_258[0]_i_4 
       (.I0(imgInput1_data_V_cha_full_n),
        .I1(tmp_35_i_reg_431),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(\j_i_reg_258[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFEAAAAAAA)) 
    \j_i_reg_258[0]_i_5 
       (.I0(sof_1_i_fu_136),
        .I1(\axi_last_V_2_i_reg_269_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(tmp_35_i_reg_431),
        .I5(\eol_i_reg_246_reg_n_0_[0] ),
        .O(\j_i_reg_258[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_258[0]_i_6 
       (.I0(j_i_reg_258_reg[0]),
        .O(\j_i_reg_258[0]_i_6_n_0 ));
  FDRE \j_i_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[0]_i_3_n_7 ),
        .Q(j_i_reg_258_reg[0]),
        .R(j_i_reg_258));
  CARRY4 \j_i_reg_258_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_i_reg_258_reg[0]_i_3_n_0 ,\j_i_reg_258_reg[0]_i_3_n_1 ,\j_i_reg_258_reg[0]_i_3_n_2 ,\j_i_reg_258_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_i_reg_258_reg[0]_i_3_n_4 ,\j_i_reg_258_reg[0]_i_3_n_5 ,\j_i_reg_258_reg[0]_i_3_n_6 ,\j_i_reg_258_reg[0]_i_3_n_7 }),
        .S({j_i_reg_258_reg[3:1],\j_i_reg_258[0]_i_6_n_0 }));
  FDRE \j_i_reg_258_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[8]_i_1_n_5 ),
        .Q(j_i_reg_258_reg[10]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[11] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[8]_i_1_n_4 ),
        .Q(j_i_reg_258_reg[11]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[12] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[12]_i_1_n_7 ),
        .Q(j_i_reg_258_reg[12]),
        .R(j_i_reg_258));
  CARRY4 \j_i_reg_258_reg[12]_i_1 
       (.CI(\j_i_reg_258_reg[8]_i_1_n_0 ),
        .CO({\j_i_reg_258_reg[12]_i_1_n_0 ,\j_i_reg_258_reg[12]_i_1_n_1 ,\j_i_reg_258_reg[12]_i_1_n_2 ,\j_i_reg_258_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_258_reg[12]_i_1_n_4 ,\j_i_reg_258_reg[12]_i_1_n_5 ,\j_i_reg_258_reg[12]_i_1_n_6 ,\j_i_reg_258_reg[12]_i_1_n_7 }),
        .S(j_i_reg_258_reg[15:12]));
  FDRE \j_i_reg_258_reg[13] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[12]_i_1_n_6 ),
        .Q(j_i_reg_258_reg[13]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[14] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[12]_i_1_n_5 ),
        .Q(j_i_reg_258_reg[14]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[15] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[12]_i_1_n_4 ),
        .Q(j_i_reg_258_reg[15]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[16] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[16]_i_1_n_7 ),
        .Q(j_i_reg_258_reg[16]),
        .R(j_i_reg_258));
  CARRY4 \j_i_reg_258_reg[16]_i_1 
       (.CI(\j_i_reg_258_reg[12]_i_1_n_0 ),
        .CO({\j_i_reg_258_reg[16]_i_1_n_0 ,\j_i_reg_258_reg[16]_i_1_n_1 ,\j_i_reg_258_reg[16]_i_1_n_2 ,\j_i_reg_258_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_258_reg[16]_i_1_n_4 ,\j_i_reg_258_reg[16]_i_1_n_5 ,\j_i_reg_258_reg[16]_i_1_n_6 ,\j_i_reg_258_reg[16]_i_1_n_7 }),
        .S(j_i_reg_258_reg[19:16]));
  FDRE \j_i_reg_258_reg[17] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[16]_i_1_n_6 ),
        .Q(j_i_reg_258_reg[17]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[18] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[16]_i_1_n_5 ),
        .Q(j_i_reg_258_reg[18]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[19] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[16]_i_1_n_4 ),
        .Q(j_i_reg_258_reg[19]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[0]_i_3_n_6 ),
        .Q(j_i_reg_258_reg[1]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[20] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[20]_i_1_n_7 ),
        .Q(j_i_reg_258_reg[20]),
        .R(j_i_reg_258));
  CARRY4 \j_i_reg_258_reg[20]_i_1 
       (.CI(\j_i_reg_258_reg[16]_i_1_n_0 ),
        .CO({\j_i_reg_258_reg[20]_i_1_n_0 ,\j_i_reg_258_reg[20]_i_1_n_1 ,\j_i_reg_258_reg[20]_i_1_n_2 ,\j_i_reg_258_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_258_reg[20]_i_1_n_4 ,\j_i_reg_258_reg[20]_i_1_n_5 ,\j_i_reg_258_reg[20]_i_1_n_6 ,\j_i_reg_258_reg[20]_i_1_n_7 }),
        .S(j_i_reg_258_reg[23:20]));
  FDRE \j_i_reg_258_reg[21] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[20]_i_1_n_6 ),
        .Q(j_i_reg_258_reg[21]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[22] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[20]_i_1_n_5 ),
        .Q(j_i_reg_258_reg[22]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[23] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[20]_i_1_n_4 ),
        .Q(j_i_reg_258_reg[23]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[24] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[24]_i_1_n_7 ),
        .Q(j_i_reg_258_reg[24]),
        .R(j_i_reg_258));
  CARRY4 \j_i_reg_258_reg[24]_i_1 
       (.CI(\j_i_reg_258_reg[20]_i_1_n_0 ),
        .CO({\j_i_reg_258_reg[24]_i_1_n_0 ,\j_i_reg_258_reg[24]_i_1_n_1 ,\j_i_reg_258_reg[24]_i_1_n_2 ,\j_i_reg_258_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_258_reg[24]_i_1_n_4 ,\j_i_reg_258_reg[24]_i_1_n_5 ,\j_i_reg_258_reg[24]_i_1_n_6 ,\j_i_reg_258_reg[24]_i_1_n_7 }),
        .S(j_i_reg_258_reg[27:24]));
  FDRE \j_i_reg_258_reg[25] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[24]_i_1_n_6 ),
        .Q(j_i_reg_258_reg[25]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[26] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[24]_i_1_n_5 ),
        .Q(j_i_reg_258_reg[26]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[27] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[24]_i_1_n_4 ),
        .Q(j_i_reg_258_reg[27]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[28] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[28]_i_1_n_7 ),
        .Q(j_i_reg_258_reg[28]),
        .R(j_i_reg_258));
  CARRY4 \j_i_reg_258_reg[28]_i_1 
       (.CI(\j_i_reg_258_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_i_reg_258_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_i_reg_258_reg[28]_i_1_n_2 ,\j_i_reg_258_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_i_reg_258_reg[28]_i_1_O_UNCONNECTED [3],\j_i_reg_258_reg[28]_i_1_n_5 ,\j_i_reg_258_reg[28]_i_1_n_6 ,\j_i_reg_258_reg[28]_i_1_n_7 }),
        .S({1'b0,j_i_reg_258_reg[30:28]}));
  FDRE \j_i_reg_258_reg[29] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[28]_i_1_n_6 ),
        .Q(j_i_reg_258_reg[29]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[0]_i_3_n_5 ),
        .Q(j_i_reg_258_reg[2]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[30] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[28]_i_1_n_5 ),
        .Q(j_i_reg_258_reg[30]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[0]_i_3_n_4 ),
        .Q(j_i_reg_258_reg[3]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[4]_i_1_n_7 ),
        .Q(j_i_reg_258_reg[4]),
        .R(j_i_reg_258));
  CARRY4 \j_i_reg_258_reg[4]_i_1 
       (.CI(\j_i_reg_258_reg[0]_i_3_n_0 ),
        .CO({\j_i_reg_258_reg[4]_i_1_n_0 ,\j_i_reg_258_reg[4]_i_1_n_1 ,\j_i_reg_258_reg[4]_i_1_n_2 ,\j_i_reg_258_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_258_reg[4]_i_1_n_4 ,\j_i_reg_258_reg[4]_i_1_n_5 ,\j_i_reg_258_reg[4]_i_1_n_6 ,\j_i_reg_258_reg[4]_i_1_n_7 }),
        .S(j_i_reg_258_reg[7:4]));
  FDRE \j_i_reg_258_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[4]_i_1_n_6 ),
        .Q(j_i_reg_258_reg[5]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[4]_i_1_n_5 ),
        .Q(j_i_reg_258_reg[6]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[4]_i_1_n_4 ),
        .Q(j_i_reg_258_reg[7]),
        .R(j_i_reg_258));
  FDRE \j_i_reg_258_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[8]_i_1_n_7 ),
        .Q(j_i_reg_258_reg[8]),
        .R(j_i_reg_258));
  CARRY4 \j_i_reg_258_reg[8]_i_1 
       (.CI(\j_i_reg_258_reg[4]_i_1_n_0 ),
        .CO({\j_i_reg_258_reg[8]_i_1_n_0 ,\j_i_reg_258_reg[8]_i_1_n_1 ,\j_i_reg_258_reg[8]_i_1_n_2 ,\j_i_reg_258_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_258_reg[8]_i_1_n_4 ,\j_i_reg_258_reg[8]_i_1_n_5 ,\j_i_reg_258_reg[8]_i_1_n_6 ,\j_i_reg_258_reg[8]_i_1_n_7 }),
        .S(j_i_reg_258_reg[11:8]));
  FDRE \j_i_reg_258_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_2580),
        .D(\j_i_reg_258_reg[8]_i_1_n_6 ),
        .Q(j_i_reg_258_reg[9]),
        .R(j_i_reg_258));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_dilation_accel_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[0]_i_1 
       (.I0(axi_data_V_1_i_reg_235[0]),
        .I1(\p_Val2_s_reg_282[7]_i_3_n_0 ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\p_Val2_s_reg_282[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[1]_i_1 
       (.I0(axi_data_V_1_i_reg_235[1]),
        .I1(\p_Val2_s_reg_282[7]_i_3_n_0 ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\p_Val2_s_reg_282[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[2]_i_1 
       (.I0(axi_data_V_1_i_reg_235[2]),
        .I1(\p_Val2_s_reg_282[7]_i_3_n_0 ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\p_Val2_s_reg_282[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[3]_i_1 
       (.I0(axi_data_V_1_i_reg_235[3]),
        .I1(\p_Val2_s_reg_282[7]_i_3_n_0 ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\p_Val2_s_reg_282[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[4]_i_1 
       (.I0(axi_data_V_1_i_reg_235[4]),
        .I1(\p_Val2_s_reg_282[7]_i_3_n_0 ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\p_Val2_s_reg_282[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[5]_i_1 
       (.I0(axi_data_V_1_i_reg_235[5]),
        .I1(\p_Val2_s_reg_282[7]_i_3_n_0 ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\p_Val2_s_reg_282[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[6]_i_1 
       (.I0(axi_data_V_1_i_reg_235[6]),
        .I1(\p_Val2_s_reg_282[7]_i_3_n_0 ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\p_Val2_s_reg_282[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    \p_Val2_s_reg_282[7]_i_1 
       (.I0(\p_Val2_s_reg_282[7]_i_3_n_0 ),
        .I1(tmp_35_i_reg_431),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(axi_last_V_2_i_reg_2692_out));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_reg_282[7]_i_2 
       (.I0(axi_data_V_1_i_reg_235[7]),
        .I1(\p_Val2_s_reg_282[7]_i_3_n_0 ),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\p_Val2_s_reg_282[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAA8A80)) 
    \p_Val2_s_reg_282[7]_i_3 
       (.I0(tmp_35_i_fu_367_p2),
        .I1(\eol_i_reg_246_reg_n_0_[0] ),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ),
        .I3(\axi_last_V_2_i_reg_269_reg_n_0_[0] ),
        .I4(sof_1_i_fu_136),
        .O(\p_Val2_s_reg_282[7]_i_3_n_0 ));
  FDRE \p_Val2_s_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_2_i_reg_2692_out),
        .D(\p_Val2_s_reg_282[0]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_282_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_V_2_i_reg_2692_out),
        .D(\p_Val2_s_reg_282[1]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_282_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_V_2_i_reg_2692_out),
        .D(\p_Val2_s_reg_282[2]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_282_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_V_2_i_reg_2692_out),
        .D(\p_Val2_s_reg_282[3]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_282_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_V_2_i_reg_2692_out),
        .D(\p_Val2_s_reg_282[4]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_282_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_V_2_i_reg_2692_out),
        .D(\p_Val2_s_reg_282[5]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_282_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_V_2_i_reg_2692_out),
        .D(\p_Val2_s_reg_282[6]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_282_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_V_2_i_reg_2692_out),
        .D(\p_Val2_s_reg_282[7]_i_2_n_0 ),
        .Q(\p_Val2_s_reg_282_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [0]),
        .Q(rows_reg_392[0]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [10]),
        .Q(rows_reg_392[10]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [11]),
        .Q(rows_reg_392[11]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [12]),
        .Q(rows_reg_392[12]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [13]),
        .Q(rows_reg_392[13]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [14]),
        .Q(rows_reg_392[14]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [15]),
        .Q(rows_reg_392[15]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[16] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [16]),
        .Q(rows_reg_392[16]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[17] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [17]),
        .Q(rows_reg_392[17]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[18] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [18]),
        .Q(rows_reg_392[18]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[19] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [19]),
        .Q(rows_reg_392[19]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [1]),
        .Q(rows_reg_392[1]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[20] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [20]),
        .Q(rows_reg_392[20]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[21] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [21]),
        .Q(rows_reg_392[21]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[22] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [22]),
        .Q(rows_reg_392[22]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[23] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [23]),
        .Q(rows_reg_392[23]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[24] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [24]),
        .Q(rows_reg_392[24]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[25] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [25]),
        .Q(rows_reg_392[25]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[26] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [26]),
        .Q(rows_reg_392[26]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[27] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [27]),
        .Q(rows_reg_392[27]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[28] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [28]),
        .Q(rows_reg_392[28]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[29] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [29]),
        .Q(rows_reg_392[29]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [2]),
        .Q(rows_reg_392[2]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[30] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [30]),
        .Q(rows_reg_392[30]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[31] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [31]),
        .Q(rows_reg_392[31]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [3]),
        .Q(rows_reg_392[3]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [4]),
        .Q(rows_reg_392[4]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [5]),
        .Q(rows_reg_392[5]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [6]),
        .Q(rows_reg_392[6]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [7]),
        .Q(rows_reg_392[7]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [8]),
        .Q(rows_reg_392[8]),
        .R(1'b0));
  FDRE \rows_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\rows_reg_392_reg[31]_0 [9]),
        .Q(rows_reg_392[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \sof_1_i_fu_136[0]_i_1 
       (.I0(sof_1_i_fu_136),
        .I1(ap_CS_fsm_state3),
        .I2(j_i_reg_2580),
        .O(\sof_1_i_fu_136[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_136[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_136),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB0B0B0B0BBB0B0B0)) 
    start_once_reg_i_1
       (.I0(tmp_34_i_fu_352_p2),
        .I1(ap_CS_fsm_state4),
        .I2(start_once_reg),
        .I3(start_for_dilation_accel_U0_full_n),
        .I4(ap_start),
        .I5(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .O(start_once_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_35_i_reg_431[0]_i_1 
       (.I0(tmp_35_i_reg_431),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_35_i_fu_367_p2),
        .O(\tmp_35_i_reg_431[0]_i_1_n_0 ));
  FDRE \tmp_35_i_reg_431_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_35_i_reg_431[0]_i_1_n_0 ),
        .Q(tmp_35_i_reg_431),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_402[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_402[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_402[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_402[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_402[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_402[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_402[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_402[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  FDRE \tmp_data_V_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_402[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_402[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_402[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_402[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_402[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_402[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_402[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_402_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_402[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_410[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(AXI_video_strm_V_data_V_0_sel2));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_410[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_410),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit43_pro
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

(* CHECK_LICENSE_TYPE = "cv_ov5640_xf_dilation_accel_0_0,xf_dilation_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "xf_dilation_accel,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    p_src_TVALID,
    p_src_TREADY,
    p_src_TDATA,
    p_src_TKEEP,
    p_src_TSTRB,
    p_src_TUSER,
    p_src_TLAST,
    p_src_TID,
    p_src_TDEST,
    p_dst_TVALID,
    p_dst_TREADY,
    p_dst_TDATA,
    p_dst_TKEEP,
    p_dst_TSTRB,
    p_dst_TUSER,
    p_dst_TLAST,
    p_dst_TID,
    p_dst_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:p_src:p_dst, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TVALID" *) input p_src_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TREADY" *) output p_src_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TDATA" *) input [7:0]p_src_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TKEEP" *) input [0:0]p_src_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TSTRB" *) input [0:0]p_src_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TUSER" *) input [0:0]p_src_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TLAST" *) input [0:0]p_src_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TID" *) input [0:0]p_src_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_src, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]p_src_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst TVALID" *) output p_dst_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst TREADY" *) input p_dst_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst TDATA" *) output [7:0]p_dst_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst TKEEP" *) output [0:0]p_dst_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst TSTRB" *) output [0:0]p_dst_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst TUSER" *) output [0:0]p_dst_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst TLAST" *) output [0:0]p_dst_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst TID" *) output [0:0]p_dst_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_dst, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]p_dst_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [7:0]p_dst_TDATA;
  wire [0:0]p_dst_TDEST;
  wire [0:0]p_dst_TID;
  wire [0:0]p_dst_TKEEP;
  wire [0:0]p_dst_TLAST;
  wire p_dst_TREADY;
  wire [0:0]p_dst_TSTRB;
  wire [0:0]p_dst_TUSER;
  wire p_dst_TVALID;
  wire [7:0]p_src_TDATA;
  wire [0:0]p_src_TDEST;
  wire [0:0]p_src_TID;
  wire [0:0]p_src_TKEEP;
  wire [0:0]p_src_TLAST;
  wire p_src_TREADY;
  wire [0:0]p_src_TSTRB;
  wire [0:0]p_src_TUSER;
  wire p_src_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xf_dilation_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .p_dst_TDATA(p_dst_TDATA),
        .p_dst_TDEST(p_dst_TDEST),
        .p_dst_TID(p_dst_TID),
        .p_dst_TKEEP(p_dst_TKEEP),
        .p_dst_TLAST(p_dst_TLAST),
        .p_dst_TREADY(p_dst_TREADY),
        .p_dst_TSTRB(p_dst_TSTRB),
        .p_dst_TUSER(p_dst_TUSER),
        .p_dst_TVALID(p_dst_TVALID),
        .p_src_TDATA(p_src_TDATA),
        .p_src_TDEST(p_src_TDEST),
        .p_src_TID(p_src_TID),
        .p_src_TKEEP(p_src_TKEEP),
        .p_src_TLAST(p_src_TLAST),
        .p_src_TREADY(p_src_TREADY),
        .p_src_TSTRB(p_src_TSTRB),
        .p_src_TUSER(p_src_TUSER),
        .p_src_TVALID(p_src_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate
   (ap_enable_reg_pp0_iter1_reg,
    buf_3_V_we1,
    buf_2_V_we1,
    WEA,
    ap_enable_reg_pp0_iter1_reg_0,
    buf_1_V_we1,
    buf_0_V_we1,
    \tmp_13_reg_1712_reg[2] ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \tmp_9_reg_1708_reg[0] ,
    DIADI,
    ADDRARDADDR,
    \t_V_5_reg_542_reg[10] ,
    \t_V_5_reg_542_reg[10]_0 ,
    \SRL_SIG_reg[0][7] ,
    \t_V_2_reg_464_reg[10] ,
    \SRL_SIG_reg[0][7]_0 ,
    \t_V_2_reg_464_reg[10]_0 ,
    \t_V_5_reg_542_pp1_iter1_reg_reg[10] ,
    D,
    dilation_accel_U0_ap_ready,
    \ap_CS_fsm_reg[0]_0 ,
    \tmp_9_reg_1708_reg[0]_0 ,
    \tmp_9_reg_1708_reg[0]_1 ,
    E,
    ap_enable_reg_pp1_iter11_reg,
    ap_enable_reg_pp1_iter2_reg,
    \ap_CS_fsm_reg[0]_1 ,
    \sel_SEBB_reg_1861_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    imgInput1_data_V_cha_empty_n,
    ap_rst_n,
    ap_enable_reg_pp0_iter0_reg,
    imgOutput1_data_V_ch_full_n,
    Q,
    DOBDO,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7] ,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ,
    grp_dilate_fu_80_ap_start_reg,
    \SRL_SIG_reg[0][0] ,
    dilation_accel_U0_p_src_rows_read,
    imgInput1_cols_c12_empty_n,
    dilation_accel_U0_ap_start,
    imgInput1_rows_c11_empty_n,
    \imgheight_reg_78_reg[15]_0 ,
    \imgwidth_reg_83_reg[15]_0 );
  output ap_enable_reg_pp0_iter1_reg;
  output buf_3_V_we1;
  output buf_2_V_we1;
  output [0:0]WEA;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output buf_1_V_we1;
  output buf_0_V_we1;
  output [0:0]\tmp_13_reg_1712_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output \tmp_9_reg_1708_reg[0] ;
  output [7:0]DIADI;
  output [10:0]ADDRARDADDR;
  output [10:0]\t_V_5_reg_542_reg[10] ;
  output [10:0]\t_V_5_reg_542_reg[10]_0 ;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [10:0]\t_V_2_reg_464_reg[10] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output [10:0]\t_V_2_reg_464_reg[10]_0 ;
  output [10:0]\t_V_5_reg_542_pp1_iter1_reg_reg[10] ;
  output [1:0]D;
  output dilation_accel_U0_ap_ready;
  output \ap_CS_fsm_reg[0]_0 ;
  output [7:0]\tmp_9_reg_1708_reg[0]_0 ;
  output \tmp_9_reg_1708_reg[0]_1 ;
  output [0:0]E;
  output ap_enable_reg_pp1_iter11_reg;
  output ap_enable_reg_pp1_iter2_reg;
  output \ap_CS_fsm_reg[0]_1 ;
  output [7:0]\sel_SEBB_reg_1861_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input imgInput1_data_V_cha_empty_n;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0_reg;
  input imgOutput1_data_V_ch_full_n;
  input [7:0]Q;
  input [7:0]DOBDO;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7] ;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ;
  input grp_dilate_fu_80_ap_start_reg;
  input [1:0]\SRL_SIG_reg[0][0] ;
  input dilation_accel_U0_p_src_rows_read;
  input imgInput1_cols_c12_empty_n;
  input dilation_accel_U0_ap_start;
  input imgInput1_rows_c11_empty_n;
  input [15:0]\imgheight_reg_78_reg[15]_0 ;
  input [15:0]\imgwidth_reg_83_reg[15]_0 ;

  wire [10:0]ADDRARDADDR;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [1:0]\SRL_SIG_reg[0][0] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp1_iter11_reg;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_0_V_we1;
  wire buf_1_V_we1;
  wire buf_2_V_we1;
  wire buf_3_V_we1;
  wire dilation_accel_U0_ap_ready;
  wire dilation_accel_U0_ap_start;
  wire dilation_accel_U0_p_src_rows_read;
  wire grp_dilate_fu_80_ap_start_reg;
  wire grp_xfdilate_fu_58_ap_start_reg;
  wire grp_xfdilate_fu_58_n_119;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_data_V_cha_empty_n;
  wire imgInput1_rows_c11_empty_n;
  wire imgOutput1_data_V_ch_full_n;
  wire [15:0]imgheight_reg_78;
  wire [15:0]\imgheight_reg_78_reg[15]_0 ;
  wire [15:0]imgwidth_reg_83;
  wire [15:0]\imgwidth_reg_83_reg[15]_0 ;
  wire internal_full_n_i_4_n_0;
  wire \mOutPtr[1]_i_3__0_n_0 ;
  wire [7:0]\sel_SEBB_reg_1861_reg[7] ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7] ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ;
  wire [10:0]\t_V_2_reg_464_reg[10] ;
  wire [10:0]\t_V_2_reg_464_reg[10]_0 ;
  wire [10:0]\t_V_5_reg_542_pp1_iter1_reg_reg[10] ;
  wire [10:0]\t_V_5_reg_542_reg[10] ;
  wire [10:0]\t_V_5_reg_542_reg[10]_0 ;
  wire [0:0]\tmp_13_reg_1712_reg[2] ;
  wire \tmp_9_reg_1708_reg[0] ;
  wire [7:0]\tmp_9_reg_1708_reg[0]_0 ;
  wire \tmp_9_reg_1708_reg[0]_1 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xfdilate grp_xfdilate_fu_58
       (.ADDRARDADDR(ADDRARDADDR),
        .D(ap_NS_fsm),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(imgheight_reg_78),
        .\SRL_SIG_reg[0][0] ({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7]_0 ),
        .WEA(WEA),
        .\ap_CS_fsm_reg[0]_0 (D),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[0]_2 (\ap_CS_fsm_reg[0]_1 ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_1 (\ap_CS_fsm_reg[6]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp1_iter11_reg_0(ap_enable_reg_pp1_iter11_reg),
        .ap_enable_reg_pp1_iter2_reg_0(ap_enable_reg_pp1_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_0_V_we1(buf_0_V_we1),
        .buf_1_V_we1(buf_1_V_we1),
        .buf_2_V_we1(buf_2_V_we1),
        .buf_3_V_we1(buf_3_V_we1),
        .dilation_accel_U0_ap_ready(dilation_accel_U0_ap_ready),
        .dilation_accel_U0_ap_start(dilation_accel_U0_ap_start),
        .dilation_accel_U0_p_src_rows_read(dilation_accel_U0_p_src_rows_read),
        .\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg (Q),
        .grp_dilate_fu_80_ap_start_reg(grp_dilate_fu_80_ap_start_reg),
        .grp_dilate_fu_80_ap_start_reg_reg(grp_xfdilate_fu_58_n_119),
        .grp_xfdilate_fu_58_ap_start_reg(grp_xfdilate_fu_58_ap_start_reg),
        .imgInput1_cols_c12_empty_n(imgInput1_cols_c12_empty_n),
        .imgInput1_data_V_cha_empty_n(imgInput1_data_V_cha_empty_n),
        .imgInput1_rows_c11_empty_n(imgInput1_rows_c11_empty_n),
        .imgOutput1_data_V_ch_full_n(imgOutput1_data_V_ch_full_n),
        .internal_full_n_reg(internal_full_n_i_4_n_0),
        .\mOutPtr_reg[0] (\mOutPtr[1]_i_3__0_n_0 ),
        .\op_assign_cast7_reg_1615_reg[15]_0 (imgwidth_reg_83),
        .\sel_SEBB_reg_1861_reg[7]_0 (\sel_SEBB_reg_1861_reg[7] ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 (\src_buf_temp_copy_ex_4_reg_1812_reg[7] ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 (\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 (\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 (\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ),
        .\t_V_2_reg_464_reg[10]_0 (\t_V_2_reg_464_reg[10] ),
        .\t_V_2_reg_464_reg[10]_1 (\t_V_2_reg_464_reg[10]_0 ),
        .\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 (\t_V_5_reg_542_pp1_iter1_reg_reg[10] ),
        .\t_V_5_reg_542_reg[10]_0 (\t_V_5_reg_542_reg[10] ),
        .\t_V_5_reg_542_reg[10]_1 (\t_V_5_reg_542_reg[10]_0 ),
        .\tmp_13_reg_1712_reg[2]_0 (\tmp_13_reg_1712_reg[2] ),
        .\tmp_9_reg_1708_reg[0]_0 (\tmp_9_reg_1708_reg[0] ),
        .\tmp_9_reg_1708_reg[0]_1 (\tmp_9_reg_1708_reg[0]_0 ),
        .\tmp_9_reg_1708_reg[0]_2 (\tmp_9_reg_1708_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfdilate_fu_58_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfdilate_fu_58_n_119),
        .Q(grp_xfdilate_fu_58_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \imgheight_reg_78[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_dilate_fu_80_ap_start_reg),
        .O(ap_NS_fsm1));
  FDRE \imgheight_reg_78_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [0]),
        .Q(imgheight_reg_78[0]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [10]),
        .Q(imgheight_reg_78[10]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [11]),
        .Q(imgheight_reg_78[11]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [12]),
        .Q(imgheight_reg_78[12]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [13]),
        .Q(imgheight_reg_78[13]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [14]),
        .Q(imgheight_reg_78[14]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [15]),
        .Q(imgheight_reg_78[15]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [1]),
        .Q(imgheight_reg_78[1]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [2]),
        .Q(imgheight_reg_78[2]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [3]),
        .Q(imgheight_reg_78[3]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [4]),
        .Q(imgheight_reg_78[4]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [5]),
        .Q(imgheight_reg_78[5]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [6]),
        .Q(imgheight_reg_78[6]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [7]),
        .Q(imgheight_reg_78[7]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [8]),
        .Q(imgheight_reg_78[8]),
        .R(1'b0));
  FDRE \imgheight_reg_78_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgheight_reg_78_reg[15]_0 [9]),
        .Q(imgheight_reg_78[9]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [0]),
        .Q(imgwidth_reg_83[0]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [10]),
        .Q(imgwidth_reg_83[10]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [11]),
        .Q(imgwidth_reg_83[11]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [12]),
        .Q(imgwidth_reg_83[12]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [13]),
        .Q(imgwidth_reg_83[13]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [14]),
        .Q(imgwidth_reg_83[14]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [15]),
        .Q(imgwidth_reg_83[15]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [1]),
        .Q(imgwidth_reg_83[1]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [2]),
        .Q(imgwidth_reg_83[2]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [3]),
        .Q(imgwidth_reg_83[3]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [4]),
        .Q(imgwidth_reg_83[4]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [5]),
        .Q(imgwidth_reg_83[5]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [6]),
        .Q(imgwidth_reg_83[6]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [7]),
        .Q(imgwidth_reg_83[7]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [8]),
        .Q(imgwidth_reg_83[8]),
        .R(1'b0));
  FDRE \imgwidth_reg_83_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\imgwidth_reg_83_reg[15]_0 [9]),
        .Q(imgwidth_reg_83[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_full_n_i_4
       (.I0(grp_dilate_fu_80_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(internal_full_n_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\SRL_SIG_reg[0][0] [1]),
        .O(\mOutPtr[1]_i_3__0_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel
   (ap_enable_reg_pp0_iter1_reg,
    buf_3_V_we1,
    buf_2_V_we1,
    WEA,
    ap_enable_reg_pp0_iter1_reg_0,
    buf_1_V_we1,
    buf_0_V_we1,
    \tmp_13_reg_1712_reg[2] ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \tmp_9_reg_1708_reg[0] ,
    DIADI,
    ADDRARDADDR,
    \t_V_5_reg_542_reg[10] ,
    \t_V_5_reg_542_reg[10]_0 ,
    \SRL_SIG_reg[0][7] ,
    \t_V_2_reg_464_reg[10] ,
    \SRL_SIG_reg[0][7]_0 ,
    \t_V_2_reg_464_reg[10]_0 ,
    \t_V_5_reg_542_pp1_iter1_reg_reg[10] ,
    \ap_CS_fsm_reg[1]_0 ,
    dilation_accel_U0_ap_ready,
    \ap_CS_fsm_reg[0]_0 ,
    \tmp_9_reg_1708_reg[0]_0 ,
    ap_idle,
    \tmp_9_reg_1708_reg[0]_1 ,
    E,
    ap_enable_reg_pp1_iter11_reg,
    ap_enable_reg_pp1_iter2_reg,
    \sel_SEBB_reg_1861_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    imgInput1_data_V_cha_empty_n,
    ap_rst_n,
    ap_enable_reg_pp0_iter0_reg,
    imgOutput1_data_V_ch_full_n,
    Q,
    DOBDO,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7] ,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ,
    dilation_accel_U0_p_src_rows_read,
    start_for_xfMat2AXIvideo_U0_full_n,
    start_once_reg,
    int_ap_idle_reg,
    ap_start,
    dilation_accel_U0_ap_start,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    xfMat2AXIvideo_U0_ap_start,
    int_ap_idle_reg_2,
    D,
    \p_src_cols_read_reg_97_reg[15]_0 ,
    imgInput1_cols_c12_empty_n,
    imgInput1_rows_c11_empty_n);
  output ap_enable_reg_pp0_iter1_reg;
  output buf_3_V_we1;
  output buf_2_V_we1;
  output [0:0]WEA;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output buf_1_V_we1;
  output buf_0_V_we1;
  output [0:0]\tmp_13_reg_1712_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output \tmp_9_reg_1708_reg[0] ;
  output [7:0]DIADI;
  output [10:0]ADDRARDADDR;
  output [10:0]\t_V_5_reg_542_reg[10] ;
  output [10:0]\t_V_5_reg_542_reg[10]_0 ;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [10:0]\t_V_2_reg_464_reg[10] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output [10:0]\t_V_2_reg_464_reg[10]_0 ;
  output [10:0]\t_V_5_reg_542_pp1_iter1_reg_reg[10] ;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output dilation_accel_U0_ap_ready;
  output \ap_CS_fsm_reg[0]_0 ;
  output [7:0]\tmp_9_reg_1708_reg[0]_0 ;
  output ap_idle;
  output \tmp_9_reg_1708_reg[0]_1 ;
  output [0:0]E;
  output ap_enable_reg_pp1_iter11_reg;
  output ap_enable_reg_pp1_iter2_reg;
  output [7:0]\sel_SEBB_reg_1861_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input imgInput1_data_V_cha_empty_n;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0_reg;
  input imgOutput1_data_V_ch_full_n;
  input [7:0]Q;
  input [7:0]DOBDO;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7] ;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ;
  input dilation_accel_U0_p_src_rows_read;
  input start_for_xfMat2AXIvideo_U0_full_n;
  input start_once_reg;
  input int_ap_idle_reg;
  input ap_start;
  input dilation_accel_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input xfMat2AXIvideo_U0_ap_start;
  input [0:0]int_ap_idle_reg_2;
  input [15:0]D;
  input [15:0]\p_src_cols_read_reg_97_reg[15]_0 ;
  input imgInput1_cols_c12_empty_n;
  input imgInput1_rows_c11_empty_n;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp1_iter11_reg;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire buf_0_V_we1;
  wire buf_1_V_we1;
  wire buf_2_V_we1;
  wire buf_3_V_we1;
  wire dilation_accel_U0_ap_ready;
  wire dilation_accel_U0_ap_start;
  wire dilation_accel_U0_p_src_rows_read;
  wire grp_dilate_fu_80_ap_start_reg;
  wire grp_dilate_fu_80_n_117;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_data_V_cha_empty_n;
  wire imgInput1_rows_c11_empty_n;
  wire imgOutput1_data_V_ch_full_n;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire [15:0]p_src_cols_read_reg_97;
  wire [15:0]\p_src_cols_read_reg_97_reg[15]_0 ;
  wire [15:0]p_src_rows_read_reg_92;
  wire [7:0]\sel_SEBB_reg_1861_reg[7] ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7] ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ;
  wire start_for_xfMat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire [10:0]\t_V_2_reg_464_reg[10] ;
  wire [10:0]\t_V_2_reg_464_reg[10]_0 ;
  wire [10:0]\t_V_5_reg_542_pp1_iter1_reg_reg[10] ;
  wire [10:0]\t_V_5_reg_542_reg[10] ;
  wire [10:0]\t_V_5_reg_542_reg[10]_0 ;
  wire [0:0]\tmp_13_reg_1712_reg[2] ;
  wire \tmp_9_reg_1708_reg[0] ;
  wire [7:0]\tmp_9_reg_1708_reg[0]_0 ;
  wire \tmp_9_reg_1708_reg[0]_1 ;
  wire xfMat2AXIvideo_U0_ap_start;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilate grp_dilate_fu_80
       (.ADDRARDADDR(ADDRARDADDR),
        .D(ap_NS_fsm),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][0] (\ap_CS_fsm_reg[1]_0 ),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7]_0 ),
        .WEA(WEA),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[0]_1 (grp_dilate_fu_80_n_117),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp1_iter11_reg(ap_enable_reg_pp1_iter11_reg),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_0_V_we1(buf_0_V_we1),
        .buf_1_V_we1(buf_1_V_we1),
        .buf_2_V_we1(buf_2_V_we1),
        .buf_3_V_we1(buf_3_V_we1),
        .dilation_accel_U0_ap_ready(dilation_accel_U0_ap_ready),
        .dilation_accel_U0_ap_start(dilation_accel_U0_ap_start),
        .dilation_accel_U0_p_src_rows_read(dilation_accel_U0_p_src_rows_read),
        .grp_dilate_fu_80_ap_start_reg(grp_dilate_fu_80_ap_start_reg),
        .imgInput1_cols_c12_empty_n(imgInput1_cols_c12_empty_n),
        .imgInput1_data_V_cha_empty_n(imgInput1_data_V_cha_empty_n),
        .imgInput1_rows_c11_empty_n(imgInput1_rows_c11_empty_n),
        .imgOutput1_data_V_ch_full_n(imgOutput1_data_V_ch_full_n),
        .\imgheight_reg_78_reg[15]_0 (p_src_rows_read_reg_92),
        .\imgwidth_reg_83_reg[15]_0 (p_src_cols_read_reg_97),
        .\sel_SEBB_reg_1861_reg[7] (\sel_SEBB_reg_1861_reg[7] ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7] (\src_buf_temp_copy_ex_4_reg_1812_reg[7] ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 (\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 (\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 (\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ),
        .\t_V_2_reg_464_reg[10] (\t_V_2_reg_464_reg[10] ),
        .\t_V_2_reg_464_reg[10]_0 (\t_V_2_reg_464_reg[10]_0 ),
        .\t_V_5_reg_542_pp1_iter1_reg_reg[10] (\t_V_5_reg_542_pp1_iter1_reg_reg[10] ),
        .\t_V_5_reg_542_reg[10] (\t_V_5_reg_542_reg[10] ),
        .\t_V_5_reg_542_reg[10]_0 (\t_V_5_reg_542_reg[10]_0 ),
        .\tmp_13_reg_1712_reg[2] (\tmp_13_reg_1712_reg[2] ),
        .\tmp_9_reg_1708_reg[0] (\tmp_9_reg_1708_reg[0] ),
        .\tmp_9_reg_1708_reg[0]_0 (\tmp_9_reg_1708_reg[0]_0 ),
        .\tmp_9_reg_1708_reg[0]_1 (\tmp_9_reg_1708_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_dilate_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_dilate_fu_80_n_117),
        .Q(grp_dilate_fu_80_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAA02AAAA)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(start_for_xfMat2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(int_ap_idle_reg),
        .I4(ap_start),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(dilation_accel_U0_ap_start),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(xfMat2AXIvideo_U0_ap_start),
        .I5(int_ap_idle_reg_2),
        .O(int_ap_idle_i_2_n_0));
  FDRE \p_src_cols_read_reg_97_reg[0] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [0]),
        .Q(p_src_cols_read_reg_97[0]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[10] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [10]),
        .Q(p_src_cols_read_reg_97[10]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[11] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [11]),
        .Q(p_src_cols_read_reg_97[11]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[12] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [12]),
        .Q(p_src_cols_read_reg_97[12]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[13] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [13]),
        .Q(p_src_cols_read_reg_97[13]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[14] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [14]),
        .Q(p_src_cols_read_reg_97[14]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[15] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [15]),
        .Q(p_src_cols_read_reg_97[15]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[1] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [1]),
        .Q(p_src_cols_read_reg_97[1]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[2] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [2]),
        .Q(p_src_cols_read_reg_97[2]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[3] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [3]),
        .Q(p_src_cols_read_reg_97[3]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[4] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [4]),
        .Q(p_src_cols_read_reg_97[4]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[5] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [5]),
        .Q(p_src_cols_read_reg_97[5]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[6] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [6]),
        .Q(p_src_cols_read_reg_97[6]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[7] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [7]),
        .Q(p_src_cols_read_reg_97[7]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[8] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [8]),
        .Q(p_src_cols_read_reg_97[8]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_97_reg[9] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(\p_src_cols_read_reg_97_reg[15]_0 [9]),
        .Q(p_src_cols_read_reg_97[9]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[0] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[0]),
        .Q(p_src_rows_read_reg_92[0]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[10] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[10]),
        .Q(p_src_rows_read_reg_92[10]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[11] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[11]),
        .Q(p_src_rows_read_reg_92[11]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[12] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[12]),
        .Q(p_src_rows_read_reg_92[12]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[13] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[13]),
        .Q(p_src_rows_read_reg_92[13]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[14] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[14]),
        .Q(p_src_rows_read_reg_92[14]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[15] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[15]),
        .Q(p_src_rows_read_reg_92[15]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[1] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[1]),
        .Q(p_src_rows_read_reg_92[1]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[2] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[2]),
        .Q(p_src_rows_read_reg_92[2]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[3] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[3]),
        .Q(p_src_rows_read_reg_92[3]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[4] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[4]),
        .Q(p_src_rows_read_reg_92[4]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[5] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[5]),
        .Q(p_src_rows_read_reg_92[5]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[6] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[6]),
        .Q(p_src_rows_read_reg_92[6]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[7] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[7]),
        .Q(p_src_rows_read_reg_92[7]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[8] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[8]),
        .Q(p_src_rows_read_reg_92[8]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_92_reg[9] 
       (.C(ap_clk),
        .CE(dilation_accel_U0_p_src_rows_read),
        .D(D[9]),
        .Q(p_src_rows_read_reg_92[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A
   (imgInput1_cols_c12_full_n,
    imgInput1_cols_c12_empty_n,
    \SRL_SIG_reg[1][15] ,
    ap_clk,
    ap_rst_n,
    dilation_accel_U0_p_src_rows_read,
    AXIvideo2xfMat_U0_img_cols_read,
    internal_empty_n_reg_0,
    ap_rst_n_inv,
    D);
  output imgInput1_cols_c12_full_n;
  output imgInput1_cols_c12_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_clk;
  input ap_rst_n;
  input dilation_accel_U0_p_src_rows_read;
  input AXIvideo2xfMat_U0_img_cols_read;
  input internal_empty_n_reg_0;
  input ap_rst_n_inv;
  input [15:0]D;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dilation_accel_U0_p_src_rows_read;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_cols_c12_full_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_9 U_fifo_w32_d2_A_ram
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .D(D),
        .\SRL_SIG_reg[1][0]_0 (imgInput1_cols_c12_full_n),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .\p_src_cols_read_reg_97_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\p_src_cols_read_reg_97_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput1_cols_c12_empty_n),
        .I3(dilation_accel_U0_p_src_rows_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(imgInput1_cols_c12_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(dilation_accel_U0_p_src_rows_read),
        .I3(imgInput1_cols_c12_empty_n),
        .I4(AXIvideo2xfMat_U0_img_cols_read),
        .I5(imgInput1_cols_c12_full_n),
        .O(internal_full_n_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(imgInput1_cols_c12_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__2 
       (.I0(imgInput1_cols_c12_empty_n),
        .I1(dilation_accel_U0_p_src_rows_read),
        .I2(imgInput1_cols_c12_full_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .I2(imgInput1_cols_c12_full_n),
        .I3(dilation_accel_U0_p_src_rows_read),
        .I4(imgInput1_cols_c12_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_0
   (ap_sync_Block_Mat_exit43_pro_U0_ap_ready,
    internal_full_n_reg_0,
    imgInput1_cols_c_full_n,
    imgInput1_cols_c_empty_n,
    D,
    start_once_reg,
    start_for_xfMat2AXIvideo_U0_full_n,
    ap_start,
    int_ap_ready_reg,
    imgInput1_rows_c_full_n,
    imgOutput1_cols_c_full_n,
    imgOutput1_rows_c_full_n,
    AXIvideo2xfMat_U0_img_cols_read,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_rst_n,
    internal_empty_n_reg_0);
  output ap_sync_Block_Mat_exit43_pro_U0_ap_ready;
  output internal_full_n_reg_0;
  output imgInput1_cols_c_full_n;
  output imgInput1_cols_c_empty_n;
  output [31:0]D;
  input start_once_reg;
  input start_for_xfMat2AXIvideo_U0_full_n;
  input ap_start;
  input int_ap_ready_reg;
  input imgInput1_rows_c_full_n;
  input imgOutput1_cols_c_full_n;
  input imgOutput1_rows_c_full_n;
  input AXIvideo2xfMat_U0_img_cols_read;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]Q;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [31:0]D;
  wire [31:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_Mat_exit43_pro_U0_ap_ready;
  wire imgInput1_cols_c_empty_n;
  wire imgInput1_cols_c_full_n;
  wire imgInput1_rows_c_full_n;
  wire imgOutput1_cols_c_full_n;
  wire imgOutput1_rows_c_full_n;
  wire int_ap_ready_reg;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2__6_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_xfMat2AXIvideo_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_8 U_fifo_w32_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (imgInput1_cols_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk));
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    int_ap_ready_i_2
       (.I0(internal_full_n_reg_0),
        .I1(start_once_reg),
        .I2(start_for_xfMat2AXIvideo_U0_full_n),
        .I3(ap_start),
        .I4(int_ap_ready_reg),
        .O(ap_sync_Block_Mat_exit43_pro_U0_ap_ready));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput1_cols_c_empty_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(imgInput1_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__6_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(imgInput1_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__6
       (.I0(imgInput1_cols_c_empty_n),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .I2(imgInput1_cols_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__1
       (.I0(AXIvideo2xfMat_U0_img_cols_read),
        .I1(imgInput1_cols_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(imgInput1_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(imgInput1_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__0 
       (.I0(imgInput1_cols_c_empty_n),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .I2(imgInput1_cols_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(imgInput1_cols_c_full_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(imgInput1_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_once_reg_i_2
       (.I0(imgInput1_cols_c_full_n),
        .I1(imgInput1_rows_c_full_n),
        .I2(imgOutput1_cols_c_full_n),
        .I3(imgOutput1_rows_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_1
   (imgInput1_rows_c11_full_n,
    imgInput1_rows_c11_empty_n,
    dilation_accel_U0_p_src_rows_read,
    D,
    ap_clk,
    dilation_accel_U0_ap_start,
    imgInput1_cols_c12_empty_n,
    \p_src_cols_read_reg_97_reg[0] ,
    ap_rst_n,
    AXIvideo2xfMat_U0_img_cols_read,
    internal_empty_n_reg_0,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][15] );
  output imgInput1_rows_c11_full_n;
  output imgInput1_rows_c11_empty_n;
  output dilation_accel_U0_p_src_rows_read;
  output [15:0]D;
  input ap_clk;
  input dilation_accel_U0_ap_start;
  input imgInput1_cols_c12_empty_n;
  input [0:0]\p_src_cols_read_reg_97_reg[0] ;
  input ap_rst_n;
  input AXIvideo2xfMat_U0_img_cols_read;
  input internal_empty_n_reg_0;
  input ap_rst_n_inv;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dilation_accel_U0_ap_start;
  wire dilation_accel_U0_p_src_rows_read;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_rows_c11_empty_n;
  wire imgInput1_rows_c11_full_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [0:0]\p_src_cols_read_reg_97_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_6 U_fifo_w32_d2_A_ram
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][0]_0 (imgInput1_rows_c11_full_n),
        .ap_clk(ap_clk),
        .\p_src_rows_read_reg_92_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\p_src_rows_read_reg_92_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput1_rows_c11_empty_n),
        .I3(dilation_accel_U0_p_src_rows_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(imgInput1_rows_c11_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(dilation_accel_U0_p_src_rows_read),
        .I3(imgInput1_rows_c11_empty_n),
        .I4(AXIvideo2xfMat_U0_img_cols_read),
        .I5(imgInput1_rows_c11_full_n),
        .O(internal_full_n_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(imgInput1_rows_c11_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__1 
       (.I0(imgInput1_rows_c11_empty_n),
        .I1(dilation_accel_U0_p_src_rows_read),
        .I2(imgInput1_rows_c11_full_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .I2(imgInput1_rows_c11_full_n),
        .I3(dilation_accel_U0_p_src_rows_read),
        .I4(imgInput1_rows_c11_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_src_rows_read_reg_92[15]_i_1 
       (.I0(imgInput1_rows_c11_empty_n),
        .I1(dilation_accel_U0_ap_start),
        .I2(imgInput1_cols_c12_empty_n),
        .I3(\p_src_cols_read_reg_97_reg[0] ),
        .O(dilation_accel_U0_p_src_rows_read));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_2
   (imgInput1_rows_c_empty_n,
    imgInput1_rows_c_full_n,
    \SRL_SIG_reg[1][31] ,
    AXIvideo2xfMat_U0_img_cols_read,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_rst_n,
    internal_empty_n_reg_0);
  output imgInput1_rows_c_empty_n;
  output imgInput1_rows_c_full_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input AXIvideo2xfMat_U0_img_cols_read;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]Q;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [31:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput1_rows_c_empty_n;
  wire imgInput1_rows_c_full_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__7_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (imgInput1_rows_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput1_rows_c_empty_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(imgInput1_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__7_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(imgInput1_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__7
       (.I0(imgInput1_rows_c_empty_n),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .I2(imgInput1_rows_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__7_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__0
       (.I0(AXIvideo2xfMat_U0_img_cols_read),
        .I1(imgInput1_rows_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(imgInput1_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(imgInput1_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(imgInput1_rows_c_empty_n),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .I2(imgInput1_rows_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(imgInput1_rows_c_full_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(imgInput1_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    Q,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_392[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_6
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2xfMat_U0_img_cols_read,
    \p_src_rows_read_reg_92_reg[0] ,
    \p_src_rows_read_reg_92_reg[0]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2xfMat_U0_img_cols_read;
  input \p_src_rows_read_reg_92_reg[0] ;
  input \p_src_rows_read_reg_92_reg[0]_0 ;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \p_src_rows_read_reg_92_reg[0] ;
  wire \p_src_rows_read_reg_92_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_92[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_rows_read_reg_92_reg[0] ),
        .I3(\p_src_rows_read_reg_92_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_8
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    Q,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_397[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_9
   (\SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2xfMat_U0_img_cols_read,
    \p_src_cols_read_reg_97_reg[0] ,
    \p_src_cols_read_reg_97_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2xfMat_U0_img_cols_read;
  input \p_src_cols_read_reg_97_reg[0] ;
  input \p_src_cols_read_reg_97_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \p_src_cols_read_reg_97_reg[0] ;
  wire \p_src_cols_read_reg_97_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_97[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_cols_read_reg_97_reg[0] ),
        .I3(\p_src_cols_read_reg_97_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A
   (imgOutput1_cols_c_full_n,
    imgOutput1_cols_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    xfMat2AXIvideo_U0_img_cols_read,
    \mOutPtr_reg[0]_0 ,
    internal_full_n_reg_0,
    Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write,
    Q,
    \mOutPtr_reg[0]_1 ,
    imgOutput1_rows_c_empty_n,
    xfMat2AXIvideo_U0_ap_start,
    ap_rst_n_inv);
  output imgOutput1_cols_c_full_n;
  output imgOutput1_cols_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input xfMat2AXIvideo_U0_img_cols_read;
  input \mOutPtr_reg[0]_0 ;
  input internal_full_n_reg_0;
  input Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write;
  input [31:0]Q;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input imgOutput1_rows_c_empty_n;
  input xfMat2AXIvideo_U0_ap_start;
  input ap_rst_n_inv;

  wire Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write;
  wire [31:0]Q;
  wire U_fifo_w32_d4_A_ram_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput1_cols_c_empty_n;
  wire imgOutput1_cols_c_full_n;
  wire imgOutput1_rows_c_empty_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_i_2__3_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [31:0]out;
  wire xfMat2AXIvideo_U0_ap_start;
  wire xfMat2AXIvideo_U0_img_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg_5 U_fifo_w32_d4_A_ram
       (.Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (U_fifo_w32_d4_A_ram_n_0),
        .out(out));
  LUT6 #(
    .INIT(64'hA0AAA0AAA0AA20AA)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(xfMat2AXIvideo_U0_img_cols_read),
        .I2(imgOutput1_cols_c_empty_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(internal_empty_n_i_2__3_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(imgOutput1_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDD5DDFFFFDDDD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(imgOutput1_cols_c_full_n),
        .I2(mOutPtr[0]),
        .I3(U_fifo_w32_d4_A_ram_n_0),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(imgOutput1_cols_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(imgOutput1_cols_c_empty_n),
        .I2(imgOutput1_rows_c_empty_n),
        .I3(xfMat2AXIvideo_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgOutput1_cols_c_empty_n),
        .I3(xfMat2AXIvideo_U0_img_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(imgOutput1_cols_c_empty_n),
        .I4(xfMat2AXIvideo_U0_img_cols_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_4
   (imgOutput1_rows_c_full_n,
    imgOutput1_rows_c_empty_n,
    internal_full_n_reg_0,
    Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    out,
    ap_clk,
    ap_rst_n,
    xfMat2AXIvideo_U0_img_cols_read,
    internal_full_n_reg_3,
    imgOutput1_cols_c_full_n,
    imgInput1_rows_c_full_n,
    imgInput1_cols_c_full_n,
    \mOutPtr_reg[0]_0 ,
    Q,
    \mOutPtr_reg[0]_1 ,
    imgOutput1_cols_c_empty_n,
    xfMat2AXIvideo_U0_ap_start,
    ap_rst_n_inv);
  output imgOutput1_rows_c_full_n;
  output imgOutput1_rows_c_empty_n;
  output internal_full_n_reg_0;
  output Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input xfMat2AXIvideo_U0_img_cols_read;
  input internal_full_n_reg_3;
  input imgOutput1_cols_c_full_n;
  input imgInput1_rows_c_full_n;
  input imgInput1_cols_c_full_n;
  input \mOutPtr_reg[0]_0 ;
  input [31:0]Q;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input imgOutput1_cols_c_empty_n;
  input xfMat2AXIvideo_U0_ap_start;
  input ap_rst_n_inv;

  wire Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write;
  wire [31:0]Q;
  wire U_fifo_w32_d4_A_ram_n_2;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput1_cols_c_full_n;
  wire imgInput1_rows_c_full_n;
  wire imgOutput1_cols_c_empty_n;
  wire imgOutput1_cols_c_full_n;
  wire imgOutput1_rows_c_empty_n;
  wire imgOutput1_rows_c_full_n;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_i_2__2_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [31:0]out;
  wire xfMat2AXIvideo_U0_ap_start;
  wire xfMat2AXIvideo_U0_img_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .imgInput1_cols_c_full_n(imgInput1_cols_c_full_n),
        .imgInput1_rows_c_full_n(imgInput1_rows_c_full_n),
        .imgOutput1_cols_c_full_n(imgOutput1_cols_c_full_n),
        .imgOutput1_rows_c_full_n(imgOutput1_rows_c_full_n),
        .internal_full_n_reg(internal_full_n_reg_0),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[1] (U_fifo_w32_d4_A_ram_n_2),
        .out(out),
        .sel(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write));
  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(imgOutput1_rows_c_empty_n),
        .I2(xfMat2AXIvideo_U0_img_cols_read),
        .I3(internal_full_n_reg_0),
        .I4(internal_empty_n_i_2__2_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__5
       (.I0(internal_full_n_reg_0),
        .I1(imgInput1_rows_c_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__6
       (.I0(internal_full_n_reg_0),
        .I1(imgInput1_cols_c_full_n),
        .O(internal_full_n_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(imgOutput1_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDD5DDFFFFDDDD)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(imgOutput1_rows_c_full_n),
        .I2(mOutPtr[0]),
        .I3(U_fifo_w32_d4_A_ram_n_2),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_reg_3),
        .O(internal_full_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(imgOutput1_rows_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1 
       (.I0(imgOutput1_rows_c_empty_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(imgOutput1_cols_c_empty_n),
        .I3(xfMat2AXIvideo_U0_ap_start),
        .I4(internal_full_n_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_0),
        .I2(xfMat2AXIvideo_U0_img_cols_read),
        .I3(imgOutput1_rows_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_full_n_reg_0),
        .I3(xfMat2AXIvideo_U0_img_cols_read),
        .I4(imgOutput1_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg
   (sel,
    internal_full_n_reg,
    \mOutPtr_reg[1] ,
    out,
    imgOutput1_rows_c_full_n,
    imgOutput1_cols_c_full_n,
    imgInput1_rows_c_full_n,
    imgInput1_cols_c_full_n,
    \mOutPtr_reg[0] ,
    mOutPtr,
    Q,
    ap_clk);
  output sel;
  output internal_full_n_reg;
  output \mOutPtr_reg[1] ;
  output [31:0]out;
  input imgOutput1_rows_c_full_n;
  input imgOutput1_cols_c_full_n;
  input imgInput1_rows_c_full_n;
  input imgInput1_cols_c_full_n;
  input \mOutPtr_reg[0] ;
  input [2:0]mOutPtr;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire \SRL_SIG_reg[3][0]_srl4_i_2_n_0 ;
  wire ap_clk;
  wire imgInput1_cols_c_full_n;
  wire imgInput1_rows_c_full_n;
  wire imgOutput1_cols_c_full_n;
  wire imgOutput1_rows_c_full_n;
  wire internal_full_n_reg;
  wire [2:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [31:0]out;
  wire sel;

  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(internal_full_n_reg),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(imgOutput1_rows_c_full_n),
        .I1(imgOutput1_cols_c_full_n),
        .I2(imgInput1_rows_c_full_n),
        .I3(imgInput1_cols_c_full_n),
        .I4(\mOutPtr_reg[0] ),
        .O(internal_full_n_reg));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg_5
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write,
    Q,
    ap_clk);
  output \mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write;
  input [31:0]Q;
  input ap_clk;

  wire Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write;
  wire [31:0]Q;
  wire \SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire \mOutPtr_reg[1] ;
  wire [31:0]out;

  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_1__0_n_0 ),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A
   (imgInput1_data_V_cha_full_n,
    imgInput1_data_V_cha_empty_n,
    internal_empty_n_reg_0,
    DIADI,
    Q,
    ap_clk,
    ap_enable_reg_pp0_iter0_reg,
    \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ,
    \SRL_SIG_reg[0][0] ,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    internal_empty_n_reg_1,
    D,
    ap_rst_n_inv);
  output imgInput1_data_V_cha_full_n;
  output imgInput1_data_V_cha_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]DIADI;
  output [7:0]Q;
  input ap_clk;
  input ap_enable_reg_pp0_iter0_reg;
  input \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ;
  input \SRL_SIG_reg[0][0] ;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input internal_empty_n_reg_1;
  input [7:0]D;
  input ap_rst_n_inv;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ;
  wire imgInput1_data_V_cha_empty_n;
  wire imgInput1_data_V_cha_full_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__4_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_7 U_fifo_w8_d1_A_ram
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (imgInput1_data_V_cha_full_n),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0] ),
        .ap_clk(ap_clk),
        .\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(imgInput1_data_V_cha_empty_n),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(imgInput1_data_V_cha_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(internal_empty_n_reg_1),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(imgInput1_data_V_cha_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF5555FFFFFFFF)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(imgInput1_data_V_cha_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(imgInput1_data_V_cha_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(imgInput1_data_V_cha_full_n),
        .I2(\SRL_SIG_reg[0][0] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h7FEA8015)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(imgInput1_data_V_cha_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_3
   (imgOutput1_data_V_ch_full_n,
    imgOutput1_data_V_ch_empty_n,
    Q,
    ap_clk,
    ap_rst_n,
    xfMat2AXIvideo_U0_img_data_V_read,
    \mOutPtr_reg[0]_0 ,
    internal_full_n_reg_0,
    E,
    D,
    ap_rst_n_inv);
  output imgOutput1_data_V_ch_full_n;
  output imgOutput1_data_V_ch_empty_n;
  output [7:0]Q;
  input ap_clk;
  input ap_rst_n;
  input xfMat2AXIvideo_U0_img_data_V_read;
  input \mOutPtr_reg[0]_0 ;
  input internal_full_n_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_rst_n_inv;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput1_data_V_ch_empty_n;
  wire imgOutput1_data_V_ch_full_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire xfMat2AXIvideo_U0_img_data_V_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(imgOutput1_data_V_ch_empty_n),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(imgOutput1_data_V_ch_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFF77775555)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(imgOutput1_data_V_ch_full_n),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(imgOutput1_data_V_ch_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1 
       (.I0(imgOutput1_data_V_ch_empty_n),
        .I1(xfMat2AXIvideo_U0_img_data_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(imgOutput1_data_V_ch_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg
   (Q,
    E,
    D,
    ap_clk);
  output [7:0]Q;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_7
   (DIADI,
    Q,
    \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    D,
    ap_clk);
  output [7:0]DIADI;
  output [7:0]Q;
  input \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire ap_clk;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[0][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13
       (.I0(Q[7]),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ),
        .O(DIADI[7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14
       (.I0(Q[6]),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15
       (.I0(Q[5]),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ),
        .O(DIADI[5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16
       (.I0(Q[4]),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17
       (.I0(Q[3]),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18
       (.I0(Q[2]),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_19
       (.I0(Q[1]),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_20
       (.I0(Q[0]),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg ),
        .O(DIADI[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_dilatiodEe
   (start_for_dilation_accel_U0_full_n,
    dilation_accel_U0_ap_start,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    dilation_accel_U0_ap_ready,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n_inv);
  output start_for_dilation_accel_U0_full_n;
  output dilation_accel_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input dilation_accel_U0_ap_ready;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dilation_accel_U0_ap_ready;
  wire dilation_accel_U0_ap_start;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_i_2__5_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_dilation_accel_U0_full_n;

  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(dilation_accel_U0_ap_start),
        .I2(dilation_accel_U0_ap_ready),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(dilation_accel_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDDDDD5DDD5DDD5)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(start_for_dilation_accel_U0_full_n),
        .I2(internal_full_n_i_2__5_n_0),
        .I3(internal_full_n_reg_0),
        .I4(dilation_accel_U0_ap_ready),
        .I5(dilation_accel_U0_ap_start),
        .O(internal_full_n_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(start_for_dilation_accel_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[0]_i_1 
       (.I0(dilation_accel_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_0),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(dilation_accel_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xfMat2Acud
   (start_for_xfMat2AXIvideo_U0_full_n,
    xfMat2AXIvideo_U0_ap_start,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    internal_full_n_reg_0,
    ap_clk,
    imgOutput1_rows_c_empty_n,
    imgOutput1_cols_c_empty_n,
    Q,
    ap_rst_n,
    xfMat2AXIvideo_U0_ap_done,
    start_once_reg,
    ap_start,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    CO,
    i_reg_2650,
    ap_rst_n_inv);
  output start_for_xfMat2AXIvideo_U0_full_n;
  output xfMat2AXIvideo_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output internal_empty_n_reg_2;
  output internal_full_n_reg_0;
  input ap_clk;
  input imgOutput1_rows_c_empty_n;
  input imgOutput1_cols_c_empty_n;
  input [0:0]Q;
  input ap_rst_n;
  input xfMat2AXIvideo_U0_ap_done;
  input start_once_reg;
  input ap_start;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]CO;
  input i_reg_2650;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire i_reg_2650;
  wire imgOutput1_cols_c_empty_n;
  wire imgOutput1_rows_c_empty_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_i_2__4_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_i_2__4_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire start_for_xfMat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire xfMat2AXIvideo_U0_ap_done;
  wire xfMat2AXIvideo_U0_ap_start;

  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(xfMat2AXIvideo_U0_ap_start),
        .I1(imgOutput1_rows_c_empty_n),
        .I2(imgOutput1_cols_c_empty_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_i_3
       (.I0(start_for_xfMat2AXIvideo_U0_full_n),
        .I1(start_once_reg),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(xfMat2AXIvideo_U0_ap_start),
        .I2(xfMat2AXIvideo_U0_ap_done),
        .I3(\mOutPtr[2]_i_2_n_0 ),
        .I4(internal_empty_n_i_2__4_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(xfMat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFD5FFD5D55555)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(xfMat2AXIvideo_U0_ap_done),
        .I2(xfMat2AXIvideo_U0_ap_start),
        .I3(internal_full_n_i_2__4_n_0),
        .I4(\mOutPtr[2]_i_2_n_0 ),
        .I5(start_for_xfMat2AXIvideo_U0_full_n),
        .O(internal_full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    internal_full_n_i_2__1
       (.I0(xfMat2AXIvideo_U0_ap_start),
        .I1(imgOutput1_cols_c_empty_n),
        .I2(Q),
        .I3(imgOutput1_rows_c_empty_n),
        .O(internal_empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    internal_full_n_i_2__2
       (.I0(xfMat2AXIvideo_U0_ap_start),
        .I1(imgOutput1_rows_c_empty_n),
        .I2(imgOutput1_cols_c_empty_n),
        .I3(Q),
        .O(internal_empty_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(start_for_xfMat2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA9AAAAA55655555)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_xfMat2AXIvideo_U0_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr[2]_i_2_n_0 ),
        .I2(CO),
        .I3(i_reg_2650),
        .I4(xfMat2AXIvideo_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr[2]_i_2_n_0 ),
        .I3(xfMat2AXIvideo_U0_ap_done),
        .I4(xfMat2AXIvideo_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mOutPtr[2]_i_2 
       (.I0(start_for_xfMat2AXIvideo_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xfMat2AXIvideo
   (p_dst_TVALID,
    i_reg_2650,
    CO,
    Q,
    xfMat2AXIvideo_U0_img_cols_read,
    xfMat2AXIvideo_U0_img_data_V_read,
    xfMat2AXIvideo_U0_ap_done,
    p_dst_TUSER,
    p_dst_TLAST,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    p_dst_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    imgOutput1_cols_c_empty_n,
    imgOutput1_rows_c_empty_n,
    xfMat2AXIvideo_U0_ap_start,
    p_dst_TREADY,
    imgOutput1_data_V_ch_empty_n,
    D,
    \rows_reg_246_reg[31]_0 ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 );
  output p_dst_TVALID;
  output i_reg_2650;
  output [0:0]CO;
  output [0:0]Q;
  output xfMat2AXIvideo_U0_img_cols_read;
  output xfMat2AXIvideo_U0_img_data_V_read;
  output xfMat2AXIvideo_U0_ap_done;
  output [0:0]p_dst_TUSER;
  output [0:0]p_dst_TLAST;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [7:0]p_dst_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input imgOutput1_cols_c_empty_n;
  input imgOutput1_rows_c_empty_n;
  input xfMat2AXIvideo_U0_ap_start;
  input p_dst_TREADY;
  input imgOutput1_data_V_ch_empty_n;
  input [31:0]D;
  input [31:0]\rows_reg_246_reg[31]_0 ;
  input [7:0]\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [7:0]\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_12_n_0 ;
  wire \ap_CS_fsm[3]_i_14_n_0 ;
  wire \ap_CS_fsm[3]_i_15_n_0 ;
  wire \ap_CS_fsm[3]_i_16_n_0 ;
  wire \ap_CS_fsm[3]_i_17_n_0 ;
  wire \ap_CS_fsm[3]_i_18_n_0 ;
  wire \ap_CS_fsm[3]_i_19_n_0 ;
  wire \ap_CS_fsm[3]_i_20_n_0 ;
  wire \ap_CS_fsm[3]_i_21_n_0 ;
  wire \ap_CS_fsm[3]_i_23_n_0 ;
  wire \ap_CS_fsm[3]_i_24_n_0 ;
  wire \ap_CS_fsm[3]_i_25_n_0 ;
  wire \ap_CS_fsm[3]_i_26_n_0 ;
  wire \ap_CS_fsm[3]_i_27_n_0 ;
  wire \ap_CS_fsm[3]_i_28_n_0 ;
  wire \ap_CS_fsm[3]_i_29_n_0 ;
  wire \ap_CS_fsm[3]_i_30_n_0 ;
  wire \ap_CS_fsm[3]_i_31_n_0 ;
  wire \ap_CS_fsm[3]_i_32_n_0 ;
  wire \ap_CS_fsm[3]_i_33_n_0 ;
  wire \ap_CS_fsm[3]_i_34_n_0 ;
  wire \ap_CS_fsm[3]_i_35_n_0 ;
  wire \ap_CS_fsm[3]_i_36_n_0 ;
  wire \ap_CS_fsm[3]_i_37_n_0 ;
  wire \ap_CS_fsm[3]_i_38_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_fu_225_p2;
  wire axi_last_V_reg_279;
  wire \axi_last_V_reg_279[0]_i_10_n_0 ;
  wire \axi_last_V_reg_279[0]_i_11_n_0 ;
  wire \axi_last_V_reg_279[0]_i_12_n_0 ;
  wire \axi_last_V_reg_279[0]_i_13_n_0 ;
  wire \axi_last_V_reg_279[0]_i_14_n_0 ;
  wire \axi_last_V_reg_279[0]_i_15_n_0 ;
  wire \axi_last_V_reg_279[0]_i_1_n_0 ;
  wire \axi_last_V_reg_279[0]_i_4_n_0 ;
  wire \axi_last_V_reg_279[0]_i_5_n_0 ;
  wire \axi_last_V_reg_279[0]_i_6_n_0 ;
  wire \axi_last_V_reg_279[0]_i_8_n_0 ;
  wire \axi_last_V_reg_279[0]_i_9_n_0 ;
  wire \axi_last_V_reg_279_reg[0]_i_2_n_2 ;
  wire \axi_last_V_reg_279_reg[0]_i_2_n_3 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_0 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_1 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_2 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_3 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_0 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_1 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_2 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_3 ;
  wire [31:0]cols_reg_251;
  wire [30:0]i_fu_204_p2;
  wire i_i_reg_162;
  wire \i_i_reg_162_reg_n_0_[0] ;
  wire \i_i_reg_162_reg_n_0_[10] ;
  wire \i_i_reg_162_reg_n_0_[11] ;
  wire \i_i_reg_162_reg_n_0_[12] ;
  wire \i_i_reg_162_reg_n_0_[13] ;
  wire \i_i_reg_162_reg_n_0_[14] ;
  wire \i_i_reg_162_reg_n_0_[15] ;
  wire \i_i_reg_162_reg_n_0_[16] ;
  wire \i_i_reg_162_reg_n_0_[17] ;
  wire \i_i_reg_162_reg_n_0_[18] ;
  wire \i_i_reg_162_reg_n_0_[19] ;
  wire \i_i_reg_162_reg_n_0_[1] ;
  wire \i_i_reg_162_reg_n_0_[20] ;
  wire \i_i_reg_162_reg_n_0_[21] ;
  wire \i_i_reg_162_reg_n_0_[22] ;
  wire \i_i_reg_162_reg_n_0_[23] ;
  wire \i_i_reg_162_reg_n_0_[24] ;
  wire \i_i_reg_162_reg_n_0_[25] ;
  wire \i_i_reg_162_reg_n_0_[26] ;
  wire \i_i_reg_162_reg_n_0_[27] ;
  wire \i_i_reg_162_reg_n_0_[28] ;
  wire \i_i_reg_162_reg_n_0_[29] ;
  wire \i_i_reg_162_reg_n_0_[2] ;
  wire \i_i_reg_162_reg_n_0_[30] ;
  wire \i_i_reg_162_reg_n_0_[3] ;
  wire \i_i_reg_162_reg_n_0_[4] ;
  wire \i_i_reg_162_reg_n_0_[5] ;
  wire \i_i_reg_162_reg_n_0_[6] ;
  wire \i_i_reg_162_reg_n_0_[7] ;
  wire \i_i_reg_162_reg_n_0_[8] ;
  wire \i_i_reg_162_reg_n_0_[9] ;
  wire [30:0]i_reg_265;
  wire i_reg_2650;
  wire \i_reg_265[30]_i_3_n_0 ;
  wire \i_reg_265_reg[12]_i_1_n_0 ;
  wire \i_reg_265_reg[12]_i_1_n_1 ;
  wire \i_reg_265_reg[12]_i_1_n_2 ;
  wire \i_reg_265_reg[12]_i_1_n_3 ;
  wire \i_reg_265_reg[16]_i_1_n_0 ;
  wire \i_reg_265_reg[16]_i_1_n_1 ;
  wire \i_reg_265_reg[16]_i_1_n_2 ;
  wire \i_reg_265_reg[16]_i_1_n_3 ;
  wire \i_reg_265_reg[20]_i_1_n_0 ;
  wire \i_reg_265_reg[20]_i_1_n_1 ;
  wire \i_reg_265_reg[20]_i_1_n_2 ;
  wire \i_reg_265_reg[20]_i_1_n_3 ;
  wire \i_reg_265_reg[24]_i_1_n_0 ;
  wire \i_reg_265_reg[24]_i_1_n_1 ;
  wire \i_reg_265_reg[24]_i_1_n_2 ;
  wire \i_reg_265_reg[24]_i_1_n_3 ;
  wire \i_reg_265_reg[28]_i_1_n_0 ;
  wire \i_reg_265_reg[28]_i_1_n_1 ;
  wire \i_reg_265_reg[28]_i_1_n_2 ;
  wire \i_reg_265_reg[28]_i_1_n_3 ;
  wire \i_reg_265_reg[30]_i_2_n_3 ;
  wire \i_reg_265_reg[4]_i_1_n_0 ;
  wire \i_reg_265_reg[4]_i_1_n_1 ;
  wire \i_reg_265_reg[4]_i_1_n_2 ;
  wire \i_reg_265_reg[4]_i_1_n_3 ;
  wire \i_reg_265_reg[8]_i_1_n_0 ;
  wire \i_reg_265_reg[8]_i_1_n_1 ;
  wire \i_reg_265_reg[8]_i_1_n_2 ;
  wire \i_reg_265_reg[8]_i_1_n_3 ;
  wire imgOutput1_cols_c_empty_n;
  wire imgOutput1_data_V_ch_empty_n;
  wire imgOutput1_rows_c_empty_n;
  wire \int_isr[0]_i_10_n_0 ;
  wire \int_isr[0]_i_11_n_0 ;
  wire \int_isr[0]_i_12_n_0 ;
  wire \int_isr[0]_i_14_n_0 ;
  wire \int_isr[0]_i_15_n_0 ;
  wire \int_isr[0]_i_16_n_0 ;
  wire \int_isr[0]_i_17_n_0 ;
  wire \int_isr[0]_i_18_n_0 ;
  wire \int_isr[0]_i_19_n_0 ;
  wire \int_isr[0]_i_20_n_0 ;
  wire \int_isr[0]_i_21_n_0 ;
  wire \int_isr[0]_i_23_n_0 ;
  wire \int_isr[0]_i_24_n_0 ;
  wire \int_isr[0]_i_25_n_0 ;
  wire \int_isr[0]_i_26_n_0 ;
  wire \int_isr[0]_i_27_n_0 ;
  wire \int_isr[0]_i_28_n_0 ;
  wire \int_isr[0]_i_29_n_0 ;
  wire \int_isr[0]_i_30_n_0 ;
  wire \int_isr[0]_i_31_n_0 ;
  wire \int_isr[0]_i_32_n_0 ;
  wire \int_isr[0]_i_33_n_0 ;
  wire \int_isr[0]_i_34_n_0 ;
  wire \int_isr[0]_i_35_n_0 ;
  wire \int_isr[0]_i_36_n_0 ;
  wire \int_isr[0]_i_37_n_0 ;
  wire \int_isr[0]_i_38_n_0 ;
  wire \int_isr[0]_i_5_n_0 ;
  wire \int_isr[0]_i_6_n_0 ;
  wire \int_isr[0]_i_7_n_0 ;
  wire \int_isr[0]_i_8_n_0 ;
  wire \int_isr[0]_i_9_n_0 ;
  wire \int_isr_reg[0]_i_13_n_0 ;
  wire \int_isr_reg[0]_i_13_n_1 ;
  wire \int_isr_reg[0]_i_13_n_2 ;
  wire \int_isr_reg[0]_i_13_n_3 ;
  wire \int_isr_reg[0]_i_22_n_0 ;
  wire \int_isr_reg[0]_i_22_n_1 ;
  wire \int_isr_reg[0]_i_22_n_2 ;
  wire \int_isr_reg[0]_i_22_n_3 ;
  wire \int_isr_reg[0]_i_3_n_1 ;
  wire \int_isr_reg[0]_i_3_n_2 ;
  wire \int_isr_reg[0]_i_3_n_3 ;
  wire \int_isr_reg[0]_i_4_n_0 ;
  wire \int_isr_reg[0]_i_4_n_1 ;
  wire \int_isr_reg[0]_i_4_n_2 ;
  wire \int_isr_reg[0]_i_4_n_3 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire j_i_reg_173;
  wire j_i_reg_1730;
  wire \j_i_reg_173[0]_i_4_n_0 ;
  wire [30:0]j_i_reg_173_reg;
  wire \j_i_reg_173_reg[0]_i_3_n_0 ;
  wire \j_i_reg_173_reg[0]_i_3_n_1 ;
  wire \j_i_reg_173_reg[0]_i_3_n_2 ;
  wire \j_i_reg_173_reg[0]_i_3_n_3 ;
  wire \j_i_reg_173_reg[0]_i_3_n_4 ;
  wire \j_i_reg_173_reg[0]_i_3_n_5 ;
  wire \j_i_reg_173_reg[0]_i_3_n_6 ;
  wire \j_i_reg_173_reg[0]_i_3_n_7 ;
  wire \j_i_reg_173_reg[12]_i_1_n_0 ;
  wire \j_i_reg_173_reg[12]_i_1_n_1 ;
  wire \j_i_reg_173_reg[12]_i_1_n_2 ;
  wire \j_i_reg_173_reg[12]_i_1_n_3 ;
  wire \j_i_reg_173_reg[12]_i_1_n_4 ;
  wire \j_i_reg_173_reg[12]_i_1_n_5 ;
  wire \j_i_reg_173_reg[12]_i_1_n_6 ;
  wire \j_i_reg_173_reg[12]_i_1_n_7 ;
  wire \j_i_reg_173_reg[16]_i_1_n_0 ;
  wire \j_i_reg_173_reg[16]_i_1_n_1 ;
  wire \j_i_reg_173_reg[16]_i_1_n_2 ;
  wire \j_i_reg_173_reg[16]_i_1_n_3 ;
  wire \j_i_reg_173_reg[16]_i_1_n_4 ;
  wire \j_i_reg_173_reg[16]_i_1_n_5 ;
  wire \j_i_reg_173_reg[16]_i_1_n_6 ;
  wire \j_i_reg_173_reg[16]_i_1_n_7 ;
  wire \j_i_reg_173_reg[20]_i_1_n_0 ;
  wire \j_i_reg_173_reg[20]_i_1_n_1 ;
  wire \j_i_reg_173_reg[20]_i_1_n_2 ;
  wire \j_i_reg_173_reg[20]_i_1_n_3 ;
  wire \j_i_reg_173_reg[20]_i_1_n_4 ;
  wire \j_i_reg_173_reg[20]_i_1_n_5 ;
  wire \j_i_reg_173_reg[20]_i_1_n_6 ;
  wire \j_i_reg_173_reg[20]_i_1_n_7 ;
  wire \j_i_reg_173_reg[24]_i_1_n_0 ;
  wire \j_i_reg_173_reg[24]_i_1_n_1 ;
  wire \j_i_reg_173_reg[24]_i_1_n_2 ;
  wire \j_i_reg_173_reg[24]_i_1_n_3 ;
  wire \j_i_reg_173_reg[24]_i_1_n_4 ;
  wire \j_i_reg_173_reg[24]_i_1_n_5 ;
  wire \j_i_reg_173_reg[24]_i_1_n_6 ;
  wire \j_i_reg_173_reg[24]_i_1_n_7 ;
  wire \j_i_reg_173_reg[28]_i_1_n_2 ;
  wire \j_i_reg_173_reg[28]_i_1_n_3 ;
  wire \j_i_reg_173_reg[28]_i_1_n_5 ;
  wire \j_i_reg_173_reg[28]_i_1_n_6 ;
  wire \j_i_reg_173_reg[28]_i_1_n_7 ;
  wire \j_i_reg_173_reg[4]_i_1_n_0 ;
  wire \j_i_reg_173_reg[4]_i_1_n_1 ;
  wire \j_i_reg_173_reg[4]_i_1_n_2 ;
  wire \j_i_reg_173_reg[4]_i_1_n_3 ;
  wire \j_i_reg_173_reg[4]_i_1_n_4 ;
  wire \j_i_reg_173_reg[4]_i_1_n_5 ;
  wire \j_i_reg_173_reg[4]_i_1_n_6 ;
  wire \j_i_reg_173_reg[4]_i_1_n_7 ;
  wire \j_i_reg_173_reg[8]_i_1_n_0 ;
  wire \j_i_reg_173_reg[8]_i_1_n_1 ;
  wire \j_i_reg_173_reg[8]_i_1_n_2 ;
  wire \j_i_reg_173_reg[8]_i_1_n_3 ;
  wire \j_i_reg_173_reg[8]_i_1_n_4 ;
  wire \j_i_reg_173_reg[8]_i_1_n_5 ;
  wire \j_i_reg_173_reg[8]_i_1_n_6 ;
  wire \j_i_reg_173_reg[8]_i_1_n_7 ;
  wire [7:0]p_dst_TDATA;
  wire [0:0]p_dst_TLAST;
  wire p_dst_TREADY;
  wire [0:0]p_dst_TUSER;
  wire p_dst_TVALID;
  wire [31:0]rows_reg_246;
  wire [31:0]\rows_reg_246_reg[31]_0 ;
  wire [31:0]tmp_22_i_fu_184_p2;
  wire [31:0]tmp_22_i_reg_256;
  wire \tmp_22_i_reg_256[12]_i_2_n_0 ;
  wire \tmp_22_i_reg_256[12]_i_3_n_0 ;
  wire \tmp_22_i_reg_256[12]_i_4_n_0 ;
  wire \tmp_22_i_reg_256[12]_i_5_n_0 ;
  wire \tmp_22_i_reg_256[16]_i_2_n_0 ;
  wire \tmp_22_i_reg_256[16]_i_3_n_0 ;
  wire \tmp_22_i_reg_256[16]_i_4_n_0 ;
  wire \tmp_22_i_reg_256[16]_i_5_n_0 ;
  wire \tmp_22_i_reg_256[20]_i_2_n_0 ;
  wire \tmp_22_i_reg_256[20]_i_3_n_0 ;
  wire \tmp_22_i_reg_256[20]_i_4_n_0 ;
  wire \tmp_22_i_reg_256[20]_i_5_n_0 ;
  wire \tmp_22_i_reg_256[24]_i_2_n_0 ;
  wire \tmp_22_i_reg_256[24]_i_3_n_0 ;
  wire \tmp_22_i_reg_256[24]_i_4_n_0 ;
  wire \tmp_22_i_reg_256[24]_i_5_n_0 ;
  wire \tmp_22_i_reg_256[28]_i_2_n_0 ;
  wire \tmp_22_i_reg_256[28]_i_3_n_0 ;
  wire \tmp_22_i_reg_256[28]_i_4_n_0 ;
  wire \tmp_22_i_reg_256[28]_i_5_n_0 ;
  wire \tmp_22_i_reg_256[31]_i_2_n_0 ;
  wire \tmp_22_i_reg_256[31]_i_3_n_0 ;
  wire \tmp_22_i_reg_256[31]_i_4_n_0 ;
  wire \tmp_22_i_reg_256[4]_i_2_n_0 ;
  wire \tmp_22_i_reg_256[4]_i_3_n_0 ;
  wire \tmp_22_i_reg_256[4]_i_4_n_0 ;
  wire \tmp_22_i_reg_256[4]_i_5_n_0 ;
  wire \tmp_22_i_reg_256[8]_i_2_n_0 ;
  wire \tmp_22_i_reg_256[8]_i_3_n_0 ;
  wire \tmp_22_i_reg_256[8]_i_4_n_0 ;
  wire \tmp_22_i_reg_256[8]_i_5_n_0 ;
  wire \tmp_22_i_reg_256_reg[12]_i_1_n_0 ;
  wire \tmp_22_i_reg_256_reg[12]_i_1_n_1 ;
  wire \tmp_22_i_reg_256_reg[12]_i_1_n_2 ;
  wire \tmp_22_i_reg_256_reg[12]_i_1_n_3 ;
  wire \tmp_22_i_reg_256_reg[16]_i_1_n_0 ;
  wire \tmp_22_i_reg_256_reg[16]_i_1_n_1 ;
  wire \tmp_22_i_reg_256_reg[16]_i_1_n_2 ;
  wire \tmp_22_i_reg_256_reg[16]_i_1_n_3 ;
  wire \tmp_22_i_reg_256_reg[20]_i_1_n_0 ;
  wire \tmp_22_i_reg_256_reg[20]_i_1_n_1 ;
  wire \tmp_22_i_reg_256_reg[20]_i_1_n_2 ;
  wire \tmp_22_i_reg_256_reg[20]_i_1_n_3 ;
  wire \tmp_22_i_reg_256_reg[24]_i_1_n_0 ;
  wire \tmp_22_i_reg_256_reg[24]_i_1_n_1 ;
  wire \tmp_22_i_reg_256_reg[24]_i_1_n_2 ;
  wire \tmp_22_i_reg_256_reg[24]_i_1_n_3 ;
  wire \tmp_22_i_reg_256_reg[28]_i_1_n_0 ;
  wire \tmp_22_i_reg_256_reg[28]_i_1_n_1 ;
  wire \tmp_22_i_reg_256_reg[28]_i_1_n_2 ;
  wire \tmp_22_i_reg_256_reg[28]_i_1_n_3 ;
  wire \tmp_22_i_reg_256_reg[31]_i_1_n_2 ;
  wire \tmp_22_i_reg_256_reg[31]_i_1_n_3 ;
  wire \tmp_22_i_reg_256_reg[4]_i_1_n_0 ;
  wire \tmp_22_i_reg_256_reg[4]_i_1_n_1 ;
  wire \tmp_22_i_reg_256_reg[4]_i_1_n_2 ;
  wire \tmp_22_i_reg_256_reg[4]_i_1_n_3 ;
  wire \tmp_22_i_reg_256_reg[8]_i_1_n_0 ;
  wire \tmp_22_i_reg_256_reg[8]_i_1_n_1 ;
  wire \tmp_22_i_reg_256_reg[8]_i_1_n_2 ;
  wire \tmp_22_i_reg_256_reg[8]_i_1_n_3 ;
  wire tmp_24_i_fu_214_p2;
  wire tmp_24_i_reg_270;
  wire \tmp_24_i_reg_270[0]_i_1_n_0 ;
  wire tmp_24_i_reg_270_pp0_iter1_reg;
  wire \tmp_24_i_reg_270_pp0_iter1_reg[0]_i_1_n_0 ;
  wire tmp_user_V_fu_110;
  wire \tmp_user_V_fu_110[0]_i_1_n_0 ;
  wire xfMat2AXIvideo_U0_ap_done;
  wire xfMat2AXIvideo_U0_ap_start;
  wire xfMat2AXIvideo_U0_img_cols_read;
  wire xfMat2AXIvideo_U0_img_data_V_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_axi_last_V_reg_279_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_279_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_279_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_279_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_265_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_265_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_j_i_reg_173_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_i_reg_173_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_22_i_reg_256_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_22_i_reg_256_reg[31]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \AXI_video_strm_V_data_V_1_payload_B[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 [7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(p_dst_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(xfMat2AXIvideo_U0_img_data_V_read),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(p_dst_TREADY),
        .I1(xfMat2AXIvideo_U0_img_data_V_read),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(xfMat2AXIvideo_U0_img_data_V_read),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I3(p_dst_TREADY),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(xfMat2AXIvideo_U0_img_data_V_read),
        .I2(p_dst_TREADY),
        .I3(p_dst_TVALID),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_24_i_reg_270),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(xfMat2AXIvideo_U0_img_data_V_read));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(p_dst_TVALID),
        .I1(p_dst_TREADY),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(p_dst_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(xfMat2AXIvideo_U0_img_data_V_read),
        .I2(p_dst_TREADY),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(p_dst_TREADY),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I1(xfMat2AXIvideo_U0_img_data_V_read),
        .I2(p_dst_TREADY),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(p_dst_TREADY),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_279),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_279),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(p_dst_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(xfMat2AXIvideo_U0_img_data_V_read),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(p_dst_TREADY),
        .I1(xfMat2AXIvideo_U0_img_data_V_read),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(xfMat2AXIvideo_U0_img_data_V_read),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I3(p_dst_TREADY),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(xfMat2AXIvideo_U0_img_data_V_read),
        .I2(p_dst_TREADY),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(p_dst_TREADY),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_110),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_110),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(p_dst_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(xfMat2AXIvideo_U0_img_data_V_read),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(p_dst_TREADY),
        .I1(xfMat2AXIvideo_U0_img_data_V_read),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(xfMat2AXIvideo_U0_img_data_V_read),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I3(p_dst_TREADY),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFF080808)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(i_reg_2650),
        .I1(ap_CS_fsm_state2),
        .I2(CO),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state6),
        .I1(xfMat2AXIvideo_U0_img_cols_read),
        .I2(i_reg_2650),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFC8C8C8C8C8C8C8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(i_reg_2650),
        .I4(CO),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hAAEF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_24_i_fu_214_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(j_i_reg_173_reg[29]),
        .I1(cols_reg_251[29]),
        .I2(j_i_reg_173_reg[28]),
        .I3(cols_reg_251[28]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(j_i_reg_173_reg[27]),
        .I1(cols_reg_251[27]),
        .I2(j_i_reg_173_reg[26]),
        .I3(cols_reg_251[26]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(j_i_reg_173_reg[25]),
        .I1(cols_reg_251[25]),
        .I2(j_i_reg_173_reg[24]),
        .I3(cols_reg_251[24]),
        .O(\ap_CS_fsm[3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(cols_reg_251[23]),
        .I1(j_i_reg_173_reg[23]),
        .I2(cols_reg_251[22]),
        .I3(j_i_reg_173_reg[22]),
        .O(\ap_CS_fsm[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(cols_reg_251[21]),
        .I1(j_i_reg_173_reg[21]),
        .I2(cols_reg_251[20]),
        .I3(j_i_reg_173_reg[20]),
        .O(\ap_CS_fsm[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(cols_reg_251[19]),
        .I1(j_i_reg_173_reg[19]),
        .I2(cols_reg_251[18]),
        .I3(j_i_reg_173_reg[18]),
        .O(\ap_CS_fsm[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(cols_reg_251[17]),
        .I1(j_i_reg_173_reg[17]),
        .I2(cols_reg_251[16]),
        .I3(j_i_reg_173_reg[16]),
        .O(\ap_CS_fsm[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(j_i_reg_173_reg[23]),
        .I1(cols_reg_251[23]),
        .I2(j_i_reg_173_reg[22]),
        .I3(cols_reg_251[22]),
        .O(\ap_CS_fsm[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(j_i_reg_173_reg[21]),
        .I1(cols_reg_251[21]),
        .I2(j_i_reg_173_reg[20]),
        .I3(cols_reg_251[20]),
        .O(\ap_CS_fsm[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000AE0000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_24_i_fu_214_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(j_i_reg_173_reg[19]),
        .I1(cols_reg_251[19]),
        .I2(j_i_reg_173_reg[18]),
        .I3(cols_reg_251[18]),
        .O(\ap_CS_fsm[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_21 
       (.I0(j_i_reg_173_reg[17]),
        .I1(cols_reg_251[17]),
        .I2(j_i_reg_173_reg[16]),
        .I3(cols_reg_251[16]),
        .O(\ap_CS_fsm[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(cols_reg_251[15]),
        .I1(j_i_reg_173_reg[15]),
        .I2(cols_reg_251[14]),
        .I3(j_i_reg_173_reg[14]),
        .O(\ap_CS_fsm[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(cols_reg_251[13]),
        .I1(j_i_reg_173_reg[13]),
        .I2(cols_reg_251[12]),
        .I3(j_i_reg_173_reg[12]),
        .O(\ap_CS_fsm[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(cols_reg_251[11]),
        .I1(j_i_reg_173_reg[11]),
        .I2(cols_reg_251[10]),
        .I3(j_i_reg_173_reg[10]),
        .O(\ap_CS_fsm[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(cols_reg_251[9]),
        .I1(j_i_reg_173_reg[9]),
        .I2(cols_reg_251[8]),
        .I3(j_i_reg_173_reg[8]),
        .O(\ap_CS_fsm[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(j_i_reg_173_reg[15]),
        .I1(cols_reg_251[15]),
        .I2(j_i_reg_173_reg[14]),
        .I3(cols_reg_251[14]),
        .O(\ap_CS_fsm[3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(j_i_reg_173_reg[13]),
        .I1(cols_reg_251[13]),
        .I2(j_i_reg_173_reg[12]),
        .I3(cols_reg_251[12]),
        .O(\ap_CS_fsm[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(j_i_reg_173_reg[11]),
        .I1(cols_reg_251[11]),
        .I2(j_i_reg_173_reg[10]),
        .I3(cols_reg_251[10]),
        .O(\ap_CS_fsm[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FFC0C0C0)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(imgOutput1_data_V_ch_empty_n),
        .I1(tmp_24_i_reg_270),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_24_i_reg_270_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(AXI_video_strm_V_data_V_1_ack_in),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(j_i_reg_173_reg[9]),
        .I1(cols_reg_251[9]),
        .I2(j_i_reg_173_reg[8]),
        .I3(cols_reg_251[8]),
        .O(\ap_CS_fsm[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(cols_reg_251[7]),
        .I1(j_i_reg_173_reg[7]),
        .I2(cols_reg_251[6]),
        .I3(j_i_reg_173_reg[6]),
        .O(\ap_CS_fsm[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(cols_reg_251[5]),
        .I1(j_i_reg_173_reg[5]),
        .I2(cols_reg_251[4]),
        .I3(j_i_reg_173_reg[4]),
        .O(\ap_CS_fsm[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(cols_reg_251[3]),
        .I1(j_i_reg_173_reg[3]),
        .I2(cols_reg_251[2]),
        .I3(j_i_reg_173_reg[2]),
        .O(\ap_CS_fsm[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(cols_reg_251[1]),
        .I1(j_i_reg_173_reg[1]),
        .I2(cols_reg_251[0]),
        .I3(j_i_reg_173_reg[0]),
        .O(\ap_CS_fsm[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(j_i_reg_173_reg[7]),
        .I1(cols_reg_251[7]),
        .I2(j_i_reg_173_reg[6]),
        .I3(cols_reg_251[6]),
        .O(\ap_CS_fsm[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(j_i_reg_173_reg[5]),
        .I1(cols_reg_251[5]),
        .I2(j_i_reg_173_reg[4]),
        .I3(cols_reg_251[4]),
        .O(\ap_CS_fsm[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(j_i_reg_173_reg[3]),
        .I1(cols_reg_251[3]),
        .I2(j_i_reg_173_reg[2]),
        .I3(cols_reg_251[2]),
        .O(\ap_CS_fsm[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_38 
       (.I0(cols_reg_251[0]),
        .I1(j_i_reg_173_reg[0]),
        .I2(j_i_reg_173_reg[1]),
        .I3(cols_reg_251[1]),
        .O(\ap_CS_fsm[3]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(cols_reg_251[31]),
        .I1(cols_reg_251[30]),
        .I2(j_i_reg_173_reg[30]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(cols_reg_251[29]),
        .I1(j_i_reg_173_reg[29]),
        .I2(cols_reg_251[28]),
        .I3(j_i_reg_173_reg[28]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(cols_reg_251[27]),
        .I1(j_i_reg_173_reg[27]),
        .I2(cols_reg_251[26]),
        .I3(j_i_reg_173_reg[26]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(cols_reg_251[25]),
        .I1(j_i_reg_173_reg[25]),
        .I2(cols_reg_251[24]),
        .I3(j_i_reg_173_reg[24]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(j_i_reg_173_reg[30]),
        .I1(cols_reg_251[30]),
        .I2(cols_reg_251[31]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_13 
       (.CI(\ap_CS_fsm_reg[3]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_13_n_0 ,\ap_CS_fsm_reg[3]_i_13_n_1 ,\ap_CS_fsm_reg[3]_i_13_n_2 ,\ap_CS_fsm_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_23_n_0 ,\ap_CS_fsm[3]_i_24_n_0 ,\ap_CS_fsm[3]_i_25_n_0 ,\ap_CS_fsm[3]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_27_n_0 ,\ap_CS_fsm[3]_i_28_n_0 ,\ap_CS_fsm[3]_i_29_n_0 ,\ap_CS_fsm[3]_i_30_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_0 ),
        .CO({tmp_24_i_fu_214_p2,\ap_CS_fsm_reg[3]_i_2_n_1 ,\ap_CS_fsm_reg[3]_i_2_n_2 ,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 ,\ap_CS_fsm[3]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 ,\ap_CS_fsm[3]_i_11_n_0 ,\ap_CS_fsm[3]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_22_n_0 ,\ap_CS_fsm_reg[3]_i_22_n_1 ,\ap_CS_fsm_reg[3]_i_22_n_2 ,\ap_CS_fsm_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_31_n_0 ,\ap_CS_fsm[3]_i_32_n_0 ,\ap_CS_fsm[3]_i_33_n_0 ,\ap_CS_fsm[3]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_35_n_0 ,\ap_CS_fsm[3]_i_36_n_0 ,\ap_CS_fsm[3]_i_37_n_0 ,\ap_CS_fsm[3]_i_38_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(\ap_CS_fsm_reg[3]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_0 ,\ap_CS_fsm_reg[3]_i_4_n_1 ,\ap_CS_fsm_reg[3]_i_4_n_2 ,\ap_CS_fsm_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_14_n_0 ,\ap_CS_fsm[3]_i_15_n_0 ,\ap_CS_fsm[3]_i_16_n_0 ,\ap_CS_fsm[3]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_18_n_0 ,\ap_CS_fsm[3]_i_19_n_0 ,\ap_CS_fsm[3]_i_20_n_0 ,\ap_CS_fsm[3]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'hA888A888A8880000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(CO),
        .I3(i_reg_2650),
        .I4(tmp_24_i_fu_214_p2),
        .I5(ap_enable_reg_pp0_iter0_i_2__0_n_0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(tmp_24_i_fu_214_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(i_reg_2650),
        .I5(CO),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \axi_last_V_reg_279[0]_i_1 
       (.I0(axi_last_V_reg_279),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_24_i_fu_214_p2),
        .I4(axi_last_V_fu_225_p2),
        .O(\axi_last_V_reg_279[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_10 
       (.I0(j_i_reg_173_reg[15]),
        .I1(tmp_22_i_reg_256[15]),
        .I2(tmp_22_i_reg_256[17]),
        .I3(j_i_reg_173_reg[17]),
        .I4(j_i_reg_173_reg[16]),
        .I5(tmp_22_i_reg_256[16]),
        .O(\axi_last_V_reg_279[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_11 
       (.I0(j_i_reg_173_reg[12]),
        .I1(tmp_22_i_reg_256[12]),
        .I2(tmp_22_i_reg_256[13]),
        .I3(j_i_reg_173_reg[13]),
        .I4(j_i_reg_173_reg[14]),
        .I5(tmp_22_i_reg_256[14]),
        .O(\axi_last_V_reg_279[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_12 
       (.I0(j_i_reg_173_reg[9]),
        .I1(tmp_22_i_reg_256[9]),
        .I2(tmp_22_i_reg_256[11]),
        .I3(j_i_reg_173_reg[11]),
        .I4(j_i_reg_173_reg[10]),
        .I5(tmp_22_i_reg_256[10]),
        .O(\axi_last_V_reg_279[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_13 
       (.I0(j_i_reg_173_reg[6]),
        .I1(tmp_22_i_reg_256[6]),
        .I2(tmp_22_i_reg_256[7]),
        .I3(j_i_reg_173_reg[7]),
        .I4(j_i_reg_173_reg[8]),
        .I5(tmp_22_i_reg_256[8]),
        .O(\axi_last_V_reg_279[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_14 
       (.I0(j_i_reg_173_reg[3]),
        .I1(tmp_22_i_reg_256[3]),
        .I2(tmp_22_i_reg_256[5]),
        .I3(j_i_reg_173_reg[5]),
        .I4(j_i_reg_173_reg[4]),
        .I5(tmp_22_i_reg_256[4]),
        .O(\axi_last_V_reg_279[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_15 
       (.I0(j_i_reg_173_reg[0]),
        .I1(tmp_22_i_reg_256[0]),
        .I2(tmp_22_i_reg_256[1]),
        .I3(j_i_reg_173_reg[1]),
        .I4(j_i_reg_173_reg[2]),
        .I5(tmp_22_i_reg_256[2]),
        .O(\axi_last_V_reg_279[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \axi_last_V_reg_279[0]_i_4 
       (.I0(tmp_22_i_reg_256[30]),
        .I1(tmp_22_i_reg_256[31]),
        .I2(j_i_reg_173_reg[30]),
        .O(\axi_last_V_reg_279[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_5 
       (.I0(j_i_reg_173_reg[27]),
        .I1(tmp_22_i_reg_256[27]),
        .I2(tmp_22_i_reg_256[29]),
        .I3(j_i_reg_173_reg[29]),
        .I4(j_i_reg_173_reg[28]),
        .I5(tmp_22_i_reg_256[28]),
        .O(\axi_last_V_reg_279[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_6 
       (.I0(j_i_reg_173_reg[24]),
        .I1(tmp_22_i_reg_256[24]),
        .I2(tmp_22_i_reg_256[25]),
        .I3(j_i_reg_173_reg[25]),
        .I4(j_i_reg_173_reg[26]),
        .I5(tmp_22_i_reg_256[26]),
        .O(\axi_last_V_reg_279[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_8 
       (.I0(j_i_reg_173_reg[21]),
        .I1(tmp_22_i_reg_256[21]),
        .I2(tmp_22_i_reg_256[23]),
        .I3(j_i_reg_173_reg[23]),
        .I4(j_i_reg_173_reg[22]),
        .I5(tmp_22_i_reg_256[22]),
        .O(\axi_last_V_reg_279[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_9 
       (.I0(j_i_reg_173_reg[18]),
        .I1(tmp_22_i_reg_256[18]),
        .I2(tmp_22_i_reg_256[19]),
        .I3(j_i_reg_173_reg[19]),
        .I4(j_i_reg_173_reg[20]),
        .I5(tmp_22_i_reg_256[20]),
        .O(\axi_last_V_reg_279[0]_i_9_n_0 ));
  FDRE \axi_last_V_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_279[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_279),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_279_reg[0]_i_2 
       (.CI(\axi_last_V_reg_279_reg[0]_i_3_n_0 ),
        .CO({\NLW_axi_last_V_reg_279_reg[0]_i_2_CO_UNCONNECTED [3],axi_last_V_fu_225_p2,\axi_last_V_reg_279_reg[0]_i_2_n_2 ,\axi_last_V_reg_279_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_279_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\axi_last_V_reg_279[0]_i_4_n_0 ,\axi_last_V_reg_279[0]_i_5_n_0 ,\axi_last_V_reg_279[0]_i_6_n_0 }));
  CARRY4 \axi_last_V_reg_279_reg[0]_i_3 
       (.CI(\axi_last_V_reg_279_reg[0]_i_7_n_0 ),
        .CO({\axi_last_V_reg_279_reg[0]_i_3_n_0 ,\axi_last_V_reg_279_reg[0]_i_3_n_1 ,\axi_last_V_reg_279_reg[0]_i_3_n_2 ,\axi_last_V_reg_279_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_279_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_279[0]_i_8_n_0 ,\axi_last_V_reg_279[0]_i_9_n_0 ,\axi_last_V_reg_279[0]_i_10_n_0 ,\axi_last_V_reg_279[0]_i_11_n_0 }));
  CARRY4 \axi_last_V_reg_279_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_279_reg[0]_i_7_n_0 ,\axi_last_V_reg_279_reg[0]_i_7_n_1 ,\axi_last_V_reg_279_reg[0]_i_7_n_2 ,\axi_last_V_reg_279_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_279_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_279[0]_i_12_n_0 ,\axi_last_V_reg_279[0]_i_13_n_0 ,\axi_last_V_reg_279[0]_i_14_n_0 ,\axi_last_V_reg_279[0]_i_15_n_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_reg_251[31]_i_1 
       (.I0(Q),
        .I1(imgOutput1_cols_c_empty_n),
        .I2(imgOutput1_rows_c_empty_n),
        .I3(xfMat2AXIvideo_U0_ap_start),
        .O(xfMat2AXIvideo_U0_img_cols_read));
  FDRE \cols_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[0]),
        .Q(cols_reg_251[0]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[10] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[10]),
        .Q(cols_reg_251[10]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[11] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[11]),
        .Q(cols_reg_251[11]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[12] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[12]),
        .Q(cols_reg_251[12]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[13] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[13]),
        .Q(cols_reg_251[13]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[14] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[14]),
        .Q(cols_reg_251[14]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[15] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[15]),
        .Q(cols_reg_251[15]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[16] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[16]),
        .Q(cols_reg_251[16]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[17] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[17]),
        .Q(cols_reg_251[17]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[18] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[18]),
        .Q(cols_reg_251[18]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[19] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[19]),
        .Q(cols_reg_251[19]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[1]),
        .Q(cols_reg_251[1]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[20] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[20]),
        .Q(cols_reg_251[20]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[21] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[21]),
        .Q(cols_reg_251[21]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[22] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[22]),
        .Q(cols_reg_251[22]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[23] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[23]),
        .Q(cols_reg_251[23]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[24] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[24]),
        .Q(cols_reg_251[24]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[25] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[25]),
        .Q(cols_reg_251[25]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[26] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[26]),
        .Q(cols_reg_251[26]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[27] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[27]),
        .Q(cols_reg_251[27]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[28] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[28]),
        .Q(cols_reg_251[28]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[29] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[29]),
        .Q(cols_reg_251[29]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[2] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[2]),
        .Q(cols_reg_251[2]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[30] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[30]),
        .Q(cols_reg_251[30]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[31] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[31]),
        .Q(cols_reg_251[31]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[3] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[3]),
        .Q(cols_reg_251[3]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[4] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[4]),
        .Q(cols_reg_251[4]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[5] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[5]),
        .Q(cols_reg_251[5]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[6] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[6]),
        .Q(cols_reg_251[6]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[7] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[7]),
        .Q(cols_reg_251[7]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[8] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[8]),
        .Q(cols_reg_251[8]),
        .R(1'b0));
  FDRE \cols_reg_251_reg[9] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(D[9]),
        .Q(cols_reg_251[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \i_i_reg_162[30]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(Q),
        .I2(imgOutput1_cols_c_empty_n),
        .I3(imgOutput1_rows_c_empty_n),
        .I4(xfMat2AXIvideo_U0_ap_start),
        .O(i_i_reg_162));
  FDRE \i_i_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[0]),
        .Q(\i_i_reg_162_reg_n_0_[0] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[10]),
        .Q(\i_i_reg_162_reg_n_0_[10] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[11]),
        .Q(\i_i_reg_162_reg_n_0_[11] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[12]),
        .Q(\i_i_reg_162_reg_n_0_[12] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[13]),
        .Q(\i_i_reg_162_reg_n_0_[13] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[14]),
        .Q(\i_i_reg_162_reg_n_0_[14] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[15]),
        .Q(\i_i_reg_162_reg_n_0_[15] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[16]),
        .Q(\i_i_reg_162_reg_n_0_[16] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[17]),
        .Q(\i_i_reg_162_reg_n_0_[17] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[18]),
        .Q(\i_i_reg_162_reg_n_0_[18] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[19]),
        .Q(\i_i_reg_162_reg_n_0_[19] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[1]),
        .Q(\i_i_reg_162_reg_n_0_[1] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[20]),
        .Q(\i_i_reg_162_reg_n_0_[20] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[21]),
        .Q(\i_i_reg_162_reg_n_0_[21] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[22]),
        .Q(\i_i_reg_162_reg_n_0_[22] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[23]),
        .Q(\i_i_reg_162_reg_n_0_[23] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[24]),
        .Q(\i_i_reg_162_reg_n_0_[24] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[25]),
        .Q(\i_i_reg_162_reg_n_0_[25] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[26]),
        .Q(\i_i_reg_162_reg_n_0_[26] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[27]),
        .Q(\i_i_reg_162_reg_n_0_[27] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[28]),
        .Q(\i_i_reg_162_reg_n_0_[28] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[29]),
        .Q(\i_i_reg_162_reg_n_0_[29] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[2]),
        .Q(\i_i_reg_162_reg_n_0_[2] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[30]),
        .Q(\i_i_reg_162_reg_n_0_[30] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[3]),
        .Q(\i_i_reg_162_reg_n_0_[3] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[4]),
        .Q(\i_i_reg_162_reg_n_0_[4] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[5]),
        .Q(\i_i_reg_162_reg_n_0_[5] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[6]),
        .Q(\i_i_reg_162_reg_n_0_[6] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[7]),
        .Q(\i_i_reg_162_reg_n_0_[7] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[8]),
        .Q(\i_i_reg_162_reg_n_0_[8] ),
        .R(i_i_reg_162));
  FDRE \i_i_reg_162_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_265[9]),
        .Q(\i_i_reg_162_reg_n_0_[9] ),
        .R(i_i_reg_162));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_265[0]_i_1 
       (.I0(\i_i_reg_162_reg_n_0_[0] ),
        .O(i_fu_204_p2[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_reg_265[30]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state2),
        .I3(AXI_video_strm_V_data_V_1_ack_in),
        .I4(\i_reg_265[30]_i_3_n_0 ),
        .O(i_reg_2650));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_reg_265[30]_i_3 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\i_reg_265[30]_i_3_n_0 ));
  FDRE \i_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[0]),
        .Q(i_reg_265[0]),
        .R(1'b0));
  FDRE \i_reg_265_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[10]),
        .Q(i_reg_265[10]),
        .R(1'b0));
  FDRE \i_reg_265_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[11]),
        .Q(i_reg_265[11]),
        .R(1'b0));
  FDRE \i_reg_265_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[12]),
        .Q(i_reg_265[12]),
        .R(1'b0));
  CARRY4 \i_reg_265_reg[12]_i_1 
       (.CI(\i_reg_265_reg[8]_i_1_n_0 ),
        .CO({\i_reg_265_reg[12]_i_1_n_0 ,\i_reg_265_reg[12]_i_1_n_1 ,\i_reg_265_reg[12]_i_1_n_2 ,\i_reg_265_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_204_p2[12:9]),
        .S({\i_i_reg_162_reg_n_0_[12] ,\i_i_reg_162_reg_n_0_[11] ,\i_i_reg_162_reg_n_0_[10] ,\i_i_reg_162_reg_n_0_[9] }));
  FDRE \i_reg_265_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[13]),
        .Q(i_reg_265[13]),
        .R(1'b0));
  FDRE \i_reg_265_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[14]),
        .Q(i_reg_265[14]),
        .R(1'b0));
  FDRE \i_reg_265_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[15]),
        .Q(i_reg_265[15]),
        .R(1'b0));
  FDRE \i_reg_265_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[16]),
        .Q(i_reg_265[16]),
        .R(1'b0));
  CARRY4 \i_reg_265_reg[16]_i_1 
       (.CI(\i_reg_265_reg[12]_i_1_n_0 ),
        .CO({\i_reg_265_reg[16]_i_1_n_0 ,\i_reg_265_reg[16]_i_1_n_1 ,\i_reg_265_reg[16]_i_1_n_2 ,\i_reg_265_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_204_p2[16:13]),
        .S({\i_i_reg_162_reg_n_0_[16] ,\i_i_reg_162_reg_n_0_[15] ,\i_i_reg_162_reg_n_0_[14] ,\i_i_reg_162_reg_n_0_[13] }));
  FDRE \i_reg_265_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[17]),
        .Q(i_reg_265[17]),
        .R(1'b0));
  FDRE \i_reg_265_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[18]),
        .Q(i_reg_265[18]),
        .R(1'b0));
  FDRE \i_reg_265_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[19]),
        .Q(i_reg_265[19]),
        .R(1'b0));
  FDRE \i_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[1]),
        .Q(i_reg_265[1]),
        .R(1'b0));
  FDRE \i_reg_265_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[20]),
        .Q(i_reg_265[20]),
        .R(1'b0));
  CARRY4 \i_reg_265_reg[20]_i_1 
       (.CI(\i_reg_265_reg[16]_i_1_n_0 ),
        .CO({\i_reg_265_reg[20]_i_1_n_0 ,\i_reg_265_reg[20]_i_1_n_1 ,\i_reg_265_reg[20]_i_1_n_2 ,\i_reg_265_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_204_p2[20:17]),
        .S({\i_i_reg_162_reg_n_0_[20] ,\i_i_reg_162_reg_n_0_[19] ,\i_i_reg_162_reg_n_0_[18] ,\i_i_reg_162_reg_n_0_[17] }));
  FDRE \i_reg_265_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[21]),
        .Q(i_reg_265[21]),
        .R(1'b0));
  FDRE \i_reg_265_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[22]),
        .Q(i_reg_265[22]),
        .R(1'b0));
  FDRE \i_reg_265_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[23]),
        .Q(i_reg_265[23]),
        .R(1'b0));
  FDRE \i_reg_265_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[24]),
        .Q(i_reg_265[24]),
        .R(1'b0));
  CARRY4 \i_reg_265_reg[24]_i_1 
       (.CI(\i_reg_265_reg[20]_i_1_n_0 ),
        .CO({\i_reg_265_reg[24]_i_1_n_0 ,\i_reg_265_reg[24]_i_1_n_1 ,\i_reg_265_reg[24]_i_1_n_2 ,\i_reg_265_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_204_p2[24:21]),
        .S({\i_i_reg_162_reg_n_0_[24] ,\i_i_reg_162_reg_n_0_[23] ,\i_i_reg_162_reg_n_0_[22] ,\i_i_reg_162_reg_n_0_[21] }));
  FDRE \i_reg_265_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[25]),
        .Q(i_reg_265[25]),
        .R(1'b0));
  FDRE \i_reg_265_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[26]),
        .Q(i_reg_265[26]),
        .R(1'b0));
  FDRE \i_reg_265_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[27]),
        .Q(i_reg_265[27]),
        .R(1'b0));
  FDRE \i_reg_265_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[28]),
        .Q(i_reg_265[28]),
        .R(1'b0));
  CARRY4 \i_reg_265_reg[28]_i_1 
       (.CI(\i_reg_265_reg[24]_i_1_n_0 ),
        .CO({\i_reg_265_reg[28]_i_1_n_0 ,\i_reg_265_reg[28]_i_1_n_1 ,\i_reg_265_reg[28]_i_1_n_2 ,\i_reg_265_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_204_p2[28:25]),
        .S({\i_i_reg_162_reg_n_0_[28] ,\i_i_reg_162_reg_n_0_[27] ,\i_i_reg_162_reg_n_0_[26] ,\i_i_reg_162_reg_n_0_[25] }));
  FDRE \i_reg_265_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[29]),
        .Q(i_reg_265[29]),
        .R(1'b0));
  FDRE \i_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[2]),
        .Q(i_reg_265[2]),
        .R(1'b0));
  FDRE \i_reg_265_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[30]),
        .Q(i_reg_265[30]),
        .R(1'b0));
  CARRY4 \i_reg_265_reg[30]_i_2 
       (.CI(\i_reg_265_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_reg_265_reg[30]_i_2_CO_UNCONNECTED [3:1],\i_reg_265_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_265_reg[30]_i_2_O_UNCONNECTED [3:2],i_fu_204_p2[30:29]}),
        .S({1'b0,1'b0,\i_i_reg_162_reg_n_0_[30] ,\i_i_reg_162_reg_n_0_[29] }));
  FDRE \i_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[3]),
        .Q(i_reg_265[3]),
        .R(1'b0));
  FDRE \i_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[4]),
        .Q(i_reg_265[4]),
        .R(1'b0));
  CARRY4 \i_reg_265_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_265_reg[4]_i_1_n_0 ,\i_reg_265_reg[4]_i_1_n_1 ,\i_reg_265_reg[4]_i_1_n_2 ,\i_reg_265_reg[4]_i_1_n_3 }),
        .CYINIT(\i_i_reg_162_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_204_p2[4:1]),
        .S({\i_i_reg_162_reg_n_0_[4] ,\i_i_reg_162_reg_n_0_[3] ,\i_i_reg_162_reg_n_0_[2] ,\i_i_reg_162_reg_n_0_[1] }));
  FDRE \i_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[5]),
        .Q(i_reg_265[5]),
        .R(1'b0));
  FDRE \i_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[6]),
        .Q(i_reg_265[6]),
        .R(1'b0));
  FDRE \i_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[7]),
        .Q(i_reg_265[7]),
        .R(1'b0));
  FDRE \i_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[8]),
        .Q(i_reg_265[8]),
        .R(1'b0));
  CARRY4 \i_reg_265_reg[8]_i_1 
       (.CI(\i_reg_265_reg[4]_i_1_n_0 ),
        .CO({\i_reg_265_reg[8]_i_1_n_0 ,\i_reg_265_reg[8]_i_1_n_1 ,\i_reg_265_reg[8]_i_1_n_2 ,\i_reg_265_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_204_p2[8:5]),
        .S({\i_i_reg_162_reg_n_0_[8] ,\i_i_reg_162_reg_n_0_[7] ,\i_i_reg_162_reg_n_0_[6] ,\i_i_reg_162_reg_n_0_[5] }));
  FDRE \i_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_2650),
        .D(i_fu_204_p2[9]),
        .Q(i_reg_265[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_done_i_2
       (.I0(i_reg_2650),
        .I1(CO),
        .O(xfMat2AXIvideo_U0_ap_done));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_10 
       (.I0(\i_i_reg_162_reg_n_0_[29] ),
        .I1(rows_reg_246[29]),
        .I2(\i_i_reg_162_reg_n_0_[28] ),
        .I3(rows_reg_246[28]),
        .O(\int_isr[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_11 
       (.I0(\i_i_reg_162_reg_n_0_[27] ),
        .I1(rows_reg_246[27]),
        .I2(\i_i_reg_162_reg_n_0_[26] ),
        .I3(rows_reg_246[26]),
        .O(\int_isr[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_12 
       (.I0(\i_i_reg_162_reg_n_0_[25] ),
        .I1(rows_reg_246[25]),
        .I2(\i_i_reg_162_reg_n_0_[24] ),
        .I3(rows_reg_246[24]),
        .O(\int_isr[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_14 
       (.I0(rows_reg_246[23]),
        .I1(\i_i_reg_162_reg_n_0_[23] ),
        .I2(rows_reg_246[22]),
        .I3(\i_i_reg_162_reg_n_0_[22] ),
        .O(\int_isr[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_15 
       (.I0(rows_reg_246[21]),
        .I1(\i_i_reg_162_reg_n_0_[21] ),
        .I2(rows_reg_246[20]),
        .I3(\i_i_reg_162_reg_n_0_[20] ),
        .O(\int_isr[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_16 
       (.I0(rows_reg_246[19]),
        .I1(\i_i_reg_162_reg_n_0_[19] ),
        .I2(rows_reg_246[18]),
        .I3(\i_i_reg_162_reg_n_0_[18] ),
        .O(\int_isr[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_17 
       (.I0(rows_reg_246[17]),
        .I1(\i_i_reg_162_reg_n_0_[17] ),
        .I2(rows_reg_246[16]),
        .I3(\i_i_reg_162_reg_n_0_[16] ),
        .O(\int_isr[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_18 
       (.I0(\i_i_reg_162_reg_n_0_[23] ),
        .I1(rows_reg_246[23]),
        .I2(\i_i_reg_162_reg_n_0_[22] ),
        .I3(rows_reg_246[22]),
        .O(\int_isr[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_19 
       (.I0(\i_i_reg_162_reg_n_0_[21] ),
        .I1(rows_reg_246[21]),
        .I2(\i_i_reg_162_reg_n_0_[20] ),
        .I3(rows_reg_246[20]),
        .O(\int_isr[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_20 
       (.I0(\i_i_reg_162_reg_n_0_[19] ),
        .I1(rows_reg_246[19]),
        .I2(\i_i_reg_162_reg_n_0_[18] ),
        .I3(rows_reg_246[18]),
        .O(\int_isr[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_21 
       (.I0(\i_i_reg_162_reg_n_0_[17] ),
        .I1(rows_reg_246[17]),
        .I2(\i_i_reg_162_reg_n_0_[16] ),
        .I3(rows_reg_246[16]),
        .O(\int_isr[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_23 
       (.I0(rows_reg_246[15]),
        .I1(\i_i_reg_162_reg_n_0_[15] ),
        .I2(rows_reg_246[14]),
        .I3(\i_i_reg_162_reg_n_0_[14] ),
        .O(\int_isr[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_24 
       (.I0(rows_reg_246[13]),
        .I1(\i_i_reg_162_reg_n_0_[13] ),
        .I2(rows_reg_246[12]),
        .I3(\i_i_reg_162_reg_n_0_[12] ),
        .O(\int_isr[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_25 
       (.I0(rows_reg_246[11]),
        .I1(\i_i_reg_162_reg_n_0_[11] ),
        .I2(rows_reg_246[10]),
        .I3(\i_i_reg_162_reg_n_0_[10] ),
        .O(\int_isr[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_26 
       (.I0(rows_reg_246[9]),
        .I1(\i_i_reg_162_reg_n_0_[9] ),
        .I2(rows_reg_246[8]),
        .I3(\i_i_reg_162_reg_n_0_[8] ),
        .O(\int_isr[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_27 
       (.I0(\i_i_reg_162_reg_n_0_[15] ),
        .I1(rows_reg_246[15]),
        .I2(\i_i_reg_162_reg_n_0_[14] ),
        .I3(rows_reg_246[14]),
        .O(\int_isr[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_28 
       (.I0(\i_i_reg_162_reg_n_0_[13] ),
        .I1(rows_reg_246[13]),
        .I2(\i_i_reg_162_reg_n_0_[12] ),
        .I3(rows_reg_246[12]),
        .O(\int_isr[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_29 
       (.I0(\i_i_reg_162_reg_n_0_[11] ),
        .I1(rows_reg_246[11]),
        .I2(\i_i_reg_162_reg_n_0_[10] ),
        .I3(rows_reg_246[10]),
        .O(\int_isr[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_30 
       (.I0(\i_i_reg_162_reg_n_0_[9] ),
        .I1(rows_reg_246[9]),
        .I2(\i_i_reg_162_reg_n_0_[8] ),
        .I3(rows_reg_246[8]),
        .O(\int_isr[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_31 
       (.I0(rows_reg_246[7]),
        .I1(\i_i_reg_162_reg_n_0_[7] ),
        .I2(rows_reg_246[6]),
        .I3(\i_i_reg_162_reg_n_0_[6] ),
        .O(\int_isr[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_32 
       (.I0(rows_reg_246[5]),
        .I1(\i_i_reg_162_reg_n_0_[5] ),
        .I2(rows_reg_246[4]),
        .I3(\i_i_reg_162_reg_n_0_[4] ),
        .O(\int_isr[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_33 
       (.I0(rows_reg_246[3]),
        .I1(\i_i_reg_162_reg_n_0_[3] ),
        .I2(rows_reg_246[2]),
        .I3(\i_i_reg_162_reg_n_0_[2] ),
        .O(\int_isr[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_34 
       (.I0(rows_reg_246[1]),
        .I1(\i_i_reg_162_reg_n_0_[1] ),
        .I2(rows_reg_246[0]),
        .I3(\i_i_reg_162_reg_n_0_[0] ),
        .O(\int_isr[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_35 
       (.I0(\i_i_reg_162_reg_n_0_[7] ),
        .I1(rows_reg_246[7]),
        .I2(\i_i_reg_162_reg_n_0_[6] ),
        .I3(rows_reg_246[6]),
        .O(\int_isr[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_36 
       (.I0(\i_i_reg_162_reg_n_0_[5] ),
        .I1(rows_reg_246[5]),
        .I2(\i_i_reg_162_reg_n_0_[4] ),
        .I3(rows_reg_246[4]),
        .O(\int_isr[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_37 
       (.I0(\i_i_reg_162_reg_n_0_[3] ),
        .I1(rows_reg_246[3]),
        .I2(\i_i_reg_162_reg_n_0_[2] ),
        .I3(rows_reg_246[2]),
        .O(\int_isr[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_38 
       (.I0(rows_reg_246[0]),
        .I1(\i_i_reg_162_reg_n_0_[0] ),
        .I2(\i_i_reg_162_reg_n_0_[1] ),
        .I3(rows_reg_246[1]),
        .O(\int_isr[0]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \int_isr[0]_i_5 
       (.I0(rows_reg_246[31]),
        .I1(rows_reg_246[30]),
        .I2(\i_i_reg_162_reg_n_0_[30] ),
        .O(\int_isr[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_6 
       (.I0(rows_reg_246[29]),
        .I1(\i_i_reg_162_reg_n_0_[29] ),
        .I2(rows_reg_246[28]),
        .I3(\i_i_reg_162_reg_n_0_[28] ),
        .O(\int_isr[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_7 
       (.I0(rows_reg_246[27]),
        .I1(\i_i_reg_162_reg_n_0_[27] ),
        .I2(rows_reg_246[26]),
        .I3(\i_i_reg_162_reg_n_0_[26] ),
        .O(\int_isr[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \int_isr[0]_i_8 
       (.I0(rows_reg_246[25]),
        .I1(\i_i_reg_162_reg_n_0_[25] ),
        .I2(rows_reg_246[24]),
        .I3(\i_i_reg_162_reg_n_0_[24] ),
        .O(\int_isr[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \int_isr[0]_i_9 
       (.I0(\i_i_reg_162_reg_n_0_[30] ),
        .I1(rows_reg_246[30]),
        .I2(rows_reg_246[31]),
        .O(\int_isr[0]_i_9_n_0 ));
  CARRY4 \int_isr_reg[0]_i_13 
       (.CI(\int_isr_reg[0]_i_22_n_0 ),
        .CO({\int_isr_reg[0]_i_13_n_0 ,\int_isr_reg[0]_i_13_n_1 ,\int_isr_reg[0]_i_13_n_2 ,\int_isr_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_23_n_0 ,\int_isr[0]_i_24_n_0 ,\int_isr[0]_i_25_n_0 ,\int_isr[0]_i_26_n_0 }),
        .O(\NLW_int_isr_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_27_n_0 ,\int_isr[0]_i_28_n_0 ,\int_isr[0]_i_29_n_0 ,\int_isr[0]_i_30_n_0 }));
  CARRY4 \int_isr_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\int_isr_reg[0]_i_22_n_0 ,\int_isr_reg[0]_i_22_n_1 ,\int_isr_reg[0]_i_22_n_2 ,\int_isr_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_31_n_0 ,\int_isr[0]_i_32_n_0 ,\int_isr[0]_i_33_n_0 ,\int_isr[0]_i_34_n_0 }),
        .O(\NLW_int_isr_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_35_n_0 ,\int_isr[0]_i_36_n_0 ,\int_isr[0]_i_37_n_0 ,\int_isr[0]_i_38_n_0 }));
  CARRY4 \int_isr_reg[0]_i_3 
       (.CI(\int_isr_reg[0]_i_4_n_0 ),
        .CO({CO,\int_isr_reg[0]_i_3_n_1 ,\int_isr_reg[0]_i_3_n_2 ,\int_isr_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_5_n_0 ,\int_isr[0]_i_6_n_0 ,\int_isr[0]_i_7_n_0 ,\int_isr[0]_i_8_n_0 }),
        .O(\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_9_n_0 ,\int_isr[0]_i_10_n_0 ,\int_isr[0]_i_11_n_0 ,\int_isr[0]_i_12_n_0 }));
  CARRY4 \int_isr_reg[0]_i_4 
       (.CI(\int_isr_reg[0]_i_13_n_0 ),
        .CO({\int_isr_reg[0]_i_4_n_0 ,\int_isr_reg[0]_i_4_n_1 ,\int_isr_reg[0]_i_4_n_2 ,\int_isr_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_14_n_0 ,\int_isr[0]_i_15_n_0 ,\int_isr[0]_i_16_n_0 ,\int_isr[0]_i_17_n_0 }),
        .O(\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_18_n_0 ,\int_isr[0]_i_19_n_0 ,\int_isr[0]_i_20_n_0 ,\int_isr[0]_i_21_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__3
       (.I0(xfMat2AXIvideo_U0_img_data_V_read),
        .I1(imgOutput1_data_V_ch_empty_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \j_i_reg_173[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_24_i_fu_214_p2),
        .I4(CO),
        .I5(i_reg_2650),
        .O(j_i_reg_173));
  LUT4 #(
    .INIT(16'h0800)) 
    \j_i_reg_173[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_24_i_fu_214_p2),
        .O(j_i_reg_1730));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_173[0]_i_4 
       (.I0(j_i_reg_173_reg[0]),
        .O(\j_i_reg_173[0]_i_4_n_0 ));
  FDRE \j_i_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[0]_i_3_n_7 ),
        .Q(j_i_reg_173_reg[0]),
        .R(j_i_reg_173));
  CARRY4 \j_i_reg_173_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_i_reg_173_reg[0]_i_3_n_0 ,\j_i_reg_173_reg[0]_i_3_n_1 ,\j_i_reg_173_reg[0]_i_3_n_2 ,\j_i_reg_173_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_i_reg_173_reg[0]_i_3_n_4 ,\j_i_reg_173_reg[0]_i_3_n_5 ,\j_i_reg_173_reg[0]_i_3_n_6 ,\j_i_reg_173_reg[0]_i_3_n_7 }),
        .S({j_i_reg_173_reg[3:1],\j_i_reg_173[0]_i_4_n_0 }));
  FDRE \j_i_reg_173_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[8]_i_1_n_5 ),
        .Q(j_i_reg_173_reg[10]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[11] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[8]_i_1_n_4 ),
        .Q(j_i_reg_173_reg[11]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[12] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[12]_i_1_n_7 ),
        .Q(j_i_reg_173_reg[12]),
        .R(j_i_reg_173));
  CARRY4 \j_i_reg_173_reg[12]_i_1 
       (.CI(\j_i_reg_173_reg[8]_i_1_n_0 ),
        .CO({\j_i_reg_173_reg[12]_i_1_n_0 ,\j_i_reg_173_reg[12]_i_1_n_1 ,\j_i_reg_173_reg[12]_i_1_n_2 ,\j_i_reg_173_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_173_reg[12]_i_1_n_4 ,\j_i_reg_173_reg[12]_i_1_n_5 ,\j_i_reg_173_reg[12]_i_1_n_6 ,\j_i_reg_173_reg[12]_i_1_n_7 }),
        .S(j_i_reg_173_reg[15:12]));
  FDRE \j_i_reg_173_reg[13] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[12]_i_1_n_6 ),
        .Q(j_i_reg_173_reg[13]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[14] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[12]_i_1_n_5 ),
        .Q(j_i_reg_173_reg[14]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[15] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[12]_i_1_n_4 ),
        .Q(j_i_reg_173_reg[15]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[16] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[16]_i_1_n_7 ),
        .Q(j_i_reg_173_reg[16]),
        .R(j_i_reg_173));
  CARRY4 \j_i_reg_173_reg[16]_i_1 
       (.CI(\j_i_reg_173_reg[12]_i_1_n_0 ),
        .CO({\j_i_reg_173_reg[16]_i_1_n_0 ,\j_i_reg_173_reg[16]_i_1_n_1 ,\j_i_reg_173_reg[16]_i_1_n_2 ,\j_i_reg_173_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_173_reg[16]_i_1_n_4 ,\j_i_reg_173_reg[16]_i_1_n_5 ,\j_i_reg_173_reg[16]_i_1_n_6 ,\j_i_reg_173_reg[16]_i_1_n_7 }),
        .S(j_i_reg_173_reg[19:16]));
  FDRE \j_i_reg_173_reg[17] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[16]_i_1_n_6 ),
        .Q(j_i_reg_173_reg[17]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[18] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[16]_i_1_n_5 ),
        .Q(j_i_reg_173_reg[18]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[19] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[16]_i_1_n_4 ),
        .Q(j_i_reg_173_reg[19]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[0]_i_3_n_6 ),
        .Q(j_i_reg_173_reg[1]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[20] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[20]_i_1_n_7 ),
        .Q(j_i_reg_173_reg[20]),
        .R(j_i_reg_173));
  CARRY4 \j_i_reg_173_reg[20]_i_1 
       (.CI(\j_i_reg_173_reg[16]_i_1_n_0 ),
        .CO({\j_i_reg_173_reg[20]_i_1_n_0 ,\j_i_reg_173_reg[20]_i_1_n_1 ,\j_i_reg_173_reg[20]_i_1_n_2 ,\j_i_reg_173_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_173_reg[20]_i_1_n_4 ,\j_i_reg_173_reg[20]_i_1_n_5 ,\j_i_reg_173_reg[20]_i_1_n_6 ,\j_i_reg_173_reg[20]_i_1_n_7 }),
        .S(j_i_reg_173_reg[23:20]));
  FDRE \j_i_reg_173_reg[21] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[20]_i_1_n_6 ),
        .Q(j_i_reg_173_reg[21]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[22] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[20]_i_1_n_5 ),
        .Q(j_i_reg_173_reg[22]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[23] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[20]_i_1_n_4 ),
        .Q(j_i_reg_173_reg[23]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[24] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[24]_i_1_n_7 ),
        .Q(j_i_reg_173_reg[24]),
        .R(j_i_reg_173));
  CARRY4 \j_i_reg_173_reg[24]_i_1 
       (.CI(\j_i_reg_173_reg[20]_i_1_n_0 ),
        .CO({\j_i_reg_173_reg[24]_i_1_n_0 ,\j_i_reg_173_reg[24]_i_1_n_1 ,\j_i_reg_173_reg[24]_i_1_n_2 ,\j_i_reg_173_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_173_reg[24]_i_1_n_4 ,\j_i_reg_173_reg[24]_i_1_n_5 ,\j_i_reg_173_reg[24]_i_1_n_6 ,\j_i_reg_173_reg[24]_i_1_n_7 }),
        .S(j_i_reg_173_reg[27:24]));
  FDRE \j_i_reg_173_reg[25] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[24]_i_1_n_6 ),
        .Q(j_i_reg_173_reg[25]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[26] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[24]_i_1_n_5 ),
        .Q(j_i_reg_173_reg[26]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[27] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[24]_i_1_n_4 ),
        .Q(j_i_reg_173_reg[27]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[28] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[28]_i_1_n_7 ),
        .Q(j_i_reg_173_reg[28]),
        .R(j_i_reg_173));
  CARRY4 \j_i_reg_173_reg[28]_i_1 
       (.CI(\j_i_reg_173_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_i_reg_173_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_i_reg_173_reg[28]_i_1_n_2 ,\j_i_reg_173_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_i_reg_173_reg[28]_i_1_O_UNCONNECTED [3],\j_i_reg_173_reg[28]_i_1_n_5 ,\j_i_reg_173_reg[28]_i_1_n_6 ,\j_i_reg_173_reg[28]_i_1_n_7 }),
        .S({1'b0,j_i_reg_173_reg[30:28]}));
  FDRE \j_i_reg_173_reg[29] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[28]_i_1_n_6 ),
        .Q(j_i_reg_173_reg[29]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[0]_i_3_n_5 ),
        .Q(j_i_reg_173_reg[2]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[30] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[28]_i_1_n_5 ),
        .Q(j_i_reg_173_reg[30]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[0]_i_3_n_4 ),
        .Q(j_i_reg_173_reg[3]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[4]_i_1_n_7 ),
        .Q(j_i_reg_173_reg[4]),
        .R(j_i_reg_173));
  CARRY4 \j_i_reg_173_reg[4]_i_1 
       (.CI(\j_i_reg_173_reg[0]_i_3_n_0 ),
        .CO({\j_i_reg_173_reg[4]_i_1_n_0 ,\j_i_reg_173_reg[4]_i_1_n_1 ,\j_i_reg_173_reg[4]_i_1_n_2 ,\j_i_reg_173_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_173_reg[4]_i_1_n_4 ,\j_i_reg_173_reg[4]_i_1_n_5 ,\j_i_reg_173_reg[4]_i_1_n_6 ,\j_i_reg_173_reg[4]_i_1_n_7 }),
        .S(j_i_reg_173_reg[7:4]));
  FDRE \j_i_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[4]_i_1_n_6 ),
        .Q(j_i_reg_173_reg[5]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[4]_i_1_n_5 ),
        .Q(j_i_reg_173_reg[6]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[4]_i_1_n_4 ),
        .Q(j_i_reg_173_reg[7]),
        .R(j_i_reg_173));
  FDRE \j_i_reg_173_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[8]_i_1_n_7 ),
        .Q(j_i_reg_173_reg[8]),
        .R(j_i_reg_173));
  CARRY4 \j_i_reg_173_reg[8]_i_1 
       (.CI(\j_i_reg_173_reg[4]_i_1_n_0 ),
        .CO({\j_i_reg_173_reg[8]_i_1_n_0 ,\j_i_reg_173_reg[8]_i_1_n_1 ,\j_i_reg_173_reg[8]_i_1_n_2 ,\j_i_reg_173_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_173_reg[8]_i_1_n_4 ,\j_i_reg_173_reg[8]_i_1_n_5 ,\j_i_reg_173_reg[8]_i_1_n_6 ,\j_i_reg_173_reg[8]_i_1_n_7 }),
        .S(j_i_reg_173_reg[11:8]));
  FDRE \j_i_reg_173_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_1730),
        .D(\j_i_reg_173_reg[8]_i_1_n_6 ),
        .Q(j_i_reg_173_reg[9]),
        .R(j_i_reg_173));
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[0]_i_2 
       (.I0(CO),
        .I1(i_reg_2650),
        .I2(xfMat2AXIvideo_U0_ap_start),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_dst_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(p_dst_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_dst_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(p_dst_TUSER));
  FDRE \rows_reg_246_reg[0] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [0]),
        .Q(rows_reg_246[0]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[10] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [10]),
        .Q(rows_reg_246[10]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[11] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [11]),
        .Q(rows_reg_246[11]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[12] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [12]),
        .Q(rows_reg_246[12]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[13] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [13]),
        .Q(rows_reg_246[13]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[14] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [14]),
        .Q(rows_reg_246[14]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[15] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [15]),
        .Q(rows_reg_246[15]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[16] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [16]),
        .Q(rows_reg_246[16]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[17] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [17]),
        .Q(rows_reg_246[17]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[18] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [18]),
        .Q(rows_reg_246[18]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[19] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [19]),
        .Q(rows_reg_246[19]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[1] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [1]),
        .Q(rows_reg_246[1]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[20] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [20]),
        .Q(rows_reg_246[20]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[21] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [21]),
        .Q(rows_reg_246[21]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[22] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [22]),
        .Q(rows_reg_246[22]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[23] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [23]),
        .Q(rows_reg_246[23]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[24] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [24]),
        .Q(rows_reg_246[24]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[25] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [25]),
        .Q(rows_reg_246[25]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[26] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [26]),
        .Q(rows_reg_246[26]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[27] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [27]),
        .Q(rows_reg_246[27]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[28] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [28]),
        .Q(rows_reg_246[28]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[29] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [29]),
        .Q(rows_reg_246[29]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[2] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [2]),
        .Q(rows_reg_246[2]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[30] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [30]),
        .Q(rows_reg_246[30]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[31] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [31]),
        .Q(rows_reg_246[31]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[3] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [3]),
        .Q(rows_reg_246[3]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[4] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [4]),
        .Q(rows_reg_246[4]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[5] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [5]),
        .Q(rows_reg_246[5]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[6] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [6]),
        .Q(rows_reg_246[6]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[7] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [7]),
        .Q(rows_reg_246[7]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[8] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [8]),
        .Q(rows_reg_246[8]),
        .R(1'b0));
  FDRE \rows_reg_246_reg[9] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(\rows_reg_246_reg[31]_0 [9]),
        .Q(rows_reg_246[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[0]_i_1 
       (.I0(D[0]),
        .O(tmp_22_i_fu_184_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[12]_i_2 
       (.I0(D[12]),
        .O(\tmp_22_i_reg_256[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[12]_i_3 
       (.I0(D[11]),
        .O(\tmp_22_i_reg_256[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[12]_i_4 
       (.I0(D[10]),
        .O(\tmp_22_i_reg_256[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[12]_i_5 
       (.I0(D[9]),
        .O(\tmp_22_i_reg_256[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[16]_i_2 
       (.I0(D[16]),
        .O(\tmp_22_i_reg_256[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[16]_i_3 
       (.I0(D[15]),
        .O(\tmp_22_i_reg_256[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[16]_i_4 
       (.I0(D[14]),
        .O(\tmp_22_i_reg_256[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[16]_i_5 
       (.I0(D[13]),
        .O(\tmp_22_i_reg_256[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[20]_i_2 
       (.I0(D[20]),
        .O(\tmp_22_i_reg_256[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[20]_i_3 
       (.I0(D[19]),
        .O(\tmp_22_i_reg_256[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[20]_i_4 
       (.I0(D[18]),
        .O(\tmp_22_i_reg_256[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[20]_i_5 
       (.I0(D[17]),
        .O(\tmp_22_i_reg_256[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[24]_i_2 
       (.I0(D[24]),
        .O(\tmp_22_i_reg_256[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[24]_i_3 
       (.I0(D[23]),
        .O(\tmp_22_i_reg_256[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[24]_i_4 
       (.I0(D[22]),
        .O(\tmp_22_i_reg_256[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[24]_i_5 
       (.I0(D[21]),
        .O(\tmp_22_i_reg_256[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[28]_i_2 
       (.I0(D[28]),
        .O(\tmp_22_i_reg_256[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[28]_i_3 
       (.I0(D[27]),
        .O(\tmp_22_i_reg_256[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[28]_i_4 
       (.I0(D[26]),
        .O(\tmp_22_i_reg_256[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[28]_i_5 
       (.I0(D[25]),
        .O(\tmp_22_i_reg_256[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[31]_i_2 
       (.I0(D[31]),
        .O(\tmp_22_i_reg_256[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[31]_i_3 
       (.I0(D[30]),
        .O(\tmp_22_i_reg_256[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[31]_i_4 
       (.I0(D[29]),
        .O(\tmp_22_i_reg_256[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[4]_i_2 
       (.I0(D[4]),
        .O(\tmp_22_i_reg_256[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[4]_i_3 
       (.I0(D[3]),
        .O(\tmp_22_i_reg_256[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[4]_i_4 
       (.I0(D[2]),
        .O(\tmp_22_i_reg_256[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[4]_i_5 
       (.I0(D[1]),
        .O(\tmp_22_i_reg_256[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[8]_i_2 
       (.I0(D[8]),
        .O(\tmp_22_i_reg_256[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[8]_i_3 
       (.I0(D[7]),
        .O(\tmp_22_i_reg_256[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[8]_i_4 
       (.I0(D[6]),
        .O(\tmp_22_i_reg_256[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_reg_256[8]_i_5 
       (.I0(D[5]),
        .O(\tmp_22_i_reg_256[8]_i_5_n_0 ));
  FDRE \tmp_22_i_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[0]),
        .Q(tmp_22_i_reg_256[0]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[10] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[10]),
        .Q(tmp_22_i_reg_256[10]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[11] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[11]),
        .Q(tmp_22_i_reg_256[11]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[12] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[12]),
        .Q(tmp_22_i_reg_256[12]),
        .R(1'b0));
  CARRY4 \tmp_22_i_reg_256_reg[12]_i_1 
       (.CI(\tmp_22_i_reg_256_reg[8]_i_1_n_0 ),
        .CO({\tmp_22_i_reg_256_reg[12]_i_1_n_0 ,\tmp_22_i_reg_256_reg[12]_i_1_n_1 ,\tmp_22_i_reg_256_reg[12]_i_1_n_2 ,\tmp_22_i_reg_256_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(D[12:9]),
        .O(tmp_22_i_fu_184_p2[12:9]),
        .S({\tmp_22_i_reg_256[12]_i_2_n_0 ,\tmp_22_i_reg_256[12]_i_3_n_0 ,\tmp_22_i_reg_256[12]_i_4_n_0 ,\tmp_22_i_reg_256[12]_i_5_n_0 }));
  FDRE \tmp_22_i_reg_256_reg[13] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[13]),
        .Q(tmp_22_i_reg_256[13]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[14] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[14]),
        .Q(tmp_22_i_reg_256[14]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[15] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[15]),
        .Q(tmp_22_i_reg_256[15]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[16] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[16]),
        .Q(tmp_22_i_reg_256[16]),
        .R(1'b0));
  CARRY4 \tmp_22_i_reg_256_reg[16]_i_1 
       (.CI(\tmp_22_i_reg_256_reg[12]_i_1_n_0 ),
        .CO({\tmp_22_i_reg_256_reg[16]_i_1_n_0 ,\tmp_22_i_reg_256_reg[16]_i_1_n_1 ,\tmp_22_i_reg_256_reg[16]_i_1_n_2 ,\tmp_22_i_reg_256_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(D[16:13]),
        .O(tmp_22_i_fu_184_p2[16:13]),
        .S({\tmp_22_i_reg_256[16]_i_2_n_0 ,\tmp_22_i_reg_256[16]_i_3_n_0 ,\tmp_22_i_reg_256[16]_i_4_n_0 ,\tmp_22_i_reg_256[16]_i_5_n_0 }));
  FDRE \tmp_22_i_reg_256_reg[17] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[17]),
        .Q(tmp_22_i_reg_256[17]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[18] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[18]),
        .Q(tmp_22_i_reg_256[18]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[19] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[19]),
        .Q(tmp_22_i_reg_256[19]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[1]),
        .Q(tmp_22_i_reg_256[1]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[20] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[20]),
        .Q(tmp_22_i_reg_256[20]),
        .R(1'b0));
  CARRY4 \tmp_22_i_reg_256_reg[20]_i_1 
       (.CI(\tmp_22_i_reg_256_reg[16]_i_1_n_0 ),
        .CO({\tmp_22_i_reg_256_reg[20]_i_1_n_0 ,\tmp_22_i_reg_256_reg[20]_i_1_n_1 ,\tmp_22_i_reg_256_reg[20]_i_1_n_2 ,\tmp_22_i_reg_256_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(D[20:17]),
        .O(tmp_22_i_fu_184_p2[20:17]),
        .S({\tmp_22_i_reg_256[20]_i_2_n_0 ,\tmp_22_i_reg_256[20]_i_3_n_0 ,\tmp_22_i_reg_256[20]_i_4_n_0 ,\tmp_22_i_reg_256[20]_i_5_n_0 }));
  FDRE \tmp_22_i_reg_256_reg[21] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[21]),
        .Q(tmp_22_i_reg_256[21]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[22] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[22]),
        .Q(tmp_22_i_reg_256[22]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[23] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[23]),
        .Q(tmp_22_i_reg_256[23]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[24] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[24]),
        .Q(tmp_22_i_reg_256[24]),
        .R(1'b0));
  CARRY4 \tmp_22_i_reg_256_reg[24]_i_1 
       (.CI(\tmp_22_i_reg_256_reg[20]_i_1_n_0 ),
        .CO({\tmp_22_i_reg_256_reg[24]_i_1_n_0 ,\tmp_22_i_reg_256_reg[24]_i_1_n_1 ,\tmp_22_i_reg_256_reg[24]_i_1_n_2 ,\tmp_22_i_reg_256_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(D[24:21]),
        .O(tmp_22_i_fu_184_p2[24:21]),
        .S({\tmp_22_i_reg_256[24]_i_2_n_0 ,\tmp_22_i_reg_256[24]_i_3_n_0 ,\tmp_22_i_reg_256[24]_i_4_n_0 ,\tmp_22_i_reg_256[24]_i_5_n_0 }));
  FDRE \tmp_22_i_reg_256_reg[25] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[25]),
        .Q(tmp_22_i_reg_256[25]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[26] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[26]),
        .Q(tmp_22_i_reg_256[26]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[27] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[27]),
        .Q(tmp_22_i_reg_256[27]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[28] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[28]),
        .Q(tmp_22_i_reg_256[28]),
        .R(1'b0));
  CARRY4 \tmp_22_i_reg_256_reg[28]_i_1 
       (.CI(\tmp_22_i_reg_256_reg[24]_i_1_n_0 ),
        .CO({\tmp_22_i_reg_256_reg[28]_i_1_n_0 ,\tmp_22_i_reg_256_reg[28]_i_1_n_1 ,\tmp_22_i_reg_256_reg[28]_i_1_n_2 ,\tmp_22_i_reg_256_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(D[28:25]),
        .O(tmp_22_i_fu_184_p2[28:25]),
        .S({\tmp_22_i_reg_256[28]_i_2_n_0 ,\tmp_22_i_reg_256[28]_i_3_n_0 ,\tmp_22_i_reg_256[28]_i_4_n_0 ,\tmp_22_i_reg_256[28]_i_5_n_0 }));
  FDRE \tmp_22_i_reg_256_reg[29] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[29]),
        .Q(tmp_22_i_reg_256[29]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[2] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[2]),
        .Q(tmp_22_i_reg_256[2]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[30] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[30]),
        .Q(tmp_22_i_reg_256[30]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[31] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[31]),
        .Q(tmp_22_i_reg_256[31]),
        .R(1'b0));
  CARRY4 \tmp_22_i_reg_256_reg[31]_i_1 
       (.CI(\tmp_22_i_reg_256_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_22_i_reg_256_reg[31]_i_1_CO_UNCONNECTED [3:2],\tmp_22_i_reg_256_reg[31]_i_1_n_2 ,\tmp_22_i_reg_256_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[30:29]}),
        .O({\NLW_tmp_22_i_reg_256_reg[31]_i_1_O_UNCONNECTED [3],tmp_22_i_fu_184_p2[31:29]}),
        .S({1'b0,\tmp_22_i_reg_256[31]_i_2_n_0 ,\tmp_22_i_reg_256[31]_i_3_n_0 ,\tmp_22_i_reg_256[31]_i_4_n_0 }));
  FDRE \tmp_22_i_reg_256_reg[3] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[3]),
        .Q(tmp_22_i_reg_256[3]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[4] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[4]),
        .Q(tmp_22_i_reg_256[4]),
        .R(1'b0));
  CARRY4 \tmp_22_i_reg_256_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_22_i_reg_256_reg[4]_i_1_n_0 ,\tmp_22_i_reg_256_reg[4]_i_1_n_1 ,\tmp_22_i_reg_256_reg[4]_i_1_n_2 ,\tmp_22_i_reg_256_reg[4]_i_1_n_3 }),
        .CYINIT(D[0]),
        .DI(D[4:1]),
        .O(tmp_22_i_fu_184_p2[4:1]),
        .S({\tmp_22_i_reg_256[4]_i_2_n_0 ,\tmp_22_i_reg_256[4]_i_3_n_0 ,\tmp_22_i_reg_256[4]_i_4_n_0 ,\tmp_22_i_reg_256[4]_i_5_n_0 }));
  FDRE \tmp_22_i_reg_256_reg[5] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[5]),
        .Q(tmp_22_i_reg_256[5]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[6] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[6]),
        .Q(tmp_22_i_reg_256[6]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[7] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[7]),
        .Q(tmp_22_i_reg_256[7]),
        .R(1'b0));
  FDRE \tmp_22_i_reg_256_reg[8] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[8]),
        .Q(tmp_22_i_reg_256[8]),
        .R(1'b0));
  CARRY4 \tmp_22_i_reg_256_reg[8]_i_1 
       (.CI(\tmp_22_i_reg_256_reg[4]_i_1_n_0 ),
        .CO({\tmp_22_i_reg_256_reg[8]_i_1_n_0 ,\tmp_22_i_reg_256_reg[8]_i_1_n_1 ,\tmp_22_i_reg_256_reg[8]_i_1_n_2 ,\tmp_22_i_reg_256_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(D[8:5]),
        .O(tmp_22_i_fu_184_p2[8:5]),
        .S({\tmp_22_i_reg_256[8]_i_2_n_0 ,\tmp_22_i_reg_256[8]_i_3_n_0 ,\tmp_22_i_reg_256[8]_i_4_n_0 ,\tmp_22_i_reg_256[8]_i_5_n_0 }));
  FDRE \tmp_22_i_reg_256_reg[9] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_cols_read),
        .D(tmp_22_i_fu_184_p2[9]),
        .Q(tmp_22_i_reg_256[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_24_i_reg_270[0]_i_1 
       (.I0(tmp_24_i_fu_214_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_24_i_reg_270),
        .O(\tmp_24_i_reg_270[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_24_i_reg_270_pp0_iter1_reg[0]_i_1 
       (.I0(tmp_24_i_reg_270),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_24_i_reg_270_pp0_iter1_reg),
        .O(\tmp_24_i_reg_270_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \tmp_24_i_reg_270_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_24_i_reg_270_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(tmp_24_i_reg_270_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_24_i_reg_270_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_24_i_reg_270[0]_i_1_n_0 ),
        .Q(tmp_24_i_reg_270),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    \tmp_user_V_fu_110[0]_i_1 
       (.I0(tmp_user_V_fu_110),
        .I1(Q),
        .I2(imgOutput1_cols_c_empty_n),
        .I3(imgOutput1_rows_c_empty_n),
        .I4(xfMat2AXIvideo_U0_ap_start),
        .I5(xfMat2AXIvideo_U0_img_data_V_read),
        .O(\tmp_user_V_fu_110[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_110[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_110),
        .R(1'b0));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xf_dilation_accel
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    p_src_TDATA,
    p_src_TKEEP,
    p_src_TSTRB,
    p_src_TUSER,
    p_src_TLAST,
    p_src_TID,
    p_src_TDEST,
    p_dst_TDATA,
    p_dst_TKEEP,
    p_dst_TSTRB,
    p_dst_TUSER,
    p_dst_TLAST,
    p_dst_TID,
    p_dst_TDEST,
    p_src_TVALID,
    p_src_TREADY,
    p_dst_TVALID,
    p_dst_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [7:0]p_src_TDATA;
  input [0:0]p_src_TKEEP;
  input [0:0]p_src_TSTRB;
  input [0:0]p_src_TUSER;
  input [0:0]p_src_TLAST;
  input [0:0]p_src_TID;
  input [0:0]p_src_TDEST;
  output [7:0]p_dst_TDATA;
  output [0:0]p_dst_TKEEP;
  output [0:0]p_dst_TSTRB;
  output [0:0]p_dst_TUSER;
  output [0:0]p_dst_TLAST;
  output [0:0]p_dst_TID;
  output [0:0]p_dst_TDEST;
  input p_src_TVALID;
  output p_src_TREADY;
  output p_dst_TVALID;
  input p_dst_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [7:0]AXIvideo2xfMat_U0_img_data_V_din;
  wire AXIvideo2xfMat_U0_n_13;
  wire AXIvideo2xfMat_U0_n_14;
  wire AXIvideo2xfMat_U0_n_17;
  wire AXIvideo2xfMat_U0_n_18;
  wire AXIvideo2xfMat_U0_n_2;
  wire AXIvideo2xfMat_U0_n_3;
  wire Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2xfMat_U0_ap_ready;
  wire ap_sync_Block_Mat_exit43_pro_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit43_pro_U0_ap_ready_reg_n_0;
  wire dilation_accel_U0_ap_ready;
  wire dilation_accel_U0_ap_start;
  wire dilation_accel_U0_n_0;
  wire dilation_accel_U0_n_10;
  wire dilation_accel_U0_n_100;
  wire dilation_accel_U0_n_102;
  wire dilation_accel_U0_n_104;
  wire dilation_accel_U0_n_105;
  wire dilation_accel_U0_n_106;
  wire dilation_accel_U0_n_107;
  wire dilation_accel_U0_n_108;
  wire dilation_accel_U0_n_109;
  wire dilation_accel_U0_n_110;
  wire dilation_accel_U0_n_111;
  wire dilation_accel_U0_n_112;
  wire dilation_accel_U0_n_114;
  wire dilation_accel_U0_n_116;
  wire dilation_accel_U0_n_117;
  wire dilation_accel_U0_n_30;
  wire dilation_accel_U0_n_31;
  wire dilation_accel_U0_n_32;
  wire dilation_accel_U0_n_33;
  wire dilation_accel_U0_n_34;
  wire dilation_accel_U0_n_35;
  wire dilation_accel_U0_n_36;
  wire dilation_accel_U0_n_37;
  wire dilation_accel_U0_n_38;
  wire dilation_accel_U0_n_39;
  wire dilation_accel_U0_n_40;
  wire [7:0]dilation_accel_U0_p_dst_data_V_din;
  wire dilation_accel_U0_p_src_rows_read;
  wire [10:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_address1 ;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_ce1 ;
  wire [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_d1 ;
  wire [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_q0 ;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_we1 ;
  wire [10:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_address1 ;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_ce1 ;
  wire [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_d1 ;
  wire [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_q0 ;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_we1 ;
  wire [10:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_address1 ;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_ce1 ;
  wire [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_d1 ;
  wire [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_q0 ;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_we1 ;
  wire [10:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_address1 ;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_ce1 ;
  wire [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_d1 ;
  wire [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_q0 ;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_we1 ;
  wire \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_ce1 ;
  wire [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_q0 ;
  wire [9:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/tmp_21_fu_1089_p4 ;
  wire [31:0]height;
  wire i_reg_2650;
  wire [15:0]imgInput1_cols_c12_dout;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_cols_c12_full_n;
  wire imgInput1_cols_c_U_n_1;
  wire [31:0]imgInput1_cols_c_dout;
  wire imgInput1_cols_c_empty_n;
  wire imgInput1_cols_c_full_n;
  wire imgInput1_data_V_cha_U_n_2;
  wire [7:0]imgInput1_data_V_cha_dout;
  wire imgInput1_data_V_cha_empty_n;
  wire imgInput1_data_V_cha_full_n;
  wire [15:0]imgInput1_rows_c11_dout;
  wire imgInput1_rows_c11_empty_n;
  wire imgInput1_rows_c11_full_n;
  wire [31:0]imgInput1_rows_c_dout;
  wire imgInput1_rows_c_empty_n;
  wire imgInput1_rows_c_full_n;
  wire [31:0]imgOutput1_cols_c_dout;
  wire imgOutput1_cols_c_empty_n;
  wire imgOutput1_cols_c_full_n;
  wire [7:0]imgOutput1_data_V_ch_dout;
  wire imgOutput1_data_V_ch_empty_n;
  wire imgOutput1_data_V_ch_full_n;
  wire imgOutput1_rows_c_U_n_2;
  wire imgOutput1_rows_c_U_n_4;
  wire imgOutput1_rows_c_U_n_5;
  wire [31:0]imgOutput1_rows_c_dout;
  wire imgOutput1_rows_c_empty_n;
  wire imgOutput1_rows_c_full_n;
  wire interrupt;
  wire [7:0]p_dst_TDATA;
  wire [0:0]p_dst_TLAST;
  wire p_dst_TREADY;
  wire [0:0]p_dst_TUSER;
  wire p_dst_TVALID;
  wire [7:0]p_src_TDATA;
  wire [0:0]p_src_TLAST;
  wire p_src_TREADY;
  wire [0:0]p_src_TUSER;
  wire p_src_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire start_for_dilation_accel_U0_full_n;
  wire start_for_xfMat2AXIvideo_U0_full_n;
  wire start_for_xfMat2Acud_U_n_2;
  wire start_for_xfMat2Acud_U_n_3;
  wire start_for_xfMat2Acud_U_n_4;
  wire start_for_xfMat2Acud_U_n_5;
  wire start_once_reg;
  wire start_once_reg_0;
  wire tmp_23_i_fu_199_p2;
  wire [31:0]width;
  wire xfMat2AXIvideo_U0_ap_done;
  wire xfMat2AXIvideo_U0_ap_start;
  wire xfMat2AXIvideo_U0_img_cols_read;
  wire xfMat2AXIvideo_U0_img_data_V_read;
  wire xfMat2AXIvideo_U0_n_10;
  wire xfMat2AXIvideo_U0_n_3;
  wire xfMat2AXIvideo_U0_n_9;
  wire xf_dilation_accel_AXILiteS_s_axi_U_n_0;
  wire xf_dilation_accel_AXILiteS_s_axi_U_n_1;
  wire xf_dilation_accel_AXILiteS_s_axi_U_n_3;
  wire xf_dilation_accel_AXILiteS_s_axi_U_n_70;
  wire xf_dilation_accel_AXILiteS_s_axi_U_n_71;
  wire xf_dilation_accel_AXILiteS_s_axi_U_n_72;
  wire [15:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;

  assign p_dst_TDEST[0] = \<const0> ;
  assign p_dst_TID[0] = \<const0> ;
  assign p_dst_TKEEP[0] = \<const1> ;
  assign p_dst_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2xfMat AXIvideo2xfMat_U0
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .D(imgInput1_cols_c_dout),
        .Q(AXIvideo2xfMat_U0_n_3),
        .\ap_CS_fsm_reg[0]_0 (xf_dilation_accel_AXILiteS_s_axi_U_n_0),
        .\ap_CS_fsm_reg[4]_0 (AXIvideo2xfMat_U0_n_18),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0_reg_0(AXIvideo2xfMat_U0_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2xfMat_U0_ap_ready(ap_sync_AXIvideo2xfMat_U0_ap_ready),
        .ap_sync_Block_Mat_exit43_pro_U0_ap_ready(ap_sync_Block_Mat_exit43_pro_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2xfMat_U0_ap_ready(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .imgInput1_cols_c12_full_n(imgInput1_cols_c12_full_n),
        .imgInput1_cols_c_empty_n(imgInput1_cols_c_empty_n),
        .imgInput1_data_V_cha_full_n(imgInput1_data_V_cha_full_n),
        .imgInput1_rows_c11_full_n(imgInput1_rows_c11_full_n),
        .imgInput1_rows_c_empty_n(imgInput1_rows_c_empty_n),
        .internal_full_n_reg(AXIvideo2xfMat_U0_n_13),
        .internal_full_n_reg_0(AXIvideo2xfMat_U0_n_14),
        .\p_Val2_s_reg_282_reg[7]_0 (AXIvideo2xfMat_U0_img_data_V_din),
        .p_src_TDATA(p_src_TDATA),
        .p_src_TLAST(p_src_TLAST),
        .p_src_TREADY(p_src_TREADY),
        .p_src_TUSER(p_src_TUSER),
        .p_src_TVALID(p_src_TVALID),
        .\rows_reg_392_reg[0]_0 (xf_dilation_accel_AXILiteS_s_axi_U_n_1),
        .\rows_reg_392_reg[31]_0 (imgInput1_rows_c_dout),
        .start_for_dilation_accel_U0_full_n(start_for_dilation_accel_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_reg_0(AXIvideo2xfMat_U0_n_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit43_pro Block_Mat_exit43_pro_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(xf_dilation_accel_AXILiteS_s_axi_U_n_72));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(xf_dilation_accel_AXILiteS_s_axi_U_n_70),
        .Q(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit43_pro_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(xf_dilation_accel_AXILiteS_s_axi_U_n_71),
        .Q(ap_sync_reg_Block_Mat_exit43_pro_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dilation_accel dilation_accel_U0
       (.ADDRARDADDR(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_address1 ),
        .D(imgInput1_rows_c11_dout),
        .DIADI(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_d1 ),
        .DOBDO(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_q0 ),
        .E(shiftReg_ce),
        .Q(imgInput1_data_V_cha_dout),
        .\SRL_SIG_reg[0][7] (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_d1 ),
        .\SRL_SIG_reg[0][7]_0 (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_d1 ),
        .WEA(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_ce1 ),
        .\ap_CS_fsm_reg[0]_0 (dilation_accel_U0_n_104),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,dilation_accel_U0_n_102}),
        .\ap_CS_fsm_reg[6] (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_ce1 ),
        .\ap_CS_fsm_reg[6]_0 (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_ce1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(imgInput1_data_V_cha_U_n_2),
        .ap_enable_reg_pp0_iter1_reg(dilation_accel_U0_n_0),
        .ap_enable_reg_pp0_iter1_reg_0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_ce1 ),
        .ap_enable_reg_pp1_iter11_reg(dilation_accel_U0_n_116),
        .ap_enable_reg_pp1_iter2_reg(dilation_accel_U0_n_117),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .buf_0_V_we1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_we1 ),
        .buf_1_V_we1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_we1 ),
        .buf_2_V_we1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_we1 ),
        .buf_3_V_we1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_we1 ),
        .dilation_accel_U0_ap_ready(dilation_accel_U0_ap_ready),
        .dilation_accel_U0_ap_start(dilation_accel_U0_ap_start),
        .dilation_accel_U0_p_src_rows_read(dilation_accel_U0_p_src_rows_read),
        .imgInput1_cols_c12_empty_n(imgInput1_cols_c12_empty_n),
        .imgInput1_data_V_cha_empty_n(imgInput1_data_V_cha_empty_n),
        .imgInput1_rows_c11_empty_n(imgInput1_rows_c11_empty_n),
        .imgOutput1_data_V_ch_full_n(imgOutput1_data_V_ch_full_n),
        .int_ap_idle_reg(ap_sync_reg_Block_Mat_exit43_pro_U0_ap_ready_reg_n_0),
        .int_ap_idle_reg_0(AXIvideo2xfMat_U0_n_3),
        .int_ap_idle_reg_1(xf_dilation_accel_AXILiteS_s_axi_U_n_1),
        .int_ap_idle_reg_2(xfMat2AXIvideo_U0_n_3),
        .\p_src_cols_read_reg_97_reg[15]_0 (imgInput1_cols_c12_dout),
        .\sel_SEBB_reg_1861_reg[7] (dilation_accel_U0_p_dst_data_V_din),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7] (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_q0 ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_q0 ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_q0 ),
        .\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_q0 ),
        .start_for_xfMat2AXIvideo_U0_full_n(start_for_xfMat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .\t_V_2_reg_464_reg[10] (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_address1 ),
        .\t_V_2_reg_464_reg[10]_0 (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_address1 ),
        .\t_V_5_reg_542_pp1_iter1_reg_reg[10] ({\grp_dilate_fu_80/grp_xfdilate_fu_58/tmp_21_fu_1089_p4 ,dilation_accel_U0_n_100}),
        .\t_V_5_reg_542_reg[10] ({dilation_accel_U0_n_30,dilation_accel_U0_n_31,dilation_accel_U0_n_32,dilation_accel_U0_n_33,dilation_accel_U0_n_34,dilation_accel_U0_n_35,dilation_accel_U0_n_36,dilation_accel_U0_n_37,dilation_accel_U0_n_38,dilation_accel_U0_n_39,dilation_accel_U0_n_40}),
        .\t_V_5_reg_542_reg[10]_0 (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_address1 ),
        .\tmp_13_reg_1712_reg[2] (\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_ce1 ),
        .\tmp_9_reg_1708_reg[0] (dilation_accel_U0_n_10),
        .\tmp_9_reg_1708_reg[0]_0 ({dilation_accel_U0_n_105,dilation_accel_U0_n_106,dilation_accel_U0_n_107,dilation_accel_U0_n_108,dilation_accel_U0_n_109,dilation_accel_U0_n_110,dilation_accel_U0_n_111,dilation_accel_U0_n_112}),
        .\tmp_9_reg_1708_reg[0]_1 (dilation_accel_U0_n_114),
        .xfMat2AXIvideo_U0_ap_start(xfMat2AXIvideo_U0_ap_start));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_U/xfdilate_buf_0_V_ram_U/ram_reg 
       (.ADDRARDADDR({\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_address1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\grp_dilate_fu_80/grp_xfdilate_fu_58/tmp_21_fu_1089_p4 ,dilation_accel_U0_n_100,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_d1 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOBDO_UNCONNECTED [15:8],\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_q0 }),
        .DOPADOP(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_we1 ),
        .ENBWREN(dilation_accel_U0_n_117),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_ce1 ,\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_0_V_ce1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_U/xfdilate_buf_0_V_ram_U/ram_reg 
       (.ADDRARDADDR({\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_address1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\grp_dilate_fu_80/grp_xfdilate_fu_58/tmp_21_fu_1089_p4 ,dilation_accel_U0_n_100,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_d1 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOBDO_UNCONNECTED [15:8],\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_q0 }),
        .DOPADOP(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_we1 ),
        .ENBWREN(dilation_accel_U0_n_117),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_ce1 ,\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_1_V_ce1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg 
       (.ADDRARDADDR({\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_address1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\grp_dilate_fu_80/grp_xfdilate_fu_58/tmp_21_fu_1089_p4 ,dilation_accel_U0_n_100,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_d1 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOBDO_UNCONNECTED [15:8],\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_q0 }),
        .DOPADOP(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_we1 ),
        .ENBWREN(dilation_accel_U0_n_117),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_ce1 ,\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_ce1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg 
       (.ADDRARDADDR({\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_address1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\grp_dilate_fu_80/grp_xfdilate_fu_58/tmp_21_fu_1089_p4 ,dilation_accel_U0_n_100,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_d1 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOBDO_UNCONNECTED [15:8],\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_q0 }),
        .DOPADOP(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_we1 ),
        .ENBWREN(dilation_accel_U0_n_117),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_ce1 ,\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_ce1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_U/xfdilate_buf_0_V_ram_U/ram_reg 
       (.ADDRARDADDR({dilation_accel_U0_n_30,dilation_accel_U0_n_31,dilation_accel_U0_n_32,dilation_accel_U0_n_33,dilation_accel_U0_n_34,dilation_accel_U0_n_35,dilation_accel_U0_n_36,dilation_accel_U0_n_37,dilation_accel_U0_n_38,dilation_accel_U0_n_39,dilation_accel_U0_n_40,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\grp_dilate_fu_80/grp_xfdilate_fu_58/tmp_21_fu_1089_p4 ,dilation_accel_U0_n_100,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dilation_accel_U0_n_105,dilation_accel_U0_n_106,dilation_accel_U0_n_107,dilation_accel_U0_n_108,dilation_accel_U0_n_109,dilation_accel_U0_n_110,dilation_accel_U0_n_111,dilation_accel_U0_n_112}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOBDO_UNCONNECTED [15:8],\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_q0 }),
        .DOPADOP(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_U/xfdilate_buf_0_V_ram_U/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_ce1 ),
        .ENBWREN(dilation_accel_U0_n_117),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_ce1 ,\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_4_V_ce1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A imgInput1_cols_c12_U
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .D(imgInput1_cols_c_dout[15:0]),
        .\SRL_SIG_reg[1][15] (imgInput1_cols_c12_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilation_accel_U0_p_src_rows_read(dilation_accel_U0_p_src_rows_read),
        .imgInput1_cols_c12_empty_n(imgInput1_cols_c12_empty_n),
        .imgInput1_cols_c12_full_n(imgInput1_cols_c12_full_n),
        .internal_empty_n_reg_0(AXIvideo2xfMat_U0_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_0 imgInput1_cols_c_U
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .D(imgInput1_cols_c_dout),
        .Q(width),
        .\SRL_SIG_reg[1][0] (imgOutput1_rows_c_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_Block_Mat_exit43_pro_U0_ap_ready(ap_sync_Block_Mat_exit43_pro_U0_ap_ready),
        .imgInput1_cols_c_empty_n(imgInput1_cols_c_empty_n),
        .imgInput1_cols_c_full_n(imgInput1_cols_c_full_n),
        .imgInput1_rows_c_full_n(imgInput1_rows_c_full_n),
        .imgOutput1_cols_c_full_n(imgOutput1_cols_c_full_n),
        .imgOutput1_rows_c_full_n(imgOutput1_rows_c_full_n),
        .int_ap_ready_reg(ap_sync_reg_Block_Mat_exit43_pro_U0_ap_ready_reg_n_0),
        .internal_empty_n_reg_0(imgOutput1_rows_c_U_n_5),
        .internal_full_n_reg_0(imgInput1_cols_c_U_n_1),
        .start_for_xfMat2AXIvideo_U0_full_n(start_for_xfMat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A imgInput1_data_V_cha_U
       (.D(AXIvideo2xfMat_U0_img_data_V_din),
        .DIADI(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_d1 ),
        .Q(imgInput1_data_V_cha_dout),
        .\SRL_SIG_reg[0][0] (AXIvideo2xfMat_U0_n_2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(dilation_accel_U0_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_2_V_U/xfdilate_buf_0_V_ram_U/ram_reg (dilation_accel_U0_n_10),
        .imgInput1_data_V_cha_empty_n(imgInput1_data_V_cha_empty_n),
        .imgInput1_data_V_cha_full_n(imgInput1_data_V_cha_full_n),
        .internal_empty_n_reg_0(imgInput1_data_V_cha_U_n_2),
        .internal_empty_n_reg_1(AXIvideo2xfMat_U0_n_18),
        .\mOutPtr_reg[0]_0 (dilation_accel_U0_n_114));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_1 imgInput1_rows_c11_U
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .D(imgInput1_rows_c11_dout),
        .\SRL_SIG_reg[0][15] (imgInput1_rows_c_dout[15:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilation_accel_U0_ap_start(dilation_accel_U0_ap_start),
        .dilation_accel_U0_p_src_rows_read(dilation_accel_U0_p_src_rows_read),
        .imgInput1_cols_c12_empty_n(imgInput1_cols_c12_empty_n),
        .imgInput1_rows_c11_empty_n(imgInput1_rows_c11_empty_n),
        .imgInput1_rows_c11_full_n(imgInput1_rows_c11_full_n),
        .internal_empty_n_reg_0(AXIvideo2xfMat_U0_n_13),
        .\p_src_cols_read_reg_97_reg[0] (dilation_accel_U0_n_102));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_2 imgInput1_rows_c_U
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .Q(height),
        .\SRL_SIG_reg[1][0] (imgOutput1_rows_c_U_n_2),
        .\SRL_SIG_reg[1][31] (imgInput1_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_rows_c_empty_n(imgInput1_rows_c_empty_n),
        .imgInput1_rows_c_full_n(imgInput1_rows_c_full_n),
        .internal_empty_n_reg_0(imgOutput1_rows_c_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A imgOutput1_cols_c_U
       (.Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .Q(width),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput1_cols_c_empty_n(imgOutput1_cols_c_empty_n),
        .imgOutput1_cols_c_full_n(imgOutput1_cols_c_full_n),
        .imgOutput1_rows_c_empty_n(imgOutput1_rows_c_empty_n),
        .internal_full_n_reg_0(start_for_xfMat2Acud_U_n_4),
        .\mOutPtr_reg[0]_0 (imgOutput1_rows_c_U_n_2),
        .\mOutPtr_reg[0]_1 (xfMat2AXIvideo_U0_n_3),
        .out(imgOutput1_cols_c_dout),
        .xfMat2AXIvideo_U0_ap_start(xfMat2AXIvideo_U0_ap_start),
        .xfMat2AXIvideo_U0_img_cols_read(xfMat2AXIvideo_U0_img_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_3 imgOutput1_data_V_ch_U
       (.D(dilation_accel_U0_p_dst_data_V_din),
        .E(shiftReg_ce),
        .Q(imgOutput1_data_V_ch_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput1_data_V_ch_empty_n(imgOutput1_data_V_ch_empty_n),
        .imgOutput1_data_V_ch_full_n(imgOutput1_data_V_ch_full_n),
        .internal_full_n_reg_0(xfMat2AXIvideo_U0_n_9),
        .\mOutPtr_reg[0]_0 (dilation_accel_U0_n_116),
        .xfMat2AXIvideo_U0_img_data_V_read(xfMat2AXIvideo_U0_img_data_V_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_4 imgOutput1_rows_c_U
       (.Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write(Block_Mat_exit43_pro_U0_imgOutput1_cols_out_write),
        .Q(height),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_cols_c_full_n(imgInput1_cols_c_full_n),
        .imgInput1_rows_c_full_n(imgInput1_rows_c_full_n),
        .imgOutput1_cols_c_empty_n(imgOutput1_cols_c_empty_n),
        .imgOutput1_cols_c_full_n(imgOutput1_cols_c_full_n),
        .imgOutput1_rows_c_empty_n(imgOutput1_rows_c_empty_n),
        .imgOutput1_rows_c_full_n(imgOutput1_rows_c_full_n),
        .internal_full_n_reg_0(imgOutput1_rows_c_U_n_2),
        .internal_full_n_reg_1(imgOutput1_rows_c_U_n_4),
        .internal_full_n_reg_2(imgOutput1_rows_c_U_n_5),
        .internal_full_n_reg_3(start_for_xfMat2Acud_U_n_3),
        .\mOutPtr_reg[0]_0 (xf_dilation_accel_AXILiteS_s_axi_U_n_3),
        .\mOutPtr_reg[0]_1 (xfMat2AXIvideo_U0_n_3),
        .out(imgOutput1_rows_c_dout),
        .xfMat2AXIvideo_U0_ap_start(xfMat2AXIvideo_U0_ap_start),
        .xfMat2AXIvideo_U0_img_cols_read(xfMat2AXIvideo_U0_img_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_dilatiodEe start_for_dilatiodEe_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dilation_accel_U0_ap_ready(dilation_accel_U0_ap_ready),
        .dilation_accel_U0_ap_start(dilation_accel_U0_ap_start),
        .internal_full_n_reg_0(AXIvideo2xfMat_U0_n_17),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state2),
        .\mOutPtr_reg[0]_1 (dilation_accel_U0_n_104),
        .start_for_dilation_accel_U0_full_n(start_for_dilation_accel_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xfMat2Acud start_for_xfMat2Acud_U
       (.CO(tmp_23_i_fu_199_p2),
        .Q(xfMat2AXIvideo_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .i_reg_2650(i_reg_2650),
        .imgOutput1_cols_c_empty_n(imgOutput1_cols_c_empty_n),
        .imgOutput1_rows_c_empty_n(imgOutput1_rows_c_empty_n),
        .internal_empty_n_reg_0(start_for_xfMat2Acud_U_n_2),
        .internal_empty_n_reg_1(start_for_xfMat2Acud_U_n_3),
        .internal_empty_n_reg_2(start_for_xfMat2Acud_U_n_4),
        .internal_full_n_reg_0(start_for_xfMat2Acud_U_n_5),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_Block_Mat_exit43_pro_U0_ap_ready_reg_n_0),
        .\mOutPtr_reg[0]_1 (xfMat2AXIvideo_U0_n_10),
        .start_for_xfMat2AXIvideo_U0_full_n(start_for_xfMat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2AXIvideo_U0_ap_done(xfMat2AXIvideo_U0_ap_done),
        .xfMat2AXIvideo_U0_ap_start(xfMat2AXIvideo_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xfMat2AXIvideo xfMat2AXIvideo_U0
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 (imgOutput1_data_V_ch_dout),
        .CO(tmp_23_i_fu_199_p2),
        .D(imgOutput1_cols_c_dout),
        .Q(xfMat2AXIvideo_U0_n_3),
        .\ap_CS_fsm_reg[0]_0 (start_for_xfMat2Acud_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_reg_2650(i_reg_2650),
        .imgOutput1_cols_c_empty_n(imgOutput1_cols_c_empty_n),
        .imgOutput1_data_V_ch_empty_n(imgOutput1_data_V_ch_empty_n),
        .imgOutput1_rows_c_empty_n(imgOutput1_rows_c_empty_n),
        .internal_empty_n_reg(xfMat2AXIvideo_U0_n_9),
        .internal_empty_n_reg_0(xfMat2AXIvideo_U0_n_10),
        .p_dst_TDATA(p_dst_TDATA),
        .p_dst_TLAST(p_dst_TLAST),
        .p_dst_TREADY(p_dst_TREADY),
        .p_dst_TUSER(p_dst_TUSER),
        .p_dst_TVALID(p_dst_TVALID),
        .\rows_reg_246_reg[31]_0 (imgOutput1_rows_c_dout),
        .xfMat2AXIvideo_U0_ap_done(xfMat2AXIvideo_U0_ap_done),
        .xfMat2AXIvideo_U0_ap_start(xfMat2AXIvideo_U0_ap_start),
        .xfMat2AXIvideo_U0_img_cols_read(xfMat2AXIvideo_U0_img_cols_read),
        .xfMat2AXIvideo_U0_img_data_V_read(xfMat2AXIvideo_U0_img_data_V_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xf_dilation_accel_AXILiteS_s_axi xf_dilation_accel_AXILiteS_s_axi_U
       (.CO(tmp_23_i_fu_199_p2),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(xf_dilation_accel_AXILiteS_s_axi_U_n_70),
        .ap_rst_n_1(xf_dilation_accel_AXILiteS_s_axi_U_n_71),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2xfMat_U0_ap_ready(ap_sync_AXIvideo2xfMat_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2xfMat_U0_ap_ready(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg(xf_dilation_accel_AXILiteS_s_axi_U_n_1),
        .ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit43_pro_U0_ap_ready_reg_n_0),
        .ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_1(start_for_xfMat2Acud_U_n_5),
        .ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_2(imgInput1_cols_c_U_n_1),
        .height(height),
        .i_reg_2650(i_reg_2650),
        .imgInput1_cols_c12_full_n(imgInput1_cols_c12_full_n),
        .imgInput1_cols_c_empty_n(imgInput1_cols_c_empty_n),
        .imgInput1_rows_c11_full_n(imgInput1_rows_c11_full_n),
        .imgInput1_rows_c_empty_n(imgInput1_rows_c_empty_n),
        .int_ap_start_reg_0(xf_dilation_accel_AXILiteS_s_axi_U_n_3),
        .int_ap_start_reg_1(xf_dilation_accel_AXILiteS_s_axi_U_n_72),
        .internal_empty_n_reg(xf_dilation_accel_AXILiteS_s_axi_U_n_0),
        .interrupt(interrupt),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .start_for_dilation_accel_U0_full_n(start_for_dilation_accel_U0_full_n),
        .start_for_xfMat2AXIvideo_U0_full_n(start_for_xfMat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_0),
        .width(width),
        .xfMat2AXIvideo_U0_ap_done(xfMat2AXIvideo_U0_ap_done));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xf_dilation_accel_AXILiteS_s_axi
   (internal_empty_n_reg,
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg,
    ap_start,
    int_ap_start_reg_0,
    ap_rst_n_inv,
    width,
    height,
    \FSM_onehot_rstate_reg[1]_0 ,
    ap_rst_n_0,
    ap_rst_n_1,
    int_ap_start_reg_1,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RDATA,
    interrupt,
    imgInput1_cols_c_empty_n,
    imgInput1_cols_c12_full_n,
    imgInput1_rows_c11_full_n,
    imgInput1_rows_c_empty_n,
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
    start_for_dilation_accel_U0_full_n,
    start_once_reg_0,
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_0,
    start_once_reg,
    start_for_xfMat2AXIvideo_U0_full_n,
    ap_rst_n,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    ap_sync_AXIvideo2xfMat_U0_ap_ready,
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_1,
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_2,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    ap_sync_ready,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    i_reg_2650,
    CO,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_RREADY,
    xfMat2AXIvideo_U0_ap_done,
    ap_idle);
  output internal_empty_n_reg;
  output ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg;
  output ap_start;
  output int_ap_start_reg_0;
  output ap_rst_n_inv;
  output [31:0]width;
  output [31:0]height;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output int_ap_start_reg_1;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input imgInput1_cols_c_empty_n;
  input imgInput1_cols_c12_full_n;
  input imgInput1_rows_c11_full_n;
  input imgInput1_rows_c_empty_n;
  input ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  input start_for_dilation_accel_U0_full_n;
  input start_once_reg_0;
  input ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_0;
  input start_once_reg;
  input start_for_xfMat2AXIvideo_U0_full_n;
  input ap_rst_n;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_ARVALID;
  input ap_sync_AXIvideo2xfMat_U0_ap_ready;
  input ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_1;
  input ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_2;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input ap_sync_ready;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input i_reg_2650;
  input [0:0]CO;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_RREADY;
  input xfMat2AXIvideo_U0_ap_done;
  input ap_idle;

  wire [0:0]CO;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2xfMat_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_0;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_1;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_2;
  wire ar_hs;
  wire [7:1]data0;
  wire [31:0]height;
  wire i_reg_2650;
  wire imgInput1_cols_c12_full_n;
  wire imgInput1_cols_c_empty_n;
  wire imgInput1_rows_c11_full_n;
  wire imgInput1_rows_c_empty_n;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_3_n_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire [31:0]int_height0;
  wire \int_height[31]_i_1_n_0 ;
  wire \int_height[31]_i_3_n_0 ;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_width0;
  wire \int_width[31]_i_1_n_0 ;
  wire internal_empty_n_reg;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire [31:4]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire start_for_dilation_accel_U0_full_n;
  wire start_for_xfMat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire [31:0]width;
  wire xfMat2AXIvideo_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg),
        .I1(imgInput1_cols_c_empty_n),
        .I2(imgInput1_cols_c12_full_n),
        .I3(imgInput1_rows_c11_full_n),
        .I4(imgInput1_rows_c_empty_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h20A020A0202020A0)) 
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_AXIvideo2xfMat_U0_ap_ready),
        .I3(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_0),
        .I4(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_1),
        .I5(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_2),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h2A002A002A082A00)) 
    ap_sync_reg_Block_Mat_exit43_pro_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_AXIvideo2xfMat_U0_ap_ready),
        .I3(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_0),
        .I4(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_1),
        .I5(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_2),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'h4440)) 
    \cols_reg_397[31]_i_3 
       (.I0(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_dilation_accel_U0_full_n),
        .I3(start_once_reg_0),
        .O(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(xfMat2AXIvideo_U0_ap_done),
        .I1(int_ap_done_i_3_n_0),
        .I2(ar_hs),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_ap_done_i_3
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[14]),
        .O(int_height0[14]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[16]),
        .O(int_height0[16]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[17]),
        .O(int_height0[17]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[18]),
        .O(int_height0[18]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[19]),
        .O(int_height0[19]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[20]),
        .O(int_height0[20]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[21]),
        .O(int_height0[21]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[22]),
        .O(int_height0[22]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[23]),
        .O(int_height0[23]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[24]),
        .O(int_height0[24]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[25]),
        .O(int_height0[25]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[26]),
        .O(int_height0[26]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[27]),
        .O(int_height0[27]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[28]),
        .O(int_height0[28]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[29]),
        .O(int_height0[29]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[30]),
        .O(int_height0[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_height[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_height[31]_i_3_n_0 ),
        .O(\int_height[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[31]),
        .O(int_height0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \int_height[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_height[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[0]),
        .Q(height[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[10]),
        .Q(height[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[11]),
        .Q(height[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[12]),
        .Q(height[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[13]),
        .Q(height[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[14]),
        .Q(height[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[15]),
        .Q(height[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[16] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[16]),
        .Q(height[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[17] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[17]),
        .Q(height[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[18] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[18]),
        .Q(height[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[19] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[19]),
        .Q(height[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[1]),
        .Q(height[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[20] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[20]),
        .Q(height[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[21] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[21]),
        .Q(height[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[22] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[22]),
        .Q(height[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[23] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[23]),
        .Q(height[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[24] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[24]),
        .Q(height[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[25] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[25]),
        .Q(height[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[26] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[26]),
        .Q(height[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[27] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[27]),
        .Q(height[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[28] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[28]),
        .Q(height[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[29] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[29]),
        .Q(height[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[2]),
        .Q(height[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[30] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[30]),
        .Q(height[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[31] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[31]),
        .Q(height[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[3]),
        .Q(height[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[4]),
        .Q(height[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[5]),
        .Q(height[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[6]),
        .Q(height[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[7]),
        .Q(height[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[8]),
        .Q(height[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[9]),
        .Q(height[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7777F7778888F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(i_reg_2650),
        .I4(CO),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_0),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_sync_ready),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[14]),
        .O(int_width0[14]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[16]),
        .O(int_width0[16]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[17]),
        .O(int_width0[17]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[18]),
        .O(int_width0[18]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[19]),
        .O(int_width0[19]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[20]),
        .O(int_width0[20]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[21]),
        .O(int_width0[21]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[22]),
        .O(int_width0[22]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[23]),
        .O(int_width0[23]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[24]),
        .O(int_width0[24]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[25]),
        .O(int_width0[25]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[26]),
        .O(int_width0[26]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[27]),
        .O(int_width0[27]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[28]),
        .O(int_width0[28]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[29]),
        .O(int_width0[29]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[30]),
        .O(int_width0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_width[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_height[31]_i_3_n_0 ),
        .O(\int_width[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[31]),
        .O(int_width0[31]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[0]),
        .Q(width[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[10]),
        .Q(width[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[11]),
        .Q(width[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[12]),
        .Q(width[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[13]),
        .Q(width[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[14]),
        .Q(width[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[15]),
        .Q(width[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[16] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[16]),
        .Q(width[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[17] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[17]),
        .Q(width[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[18] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[18]),
        .Q(width[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[19] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[19]),
        .Q(width[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[1]),
        .Q(width[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[20] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[20]),
        .Q(width[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[21] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[21]),
        .Q(width[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[22] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[22]),
        .Q(width[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[23] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[23]),
        .Q(width[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[24] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[24]),
        .Q(width[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[25] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[25]),
        .Q(width[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[26] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[26]),
        .Q(width[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[27] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[27]),
        .Q(width[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[28] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[28]),
        .Q(width[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[29] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[29]),
        .Q(width[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[2]),
        .Q(width[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[30] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[30]),
        .Q(width[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[31] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[31]),
        .Q(width[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[3]),
        .Q(width[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[4]),
        .Q(width[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[5]),
        .Q(width[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[6]),
        .Q(width[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[7]),
        .Q(width[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[8]),
        .Q(width[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[9]),
        .Q(width[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_start),
        .I1(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_0),
        .I2(start_once_reg),
        .I3(start_for_xfMat2AXIvideo_U0_full_n),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(width[0]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(height[0]),
        .I4(\rdata[0]_i_2_n_0 ),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[10]_i_1 
       (.I0(width[10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[10]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[11]_i_1 
       (.I0(width[11]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[11]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[12]_i_1 
       (.I0(width[12]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[12]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[13]_i_1 
       (.I0(width[13]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[13]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[14]_i_1 
       (.I0(width[14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[14]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[15]_i_1 
       (.I0(width[15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[15]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[16]_i_1 
       (.I0(width[16]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[16]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[17]_i_1 
       (.I0(width[17]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[17]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[18]_i_1 
       (.I0(width[18]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[18]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[19]_i_1 
       (.I0(width[19]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[19]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hAEAAAEAEAEAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(width[1]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(height[1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_2 
       (.I0(data0[1]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(p_0_in),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(p_1_in),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[20]_i_1 
       (.I0(width[20]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[20]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[21]_i_1 
       (.I0(width[21]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[21]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[22]_i_1 
       (.I0(width[22]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[22]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[23]_i_1 
       (.I0(width[23]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[23]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[24]_i_1 
       (.I0(width[24]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[24]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[25]_i_1 
       (.I0(width[25]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[25]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[26]_i_1 
       (.I0(width[26]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[26]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[27]_i_1 
       (.I0(width[27]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[27]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[28]_i_1 
       (.I0(width[28]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[28]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[29]_i_1 
       (.I0(width[29]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[29]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[2]_i_1 
       (.I0(width[2]),
        .I1(height[2]),
        .I2(data0[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[30]_i_1 
       (.I0(width[30]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[30]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[31]_i_2 
       (.I0(width[31]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[31]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rdata[31]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[3]_i_1 
       (.I0(width[3]),
        .I1(height[3]),
        .I2(data0[3]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[4]_i_1 
       (.I0(width[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[4]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[5]_i_1 
       (.I0(width[5]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[5]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[6]_i_1 
       (.I0(width[6]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[6]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[6]));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[7]_i_2 
       (.I0(width[7]),
        .I1(height[7]),
        .I2(data0[7]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[8]_i_1 
       (.I0(width[8]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[8]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[9]_i_1 
       (.I0(width[9]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[9]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hF2F0D0D0)) 
    start_once_reg_i_1__0
       (.I0(ap_start),
        .I1(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_0),
        .I2(start_once_reg),
        .I3(start_for_xfMat2AXIvideo_U0_full_n),
        .I4(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg_2),
        .O(int_ap_start_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xfdilate
   (ap_enable_reg_pp0_iter1_reg_0,
    buf_3_V_we1,
    buf_2_V_we1,
    WEA,
    ap_enable_reg_pp0_iter1_reg_1,
    buf_1_V_we1,
    buf_0_V_we1,
    \tmp_13_reg_1712_reg[2]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \tmp_9_reg_1708_reg[0]_0 ,
    DIADI,
    ADDRARDADDR,
    \t_V_5_reg_542_reg[10]_0 ,
    \t_V_5_reg_542_reg[10]_1 ,
    \SRL_SIG_reg[0][7] ,
    \t_V_2_reg_464_reg[10]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \t_V_2_reg_464_reg[10]_1 ,
    \t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 ,
    D,
    \ap_CS_fsm_reg[0]_0 ,
    dilation_accel_U0_ap_ready,
    \ap_CS_fsm_reg[0]_1 ,
    \tmp_9_reg_1708_reg[0]_1 ,
    \tmp_9_reg_1708_reg[0]_2 ,
    E,
    ap_enable_reg_pp1_iter11_reg_0,
    ap_enable_reg_pp1_iter2_reg_0,
    grp_dilate_fu_80_ap_start_reg_reg,
    \ap_CS_fsm_reg[0]_2 ,
    \sel_SEBB_reg_1861_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    imgInput1_data_V_cha_empty_n,
    ap_rst_n,
    ap_enable_reg_pp0_iter0_reg_0,
    grp_xfdilate_fu_58_ap_start_reg,
    imgOutput1_data_V_ch_full_n,
    \grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg ,
    \op_assign_cast7_reg_1615_reg[15]_0 ,
    DOBDO,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ,
    \src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 ,
    \SRL_SIG_reg[0][0] ,
    grp_dilate_fu_80_ap_start_reg,
    \SRL_SIG_reg[0][0]_0 ,
    dilation_accel_U0_p_src_rows_read,
    internal_full_n_reg,
    \mOutPtr_reg[0] ,
    imgInput1_cols_c12_empty_n,
    dilation_accel_U0_ap_start,
    imgInput1_rows_c11_empty_n);
  output ap_enable_reg_pp0_iter1_reg_0;
  output buf_3_V_we1;
  output buf_2_V_we1;
  output [0:0]WEA;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output buf_1_V_we1;
  output buf_0_V_we1;
  output [0:0]\tmp_13_reg_1712_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output [0:0]\ap_CS_fsm_reg[6]_1 ;
  output \tmp_9_reg_1708_reg[0]_0 ;
  output [7:0]DIADI;
  output [10:0]ADDRARDADDR;
  output [10:0]\t_V_5_reg_542_reg[10]_0 ;
  output [10:0]\t_V_5_reg_542_reg[10]_1 ;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [10:0]\t_V_2_reg_464_reg[10]_0 ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output [10:0]\t_V_2_reg_464_reg[10]_1 ;
  output [10:0]\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 ;
  output [1:0]D;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output dilation_accel_U0_ap_ready;
  output \ap_CS_fsm_reg[0]_1 ;
  output [7:0]\tmp_9_reg_1708_reg[0]_1 ;
  output \tmp_9_reg_1708_reg[0]_2 ;
  output [0:0]E;
  output ap_enable_reg_pp1_iter11_reg_0;
  output ap_enable_reg_pp1_iter2_reg_0;
  output grp_dilate_fu_80_ap_start_reg_reg;
  output \ap_CS_fsm_reg[0]_2 ;
  output [7:0]\sel_SEBB_reg_1861_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]Q;
  input imgInput1_data_V_cha_empty_n;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0_reg_0;
  input grp_xfdilate_fu_58_ap_start_reg;
  input imgOutput1_data_V_ch_full_n;
  input [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg ;
  input [15:0]\op_assign_cast7_reg_1615_reg[15]_0 ;
  input [7:0]DOBDO;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ;
  input [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 ;
  input [1:0]\SRL_SIG_reg[0][0] ;
  input grp_dilate_fu_80_ap_start_reg;
  input [1:0]\SRL_SIG_reg[0][0]_0 ;
  input dilation_accel_U0_p_src_rows_read;
  input internal_full_n_reg;
  input \mOutPtr_reg[0] ;
  input imgInput1_cols_c12_empty_n;
  input dilation_accel_U0_ap_start;
  input imgInput1_rows_c11_empty_n;

  wire [10:0]ADDRARDADDR;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [15:0]Q;
  wire [1:0]\SRL_SIG_reg[0][0] ;
  wire [1:0]\SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]WEA;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[6]_i_1__0_n_0 ;
  wire \ap_CS_fsm[8]_i_1_n_0 ;
  wire \ap_CS_fsm[8]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_2 ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire [0:0]\ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm165_out;
  wire ap_NS_fsm168_out;
  wire ap_block_pp1_stage0_subdone6_in;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state4;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter00;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp1_iter0_i_2__0_n_0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11_i_1_n_0;
  wire ap_enable_reg_pp1_iter11_reg_0;
  wire ap_enable_reg_pp1_iter11_reg_n_0;
  wire ap_enable_reg_pp1_iter1_i_2_n_0;
  wire ap_enable_reg_pp1_iter1_i_3_n_0;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter2_reg_0;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter4_i_1_n_0;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_0_V_we1;
  wire buf_1_V_we1;
  wire \buf_2_V_addr_reg_1649[10]_i_1_n_0 ;
  wire buf_2_V_we1;
  wire [10:0]buf_3_V_addr_reg_1654;
  wire buf_3_V_we1;
  wire clear;
  wire \col_V_reg_1741[0]_i_1_n_0 ;
  wire [12:0]col_V_reg_1741_reg;
  wire \cond1_reg_1682[0]_i_1_n_0 ;
  wire \cond1_reg_1682_reg_n_0_[0] ;
  wire \cond_reg_1636[0]_i_1_n_0 ;
  wire \cond_reg_1636_reg_n_0_[0] ;
  wire dilation_accel_U0_ap_ready;
  wire dilation_accel_U0_ap_start;
  wire dilation_accel_U0_p_src_rows_read;
  wire exitcond3_fu_916_p2_carry__0_i_1_n_0;
  wire exitcond3_fu_916_p2_carry__0_i_2_n_0;
  wire exitcond3_fu_916_p2_carry__0_n_3;
  wire exitcond3_fu_916_p2_carry_i_1_n_0;
  wire exitcond3_fu_916_p2_carry_i_2_n_0;
  wire exitcond3_fu_916_p2_carry_i_3_n_0;
  wire exitcond3_fu_916_p2_carry_i_4_n_0;
  wire exitcond3_fu_916_p2_carry_n_0;
  wire exitcond3_fu_916_p2_carry_n_1;
  wire exitcond3_fu_916_p2_carry_n_2;
  wire exitcond3_fu_916_p2_carry_n_3;
  wire [7:0]\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg ;
  wire grp_dilate_fu_80_ap_start_reg;
  wire grp_dilate_fu_80_ap_start_reg_reg;
  wire grp_xfdilate_fu_58_ap_start_reg;
  wire \i_/i_/i___50_carry__0_n_0 ;
  wire \i_/i_/i___50_carry__0_n_1 ;
  wire \i_/i_/i___50_carry__0_n_2 ;
  wire \i_/i_/i___50_carry__0_n_3 ;
  wire \i_/i_/i___50_carry__0_n_4 ;
  wire \i_/i_/i___50_carry__0_n_5 ;
  wire \i_/i_/i___50_carry__0_n_6 ;
  wire \i_/i_/i___50_carry__0_n_7 ;
  wire \i_/i_/i___50_carry__1_n_0 ;
  wire \i_/i_/i___50_carry__1_n_1 ;
  wire \i_/i_/i___50_carry__1_n_2 ;
  wire \i_/i_/i___50_carry__1_n_3 ;
  wire \i_/i_/i___50_carry__1_n_4 ;
  wire \i_/i_/i___50_carry__1_n_5 ;
  wire \i_/i_/i___50_carry__1_n_6 ;
  wire \i_/i_/i___50_carry__1_n_7 ;
  wire \i_/i_/i___50_carry__2_n_7 ;
  wire \i_/i_/i___50_carry_n_0 ;
  wire \i_/i_/i___50_carry_n_1 ;
  wire \i_/i_/i___50_carry_n_2 ;
  wire \i_/i_/i___50_carry_n_3 ;
  wire \i_/i_/i___50_carry_n_4 ;
  wire \i_/i_/i___50_carry_n_5 ;
  wire \i_/i_/i___50_carry_n_6 ;
  wire \i_/i_/i___50_carry_n_7 ;
  wire \i_/i_/i___75_carry__0_n_0 ;
  wire \i_/i_/i___75_carry__0_n_1 ;
  wire \i_/i_/i___75_carry__0_n_2 ;
  wire \i_/i_/i___75_carry__0_n_3 ;
  wire \i_/i_/i___75_carry__0_n_4 ;
  wire \i_/i_/i___75_carry__0_n_5 ;
  wire \i_/i_/i___75_carry__0_n_6 ;
  wire \i_/i_/i___75_carry__0_n_7 ;
  wire \i_/i_/i___75_carry__1_n_2 ;
  wire \i_/i_/i___75_carry__1_n_3 ;
  wire \i_/i_/i___75_carry__1_n_5 ;
  wire \i_/i_/i___75_carry__1_n_6 ;
  wire \i_/i_/i___75_carry__1_n_7 ;
  wire \i_/i_/i___75_carry_n_0 ;
  wire \i_/i_/i___75_carry_n_1 ;
  wire \i_/i_/i___75_carry_n_2 ;
  wire \i_/i_/i___75_carry_n_3 ;
  wire \i_/i_/i___75_carry_n_4 ;
  wire \i_/i_/i___75_carry_n_5 ;
  wire \i_/i_/i___75_carry_n_6 ;
  wire \i_/i_/i___75_carry_n_7 ;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_0 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__2_n_0 ;
  wire \i_/i_/i__carry__2_n_1 ;
  wire \i_/i_/i__carry__2_n_2 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry__3_n_3 ;
  wire \i_/i_/i__carry__3_n_6 ;
  wire \i_/i_/i__carry__3_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire i___50_carry__0_i_1_n_0;
  wire i___50_carry__0_i_2_n_0;
  wire i___50_carry__0_i_3_n_0;
  wire i___50_carry__0_i_4_n_0;
  wire i___50_carry__1_i_1_n_0;
  wire i___50_carry__1_i_2_n_0;
  wire i___50_carry__1_i_3_n_0;
  wire i___50_carry__1_i_4_n_0;
  wire i___50_carry_i_1_n_0;
  wire i___50_carry_i_2_n_0;
  wire i___50_carry_i_3_n_0;
  wire i___50_carry_i_4_n_0;
  wire i___75_carry_i_1_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__10_n_0;
  wire i__carry_i_1__11_n_0;
  wire i__carry_i_1__12_n_0;
  wire i__carry_i_1__13_n_0;
  wire i__carry_i_1__14_n_0;
  wire i__carry_i_1__15_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_1__8_n_0;
  wire i__carry_i_1__9_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__10_n_0;
  wire i__carry_i_2__11_n_0;
  wire i__carry_i_2__12_n_0;
  wire i__carry_i_2__13_n_0;
  wire i__carry_i_2__14_n_0;
  wire i__carry_i_2__15_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_2__7_n_0;
  wire i__carry_i_2__8_n_0;
  wire i__carry_i_2__9_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__10_n_0;
  wire i__carry_i_3__11_n_0;
  wire i__carry_i_3__12_n_0;
  wire i__carry_i_3__13_n_0;
  wire i__carry_i_3__14_n_0;
  wire i__carry_i_3__15_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_3__7_n_0;
  wire i__carry_i_3__8_n_0;
  wire i__carry_i_3__9_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__10_n_0;
  wire i__carry_i_4__11_n_0;
  wire i__carry_i_4__12_n_0;
  wire i__carry_i_4__13_n_0;
  wire i__carry_i_4__14_n_0;
  wire i__carry_i_4__15_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_4__5_n_0;
  wire i__carry_i_4__6_n_0;
  wire i__carry_i_4__7_n_0;
  wire i__carry_i_4__8_n_0;
  wire i__carry_i_4__9_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__10_n_0;
  wire i__carry_i_5__11_n_0;
  wire i__carry_i_5__12_n_0;
  wire i__carry_i_5__13_n_0;
  wire i__carry_i_5__14_n_0;
  wire i__carry_i_5__15_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5__3_n_0;
  wire i__carry_i_5__4_n_0;
  wire i__carry_i_5__5_n_0;
  wire i__carry_i_5__6_n_0;
  wire i__carry_i_5__7_n_0;
  wire i__carry_i_5__8_n_0;
  wire i__carry_i_5__9_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__10_n_0;
  wire i__carry_i_6__11_n_0;
  wire i__carry_i_6__12_n_0;
  wire i__carry_i_6__13_n_0;
  wire i__carry_i_6__14_n_0;
  wire i__carry_i_6__15_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__2_n_0;
  wire i__carry_i_6__3_n_0;
  wire i__carry_i_6__4_n_0;
  wire i__carry_i_6__5_n_0;
  wire i__carry_i_6__6_n_0;
  wire i__carry_i_6__7_n_0;
  wire i__carry_i_6__8_n_0;
  wire i__carry_i_6__9_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__10_n_0;
  wire i__carry_i_7__11_n_0;
  wire i__carry_i_7__12_n_0;
  wire i__carry_i_7__13_n_0;
  wire i__carry_i_7__14_n_0;
  wire i__carry_i_7__15_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7__2_n_0;
  wire i__carry_i_7__3_n_0;
  wire i__carry_i_7__4_n_0;
  wire i__carry_i_7__5_n_0;
  wire i__carry_i_7__6_n_0;
  wire i__carry_i_7__7_n_0;
  wire i__carry_i_7__8_n_0;
  wire i__carry_i_7__9_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__10_n_0;
  wire i__carry_i_8__11_n_0;
  wire i__carry_i_8__12_n_0;
  wire i__carry_i_8__13_n_0;
  wire i__carry_i_8__14_n_0;
  wire i__carry_i_8__15_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8__2_n_0;
  wire i__carry_i_8__3_n_0;
  wire i__carry_i_8__4_n_0;
  wire i__carry_i_8__5_n_0;
  wire i__carry_i_8__6_n_0;
  wire i__carry_i_8__7_n_0;
  wire i__carry_i_8__8_n_0;
  wire i__carry_i_8__9_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9__0_n_0;
  wire i__carry_i_9__1_n_0;
  wire i__carry_i_9__2_n_0;
  wire i__carry_i_9_n_0;
  wire [1:0]i_row_V_1_reg_1677;
  wire \i_row_V_1_reg_1677[0]_i_1_n_0 ;
  wire \i_row_V_1_reg_1677[1]_i_1_n_0 ;
  wire [2:0]i_row_V_fu_940_p2;
  wire \icmp_reg_1780[0]_i_1_n_0 ;
  wire \icmp_reg_1780[0]_i_2_n_0 ;
  wire \icmp_reg_1780[0]_i_3_n_0 ;
  wire \icmp_reg_1780[0]_i_4_n_0 ;
  wire icmp_reg_1780_pp1_iter10_reg;
  wire \icmp_reg_1780_pp1_iter9_reg_reg[0]_srl7_n_0 ;
  wire \icmp_reg_1780_reg_n_0_[0] ;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_data_V_cha_empty_n;
  wire imgInput1_rows_c11_empty_n;
  wire imgOutput1_data_V_ch_full_n;
  wire [17:0]indvars_iv_reg_398_reg;
  wire internal_full_n_reg;
  wire load;
  wire \mOutPtr[1]_i_4__0_n_0 ;
  wire \mOutPtr[1]_i_4_n_0 ;
  wire \mOutPtr[1]_i_5_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire [16:0]op2_assign_1_fu_978_p2;
  wire op2_assign_1_fu_978_p2_carry__0_n_0;
  wire op2_assign_1_fu_978_p2_carry__0_n_1;
  wire op2_assign_1_fu_978_p2_carry__0_n_2;
  wire op2_assign_1_fu_978_p2_carry__0_n_3;
  wire op2_assign_1_fu_978_p2_carry__1_n_0;
  wire op2_assign_1_fu_978_p2_carry__1_n_1;
  wire op2_assign_1_fu_978_p2_carry__1_n_2;
  wire op2_assign_1_fu_978_p2_carry__1_n_3;
  wire op2_assign_1_fu_978_p2_carry__2_n_0;
  wire op2_assign_1_fu_978_p2_carry__2_n_1;
  wire op2_assign_1_fu_978_p2_carry__2_n_2;
  wire op2_assign_1_fu_978_p2_carry__2_n_3;
  wire op2_assign_1_fu_978_p2_carry_i_1_n_0;
  wire op2_assign_1_fu_978_p2_carry_n_0;
  wire op2_assign_1_fu_978_p2_carry_n_1;
  wire op2_assign_1_fu_978_p2_carry_n_2;
  wire op2_assign_1_fu_978_p2_carry_n_3;
  wire [16:0]op2_assign_1_reg_1691;
  wire [16:0]op2_assign_fu_972_p2;
  wire op2_assign_fu_972_p2_carry__0_n_0;
  wire op2_assign_fu_972_p2_carry__0_n_1;
  wire op2_assign_fu_972_p2_carry__0_n_2;
  wire op2_assign_fu_972_p2_carry__0_n_3;
  wire op2_assign_fu_972_p2_carry__1_n_0;
  wire op2_assign_fu_972_p2_carry__1_n_1;
  wire op2_assign_fu_972_p2_carry__1_n_2;
  wire op2_assign_fu_972_p2_carry__1_n_3;
  wire op2_assign_fu_972_p2_carry__2_n_0;
  wire op2_assign_fu_972_p2_carry__2_n_1;
  wire op2_assign_fu_972_p2_carry__2_n_2;
  wire op2_assign_fu_972_p2_carry__2_n_3;
  wire op2_assign_fu_972_p2_carry_i_1_n_0;
  wire op2_assign_fu_972_p2_carry_n_0;
  wire op2_assign_fu_972_p2_carry_n_1;
  wire op2_assign_fu_972_p2_carry_n_2;
  wire op2_assign_fu_972_p2_carry_n_3;
  wire [16:0]op2_assign_reg_1686;
  wire [15:0]\op_assign_cast7_reg_1615_reg[15]_0 ;
  wire [15:0]op_assign_cast_reg_1621;
  wire p_0_in0;
  wire p_0_in1_in;
  wire p_0_in2_in;
  wire \p_0_out_inferred__10/i__carry_n_0 ;
  wire \p_0_out_inferred__10/i__carry_n_1 ;
  wire \p_0_out_inferred__10/i__carry_n_2 ;
  wire \p_0_out_inferred__10/i__carry_n_3 ;
  wire \p_0_out_inferred__11/i__carry_n_0 ;
  wire \p_0_out_inferred__11/i__carry_n_1 ;
  wire \p_0_out_inferred__11/i__carry_n_2 ;
  wire \p_0_out_inferred__11/i__carry_n_3 ;
  wire \p_0_out_inferred__12/i__carry_n_0 ;
  wire \p_0_out_inferred__12/i__carry_n_1 ;
  wire \p_0_out_inferred__12/i__carry_n_2 ;
  wire \p_0_out_inferred__12/i__carry_n_3 ;
  wire \p_0_out_inferred__13/i__carry_n_0 ;
  wire \p_0_out_inferred__13/i__carry_n_1 ;
  wire \p_0_out_inferred__13/i__carry_n_2 ;
  wire \p_0_out_inferred__13/i__carry_n_3 ;
  wire \p_0_out_inferred__14/i__carry_n_0 ;
  wire \p_0_out_inferred__14/i__carry_n_1 ;
  wire \p_0_out_inferred__14/i__carry_n_2 ;
  wire \p_0_out_inferred__14/i__carry_n_3 ;
  wire \p_0_out_inferred__15/i__carry_n_0 ;
  wire \p_0_out_inferred__15/i__carry_n_1 ;
  wire \p_0_out_inferred__15/i__carry_n_2 ;
  wire \p_0_out_inferred__15/i__carry_n_3 ;
  wire \p_0_out_inferred__16/i__carry_n_0 ;
  wire \p_0_out_inferred__16/i__carry_n_1 ;
  wire \p_0_out_inferred__16/i__carry_n_2 ;
  wire \p_0_out_inferred__16/i__carry_n_3 ;
  wire \p_0_out_inferred__17/i__carry_n_0 ;
  wire \p_0_out_inferred__17/i__carry_n_1 ;
  wire \p_0_out_inferred__17/i__carry_n_2 ;
  wire \p_0_out_inferred__17/i__carry_n_3 ;
  wire \p_0_out_inferred__18/i__carry_n_0 ;
  wire \p_0_out_inferred__18/i__carry_n_1 ;
  wire \p_0_out_inferred__18/i__carry_n_2 ;
  wire \p_0_out_inferred__18/i__carry_n_3 ;
  wire \p_0_out_inferred__19/i__carry_n_0 ;
  wire \p_0_out_inferred__19/i__carry_n_1 ;
  wire \p_0_out_inferred__19/i__carry_n_2 ;
  wire \p_0_out_inferred__19/i__carry_n_3 ;
  wire \p_0_out_inferred__20/i__carry_n_0 ;
  wire \p_0_out_inferred__20/i__carry_n_1 ;
  wire \p_0_out_inferred__20/i__carry_n_2 ;
  wire \p_0_out_inferred__20/i__carry_n_3 ;
  wire \p_0_out_inferred__21/i__carry_n_0 ;
  wire \p_0_out_inferred__21/i__carry_n_1 ;
  wire \p_0_out_inferred__21/i__carry_n_2 ;
  wire \p_0_out_inferred__21/i__carry_n_3 ;
  wire \p_0_out_inferred__22/i__carry_n_0 ;
  wire \p_0_out_inferred__22/i__carry_n_1 ;
  wire \p_0_out_inferred__22/i__carry_n_2 ;
  wire \p_0_out_inferred__22/i__carry_n_3 ;
  wire \p_0_out_inferred__23/i__carry_n_0 ;
  wire \p_0_out_inferred__23/i__carry_n_1 ;
  wire \p_0_out_inferred__23/i__carry_n_2 ;
  wire \p_0_out_inferred__23/i__carry_n_3 ;
  wire \p_0_out_inferred__24/i__carry_n_0 ;
  wire \p_0_out_inferred__24/i__carry_n_1 ;
  wire \p_0_out_inferred__24/i__carry_n_2 ;
  wire \p_0_out_inferred__24/i__carry_n_3 ;
  wire \p_0_out_inferred__9/i__carry_n_0 ;
  wire \p_0_out_inferred__9/i__carry_n_1 ;
  wire \p_0_out_inferred__9/i__carry_n_2 ;
  wire \p_0_out_inferred__9/i__carry_n_3 ;
  wire [16:0]p_1_in__0;
  wire ram_reg_i_22__0_n_0;
  wire ram_reg_i_22__1_n_0;
  wire ram_reg_i_22__2_n_0;
  wire ram_reg_i_23__0_n_0;
  wire ram_reg_i_23__1_n_0;
  wire ram_reg_i_23__2_n_0;
  wire ram_reg_i_24__0_n_0;
  wire ram_reg_i_24_n_0;
  wire ram_reg_i_25_n_0;
  wire [16:0]rd_ind_1_reg_432;
  wire \rd_ind_1_reg_432[16]_i_1_n_0 ;
  wire \rd_ind_1_reg_432[16]_i_3_n_0 ;
  wire [16:1]rd_ind_2_fu_934_p2;
  wire rd_ind_2_fu_934_p2_carry__0_n_0;
  wire rd_ind_2_fu_934_p2_carry__0_n_1;
  wire rd_ind_2_fu_934_p2_carry__0_n_2;
  wire rd_ind_2_fu_934_p2_carry__0_n_3;
  wire rd_ind_2_fu_934_p2_carry__1_n_0;
  wire rd_ind_2_fu_934_p2_carry__1_n_1;
  wire rd_ind_2_fu_934_p2_carry__1_n_2;
  wire rd_ind_2_fu_934_p2_carry__1_n_3;
  wire rd_ind_2_fu_934_p2_carry__2_n_1;
  wire rd_ind_2_fu_934_p2_carry__2_n_2;
  wire rd_ind_2_fu_934_p2_carry__2_n_3;
  wire rd_ind_2_fu_934_p2_carry_n_0;
  wire rd_ind_2_fu_934_p2_carry_n_1;
  wire rd_ind_2_fu_934_p2_carry_n_2;
  wire rd_ind_2_fu_934_p2_carry_n_3;
  wire [16:0]rd_ind_reg_408;
  wire \row_ind_0_V_reg_507[0]_i_1_n_0 ;
  wire \row_ind_0_V_reg_507[1]_i_1_n_0 ;
  wire \row_ind_0_V_reg_507[2]_i_1_n_0 ;
  wire \row_ind_0_V_reg_507_reg_n_0_[0] ;
  wire \row_ind_0_V_reg_507_reg_n_0_[1] ;
  wire \row_ind_0_V_reg_507_reg_n_0_[2] ;
  wire \row_ind_1_V_reg_496[0]_i_1_n_0 ;
  wire \row_ind_1_V_reg_496[1]_i_1_n_0 ;
  wire \row_ind_1_V_reg_496[2]_i_1_n_0 ;
  wire \row_ind_1_V_reg_496_reg_n_0_[0] ;
  wire \row_ind_1_V_reg_496_reg_n_0_[1] ;
  wire \row_ind_1_V_reg_496_reg_n_0_[2] ;
  wire \row_ind_2_V_reg_485[0]_i_1_n_0 ;
  wire \row_ind_2_V_reg_485[1]_i_1_n_0 ;
  wire \row_ind_2_V_reg_485[2]_i_1_n_0 ;
  wire \row_ind_2_V_reg_485_reg_n_0_[0] ;
  wire \row_ind_2_V_reg_485_reg_n_0_[1] ;
  wire \row_ind_2_V_reg_485_reg_n_0_[2] ;
  wire \row_ind_3_V_1_reg_475[0]_i_1_n_0 ;
  wire \row_ind_3_V_1_reg_475[1]_i_1_n_0 ;
  wire \row_ind_3_V_1_reg_475[2]_i_1_n_0 ;
  wire \row_ind_3_V_1_reg_475_reg_n_0_[0] ;
  wire \row_ind_3_V_1_reg_475_reg_n_0_[1] ;
  wire \row_ind_3_V_1_reg_475_reg_n_0_[2] ;
  wire \row_ind_4_V_1_fu_140[0]_i_1_n_0 ;
  wire \row_ind_4_V_1_fu_140[1]_i_1_n_0 ;
  wire \row_ind_4_V_1_fu_140[2]_i_1_n_0 ;
  wire [2:0]row_ind_4_V_1_fu_140_reg__0;
  wire [2:0]row_ind_4_V_1_load_reg_1587_reg__0;
  wire \row_ind_4_V_2_fu_144[0]_i_1_n_0 ;
  wire \row_ind_4_V_2_fu_144[1]_i_1_n_0 ;
  wire \row_ind_4_V_2_fu_144[2]_i_1_n_0 ;
  wire [2:0]row_ind_4_V_2_fu_144_reg__0;
  wire [2:0]row_ind_4_V_2_load_reg_1592_reg__0;
  wire \row_ind_4_V_3_fu_148[0]_i_1_n_0 ;
  wire \row_ind_4_V_3_fu_148[1]_i_1_n_0 ;
  wire \row_ind_4_V_3_fu_148[2]_i_1_n_0 ;
  wire [2:0]row_ind_4_V_3_fu_148_reg__0;
  wire [2:0]row_ind_4_V_3_load_reg_1597_reg__0;
  wire \row_ind_4_V_4_fu_152[0]_i_1_n_0 ;
  wire \row_ind_4_V_4_fu_152[1]_i_1_n_0 ;
  wire \row_ind_4_V_4_fu_152[2]_i_1_n_0 ;
  wire [2:0]row_ind_4_V_4_fu_152_reg__0;
  wire [2:0]row_ind_4_V_4_load_reg_1602_reg__0;
  wire \row_ind_4_V_fu_136[0]_i_1_n_0 ;
  wire \row_ind_4_V_fu_136[1]_i_1_n_0 ;
  wire \row_ind_4_V_fu_136[2]_i_1_n_0 ;
  wire [2:0]row_ind_4_V_fu_136_reg__0;
  wire [2:0]row_ind_4_V_load_reg_1582_reg__0;
  wire sel;
  wire [11:10]sel0;
  wire [7:0]sel_SEBB_fu_1525_p3;
  wire \sel_SEBB_reg_1861[7]_i_1_n_0 ;
  wire [7:0]\sel_SEBB_reg_1861_reg[7]_0 ;
  wire src_buf_0_1_reg_7440;
  wire \src_buf_0_1_reg_744_reg_n_0_[0] ;
  wire \src_buf_0_1_reg_744_reg_n_0_[1] ;
  wire \src_buf_0_1_reg_744_reg_n_0_[2] ;
  wire \src_buf_0_1_reg_744_reg_n_0_[3] ;
  wire \src_buf_0_1_reg_744_reg_n_0_[4] ;
  wire \src_buf_0_1_reg_744_reg_n_0_[5] ;
  wire \src_buf_0_1_reg_744_reg_n_0_[6] ;
  wire \src_buf_0_1_reg_744_reg_n_0_[7] ;
  wire [7:0]src_buf_0_2_reg_731;
  wire [7:0]src_buf_0_3_reg_719;
  wire \src_buf_0_3_reg_719[7]_i_1_n_0 ;
  wire [7:0]src_buf_1_1_reg_693;
  wire [7:0]src_buf_1_1_reg_693_pp1_iter4_reg;
  wire [7:0]src_buf_1_2_reg_680;
  wire [7:0]src_buf_1_2_reg_680_pp1_iter4_reg;
  wire [7:0]src_buf_1_3_reg_668;
  wire [7:0]src_buf_1_3_reg_668_pp1_iter4_reg;
  wire src_buf_1_reg_7060;
  wire \src_buf_1_reg_706[7]_i_1_n_0 ;
  wire \src_buf_1_reg_706_reg_n_0_[0] ;
  wire \src_buf_1_reg_706_reg_n_0_[1] ;
  wire \src_buf_1_reg_706_reg_n_0_[2] ;
  wire \src_buf_1_reg_706_reg_n_0_[3] ;
  wire \src_buf_1_reg_706_reg_n_0_[4] ;
  wire \src_buf_1_reg_706_reg_n_0_[5] ;
  wire \src_buf_1_reg_706_reg_n_0_[6] ;
  wire \src_buf_1_reg_706_reg_n_0_[7] ;
  wire [7:0]src_buf_2_1_reg_642;
  wire [7:0]src_buf_2_1_reg_642_pp1_iter4_reg;
  wire [7:0]src_buf_2_1_reg_642_pp1_iter5_reg;
  wire [7:0]src_buf_2_1_reg_642_pp1_iter6_reg;
  wire [7:0]src_buf_2_2_reg_629;
  wire [7:0]src_buf_2_2_reg_629_pp1_iter4_reg;
  wire [7:0]src_buf_2_2_reg_629_pp1_iter5_reg;
  wire [7:0]src_buf_2_3_reg_617;
  wire \src_buf_2_3_reg_617_pp1_iter5_reg_reg[0]_srl2_n_0 ;
  wire \src_buf_2_3_reg_617_pp1_iter5_reg_reg[1]_srl2_n_0 ;
  wire \src_buf_2_3_reg_617_pp1_iter5_reg_reg[2]_srl2_n_0 ;
  wire \src_buf_2_3_reg_617_pp1_iter5_reg_reg[3]_srl2_n_0 ;
  wire \src_buf_2_3_reg_617_pp1_iter5_reg_reg[4]_srl2_n_0 ;
  wire \src_buf_2_3_reg_617_pp1_iter5_reg_reg[5]_srl2_n_0 ;
  wire \src_buf_2_3_reg_617_pp1_iter5_reg_reg[6]_srl2_n_0 ;
  wire \src_buf_2_3_reg_617_pp1_iter5_reg_reg[7]_srl2_n_0 ;
  wire [7:0]src_buf_2_3_reg_617_pp1_iter6_reg;
  wire src_buf_2_reg_6550;
  wire \src_buf_2_reg_655[7]_i_1_n_0 ;
  wire \src_buf_2_reg_655_reg_n_0_[0] ;
  wire \src_buf_2_reg_655_reg_n_0_[1] ;
  wire \src_buf_2_reg_655_reg_n_0_[2] ;
  wire \src_buf_2_reg_655_reg_n_0_[3] ;
  wire \src_buf_2_reg_655_reg_n_0_[4] ;
  wire \src_buf_2_reg_655_reg_n_0_[5] ;
  wire \src_buf_2_reg_655_reg_n_0_[6] ;
  wire \src_buf_2_reg_655_reg_n_0_[7] ;
  wire [7:0]src_buf_3_1_reg_591;
  wire \src_buf_3_1_reg_591_pp1_iter6_reg_reg[0]_srl3_n_0 ;
  wire \src_buf_3_1_reg_591_pp1_iter6_reg_reg[1]_srl3_n_0 ;
  wire \src_buf_3_1_reg_591_pp1_iter6_reg_reg[2]_srl3_n_0 ;
  wire \src_buf_3_1_reg_591_pp1_iter6_reg_reg[3]_srl3_n_0 ;
  wire \src_buf_3_1_reg_591_pp1_iter6_reg_reg[4]_srl3_n_0 ;
  wire \src_buf_3_1_reg_591_pp1_iter6_reg_reg[5]_srl3_n_0 ;
  wire \src_buf_3_1_reg_591_pp1_iter6_reg_reg[6]_srl3_n_0 ;
  wire \src_buf_3_1_reg_591_pp1_iter6_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_buf_3_1_reg_591_pp1_iter7_reg;
  wire [7:0]src_buf_3_2_reg_578;
  wire \src_buf_3_2_reg_578_pp1_iter6_reg_reg[0]_srl3_n_0 ;
  wire \src_buf_3_2_reg_578_pp1_iter6_reg_reg[1]_srl3_n_0 ;
  wire \src_buf_3_2_reg_578_pp1_iter6_reg_reg[2]_srl3_n_0 ;
  wire \src_buf_3_2_reg_578_pp1_iter6_reg_reg[3]_srl3_n_0 ;
  wire \src_buf_3_2_reg_578_pp1_iter6_reg_reg[4]_srl3_n_0 ;
  wire \src_buf_3_2_reg_578_pp1_iter6_reg_reg[5]_srl3_n_0 ;
  wire \src_buf_3_2_reg_578_pp1_iter6_reg_reg[6]_srl3_n_0 ;
  wire \src_buf_3_2_reg_578_pp1_iter6_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_buf_3_2_reg_578_pp1_iter7_reg;
  wire [7:0]src_buf_3_3_reg_566;
  wire \src_buf_3_3_reg_566_pp1_iter6_reg_reg[0]_srl3_n_0 ;
  wire \src_buf_3_3_reg_566_pp1_iter6_reg_reg[1]_srl3_n_0 ;
  wire \src_buf_3_3_reg_566_pp1_iter6_reg_reg[2]_srl3_n_0 ;
  wire \src_buf_3_3_reg_566_pp1_iter6_reg_reg[3]_srl3_n_0 ;
  wire \src_buf_3_3_reg_566_pp1_iter6_reg_reg[4]_srl3_n_0 ;
  wire \src_buf_3_3_reg_566_pp1_iter6_reg_reg[5]_srl3_n_0 ;
  wire \src_buf_3_3_reg_566_pp1_iter6_reg_reg[6]_srl3_n_0 ;
  wire \src_buf_3_3_reg_566_pp1_iter6_reg_reg[7]_srl3_n_0 ;
  wire [7:0]src_buf_3_3_reg_566_pp1_iter7_reg;
  wire src_buf_3_reg_6040;
  wire \src_buf_3_reg_604[7]_i_1_n_0 ;
  wire \src_buf_3_reg_604_reg_n_0_[0] ;
  wire \src_buf_3_reg_604_reg_n_0_[1] ;
  wire \src_buf_3_reg_604_reg_n_0_[2] ;
  wire \src_buf_3_reg_604_reg_n_0_[3] ;
  wire \src_buf_3_reg_604_reg_n_0_[4] ;
  wire \src_buf_3_reg_604_reg_n_0_[5] ;
  wire \src_buf_3_reg_604_reg_n_0_[6] ;
  wire \src_buf_3_reg_604_reg_n_0_[7] ;
  wire [7:0]src_buf_4_1_reg_769;
  wire \src_buf_4_1_reg_769_pp1_iter7_reg_reg[0]_srl4_n_0 ;
  wire \src_buf_4_1_reg_769_pp1_iter7_reg_reg[1]_srl4_n_0 ;
  wire \src_buf_4_1_reg_769_pp1_iter7_reg_reg[2]_srl4_n_0 ;
  wire \src_buf_4_1_reg_769_pp1_iter7_reg_reg[3]_srl4_n_0 ;
  wire \src_buf_4_1_reg_769_pp1_iter7_reg_reg[4]_srl4_n_0 ;
  wire \src_buf_4_1_reg_769_pp1_iter7_reg_reg[5]_srl4_n_0 ;
  wire \src_buf_4_1_reg_769_pp1_iter7_reg_reg[6]_srl4_n_0 ;
  wire \src_buf_4_1_reg_769_pp1_iter7_reg_reg[7]_srl4_n_0 ;
  wire [7:0]src_buf_4_1_reg_769_pp1_iter8_reg;
  wire [7:0]src_buf_4_1_reg_769_pp1_iter9_reg;
  wire [7:0]src_buf_4_2_reg_782;
  wire \src_buf_4_2_reg_782_pp1_iter8_reg_reg[0]_srl5_n_0 ;
  wire \src_buf_4_2_reg_782_pp1_iter8_reg_reg[1]_srl5_n_0 ;
  wire \src_buf_4_2_reg_782_pp1_iter8_reg_reg[2]_srl5_n_0 ;
  wire \src_buf_4_2_reg_782_pp1_iter8_reg_reg[3]_srl5_n_0 ;
  wire \src_buf_4_2_reg_782_pp1_iter8_reg_reg[4]_srl5_n_0 ;
  wire \src_buf_4_2_reg_782_pp1_iter8_reg_reg[5]_srl5_n_0 ;
  wire \src_buf_4_2_reg_782_pp1_iter8_reg_reg[6]_srl5_n_0 ;
  wire \src_buf_4_2_reg_782_pp1_iter8_reg_reg[7]_srl5_n_0 ;
  wire [7:0]src_buf_4_2_reg_782_pp1_iter9_reg;
  wire [7:0]src_buf_4_3_reg_795;
  wire \src_buf_4_3_reg_795_pp1_iter8_reg_reg[0]_srl5_n_0 ;
  wire \src_buf_4_3_reg_795_pp1_iter8_reg_reg[1]_srl5_n_0 ;
  wire \src_buf_4_3_reg_795_pp1_iter8_reg_reg[2]_srl5_n_0 ;
  wire \src_buf_4_3_reg_795_pp1_iter8_reg_reg[3]_srl5_n_0 ;
  wire \src_buf_4_3_reg_795_pp1_iter8_reg_reg[4]_srl5_n_0 ;
  wire \src_buf_4_3_reg_795_pp1_iter8_reg_reg[5]_srl5_n_0 ;
  wire \src_buf_4_3_reg_795_pp1_iter8_reg_reg[6]_srl5_n_0 ;
  wire \src_buf_4_3_reg_795_pp1_iter8_reg_reg[7]_srl5_n_0 ;
  wire [7:0]src_buf_4_3_reg_795_pp1_iter9_reg;
  wire src_buf_4_reg_5540;
  wire \src_buf_4_reg_554[7]_i_1_n_0 ;
  wire \src_buf_4_reg_554_reg_n_0_[0] ;
  wire \src_buf_4_reg_554_reg_n_0_[1] ;
  wire \src_buf_4_reg_554_reg_n_0_[2] ;
  wire \src_buf_4_reg_554_reg_n_0_[3] ;
  wire \src_buf_4_reg_554_reg_n_0_[4] ;
  wire \src_buf_4_reg_554_reg_n_0_[5] ;
  wire \src_buf_4_reg_554_reg_n_0_[6] ;
  wire \src_buf_4_reg_554_reg_n_0_[7] ;
  wire [7:0]src_buf_load_0_0_3_s_fu_1254_p3;
  wire [7:0]src_buf_load_0_0_3_s_reg_1819;
  wire \src_buf_load_0_0_3_s_reg_1819[0]_i_2_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[0]_i_3_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[0]_i_4_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[1]_i_2_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[1]_i_3_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[1]_i_4_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[2]_i_2_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[2]_i_3_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[2]_i_4_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[3]_i_2_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[3]_i_3_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[3]_i_4_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[4]_i_2_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[4]_i_3_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[4]_i_4_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[5]_i_2_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[5]_i_3_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[5]_i_4_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[6]_i_2_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[6]_i_3_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[6]_i_4_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[7]_i_1_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[7]_i_3_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[7]_i_4_n_0 ;
  wire \src_buf_load_0_0_3_s_reg_1819[7]_i_5_n_0 ;
  wire [7:0]src_buf_load_0_1_1_s_fu_1292_p3;
  wire [7:0]src_buf_load_0_1_1_s_reg_1825;
  wire \src_buf_load_0_1_1_s_reg_1825[0]_i_2_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[0]_i_3_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[1]_i_2_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[1]_i_3_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[2]_i_2_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[2]_i_3_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[3]_i_2_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[3]_i_3_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[4]_i_2_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[4]_i_3_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[5]_i_2_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[5]_i_3_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[6]_i_2_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[6]_i_3_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[7]_i_1_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[7]_i_3_n_0 ;
  wire \src_buf_load_0_1_1_s_reg_1825[7]_i_4_n_0 ;
  wire [7:0]src_buf_load_0_1_2_s_fu_1305_p3__23;
  wire [7:0]src_buf_load_0_1_4_s_fu_1331_p3;
  wire [7:0]src_buf_load_0_1_4_s_reg_1831;
  wire \src_buf_load_0_1_4_s_reg_1831[7]_i_1_n_0 ;
  wire [7:0]src_buf_load_0_2_2_s_fu_1370_p3;
  wire [7:0]src_buf_load_0_2_2_s_reg_1837;
  wire \src_buf_load_0_2_2_s_reg_1837[0]_i_2_n_0 ;
  wire \src_buf_load_0_2_2_s_reg_1837[1]_i_2_n_0 ;
  wire \src_buf_load_0_2_2_s_reg_1837[2]_i_2_n_0 ;
  wire \src_buf_load_0_2_2_s_reg_1837[3]_i_2_n_0 ;
  wire \src_buf_load_0_2_2_s_reg_1837[4]_i_2_n_0 ;
  wire \src_buf_load_0_2_2_s_reg_1837[5]_i_2_n_0 ;
  wire \src_buf_load_0_2_2_s_reg_1837[6]_i_2_n_0 ;
  wire \src_buf_load_0_2_2_s_reg_1837[7]_i_1_n_0 ;
  wire \src_buf_load_0_2_2_s_reg_1837[7]_i_3_n_0 ;
  wire [7:0]src_buf_load_0_3_0_s_fu_1408_p3;
  wire [7:0]src_buf_load_0_3_0_s_reg_1843;
  wire \src_buf_load_0_3_0_s_reg_1843[0]_i_2_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[0]_i_3_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[1]_i_2_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[1]_i_3_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[2]_i_2_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[2]_i_3_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[3]_i_2_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[3]_i_3_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[4]_i_2_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[4]_i_3_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[5]_i_2_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[5]_i_3_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[6]_i_2_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[6]_i_3_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[7]_i_1_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[7]_i_3_n_0 ;
  wire \src_buf_load_0_3_0_s_reg_1843[7]_i_4_n_0 ;
  wire [7:0]src_buf_load_0_3_3_s_fu_1448_p3;
  wire [7:0]src_buf_load_0_3_3_s_reg_1849;
  wire \src_buf_load_0_3_3_s_reg_1849[0]_i_2_n_0 ;
  wire \src_buf_load_0_3_3_s_reg_1849[1]_i_2_n_0 ;
  wire \src_buf_load_0_3_3_s_reg_1849[2]_i_2_n_0 ;
  wire \src_buf_load_0_3_3_s_reg_1849[3]_i_2_n_0 ;
  wire \src_buf_load_0_3_3_s_reg_1849[4]_i_2_n_0 ;
  wire \src_buf_load_0_3_3_s_reg_1849[5]_i_2_n_0 ;
  wire \src_buf_load_0_3_3_s_reg_1849[6]_i_2_n_0 ;
  wire \src_buf_load_0_3_3_s_reg_1849[7]_i_1_n_0 ;
  wire \src_buf_load_0_3_3_s_reg_1849[7]_i_3_n_0 ;
  wire [7:0]src_buf_load_0_4_1_s_fu_1486_p3;
  wire [7:0]src_buf_load_0_4_1_s_reg_1855;
  wire \src_buf_load_0_4_1_s_reg_1855[0]_i_2_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[0]_i_3_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[1]_i_2_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[1]_i_3_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[2]_i_2_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[2]_i_3_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[3]_i_2_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[3]_i_3_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[4]_i_2_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[4]_i_3_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[5]_i_2_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[5]_i_3_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[6]_i_2_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[6]_i_3_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[7]_i_1_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[7]_i_3_n_0 ;
  wire \src_buf_load_0_4_1_s_reg_1855[7]_i_4_n_0 ;
  wire [7:0]src_buf_load_0_4_2_s_fu_1499_p3__23;
  wire [7:0]src_buf_reg_757;
  wire [7:0]src_buf_temp_copy_ex_1_reg_1791;
  wire src_buf_temp_copy_ex_1_reg_17910;
  wire \src_buf_temp_copy_ex_1_reg_1791[0]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_1_reg_1791[1]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_1_reg_1791[2]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_1_reg_1791[3]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_1_reg_1791[4]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_1_reg_1791[5]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_1_reg_1791[6]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_1_reg_1791[7]_i_2_n_0 ;
  wire [7:0]src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg;
  wire [7:0]src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read;
  wire [7:0]src_buf_temp_copy_ex_2_reg_1798;
  wire \src_buf_temp_copy_ex_2_reg_1798[0]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798[1]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798[2]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798[3]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798[4]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798[5]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798[6]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798[7]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[0]_srl2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[1]_srl2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[2]_srl2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[3]_srl2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[4]_srl2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[5]_srl2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[6]_srl2_n_0 ;
  wire \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[7]_srl2_n_0 ;
  wire [7:0]src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg;
  wire [7:0]src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read;
  wire [7:0]src_buf_temp_copy_ex_3_reg_1805;
  wire \src_buf_temp_copy_ex_3_reg_1805[0]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805[1]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805[2]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805[3]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805[4]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805[5]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805[6]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805[7]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[0]_srl4_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[1]_srl4_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[2]_srl4_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[3]_srl4_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[4]_srl4_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[5]_srl4_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[6]_srl4_n_0 ;
  wire \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[7]_srl4_n_0 ;
  wire [7:0]src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg;
  wire [7:0]src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read;
  wire [7:0]src_buf_temp_copy_ex_4_reg_1812;
  wire \src_buf_temp_copy_ex_4_reg_1812[0]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812[1]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812[2]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812[3]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812[4]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812[5]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812[6]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812[7]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[0]_srl5_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[1]_srl5_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[2]_srl5_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[3]_srl5_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[4]_srl5_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[5]_srl5_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[6]_srl5_n_0 ;
  wire \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[7]_srl5_n_0 ;
  wire [7:0]src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 ;
  wire [7:0]\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 ;
  wire [7:0]src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read;
  wire [7:0]src_buf_temp_copy_ex_reg_1784;
  wire \src_buf_temp_copy_ex_reg_1784[0]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_reg_1784[1]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_reg_1784[2]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_reg_1784[3]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_reg_1784[4]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_reg_1784[5]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_reg_1784[6]_i_2_n_0 ;
  wire \src_buf_temp_copy_ex_reg_1784[7]_i_3_n_0 ;
  wire [7:0]src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read;
  wire [2:0]t_V_1_reg_420;
  wire \t_V_2_reg_464[0]_i_1_n_0 ;
  wire \t_V_2_reg_464[0]_i_4_n_0 ;
  wire [12:0]t_V_2_reg_464_reg;
  wire \t_V_2_reg_464_reg[0]_i_3_n_0 ;
  wire \t_V_2_reg_464_reg[0]_i_3_n_1 ;
  wire \t_V_2_reg_464_reg[0]_i_3_n_2 ;
  wire \t_V_2_reg_464_reg[0]_i_3_n_3 ;
  wire \t_V_2_reg_464_reg[0]_i_3_n_4 ;
  wire \t_V_2_reg_464_reg[0]_i_3_n_5 ;
  wire \t_V_2_reg_464_reg[0]_i_3_n_6 ;
  wire \t_V_2_reg_464_reg[0]_i_3_n_7 ;
  wire [10:0]\t_V_2_reg_464_reg[10]_0 ;
  wire [10:0]\t_V_2_reg_464_reg[10]_1 ;
  wire \t_V_2_reg_464_reg[12]_i_1_n_7 ;
  wire \t_V_2_reg_464_reg[4]_i_1_n_0 ;
  wire \t_V_2_reg_464_reg[4]_i_1_n_1 ;
  wire \t_V_2_reg_464_reg[4]_i_1_n_2 ;
  wire \t_V_2_reg_464_reg[4]_i_1_n_3 ;
  wire \t_V_2_reg_464_reg[4]_i_1_n_4 ;
  wire \t_V_2_reg_464_reg[4]_i_1_n_5 ;
  wire \t_V_2_reg_464_reg[4]_i_1_n_6 ;
  wire \t_V_2_reg_464_reg[4]_i_1_n_7 ;
  wire \t_V_2_reg_464_reg[8]_i_1_n_0 ;
  wire \t_V_2_reg_464_reg[8]_i_1_n_1 ;
  wire \t_V_2_reg_464_reg[8]_i_1_n_2 ;
  wire \t_V_2_reg_464_reg[8]_i_1_n_3 ;
  wire \t_V_2_reg_464_reg[8]_i_1_n_4 ;
  wire \t_V_2_reg_464_reg[8]_i_1_n_5 ;
  wire \t_V_2_reg_464_reg[8]_i_1_n_6 ;
  wire \t_V_2_reg_464_reg[8]_i_1_n_7 ;
  wire [1:0]t_V_3_reg_453;
  wire \t_V_3_reg_453[0]_i_1_n_0 ;
  wire \t_V_3_reg_453[1]_i_1_n_0 ;
  wire \t_V_4_reg_530[0]_i_3_n_0 ;
  wire [12:0]t_V_4_reg_530_reg;
  wire \t_V_4_reg_530_reg[0]_i_2_n_0 ;
  wire \t_V_4_reg_530_reg[0]_i_2_n_1 ;
  wire \t_V_4_reg_530_reg[0]_i_2_n_2 ;
  wire \t_V_4_reg_530_reg[0]_i_2_n_3 ;
  wire \t_V_4_reg_530_reg[0]_i_2_n_4 ;
  wire \t_V_4_reg_530_reg[0]_i_2_n_5 ;
  wire \t_V_4_reg_530_reg[0]_i_2_n_6 ;
  wire \t_V_4_reg_530_reg[0]_i_2_n_7 ;
  wire \t_V_4_reg_530_reg[12]_i_1_n_7 ;
  wire \t_V_4_reg_530_reg[4]_i_1_n_0 ;
  wire \t_V_4_reg_530_reg[4]_i_1_n_1 ;
  wire \t_V_4_reg_530_reg[4]_i_1_n_2 ;
  wire \t_V_4_reg_530_reg[4]_i_1_n_3 ;
  wire \t_V_4_reg_530_reg[4]_i_1_n_4 ;
  wire \t_V_4_reg_530_reg[4]_i_1_n_5 ;
  wire \t_V_4_reg_530_reg[4]_i_1_n_6 ;
  wire \t_V_4_reg_530_reg[4]_i_1_n_7 ;
  wire \t_V_4_reg_530_reg[8]_i_1_n_0 ;
  wire \t_V_4_reg_530_reg[8]_i_1_n_1 ;
  wire \t_V_4_reg_530_reg[8]_i_1_n_2 ;
  wire \t_V_4_reg_530_reg[8]_i_1_n_3 ;
  wire \t_V_4_reg_530_reg[8]_i_1_n_4 ;
  wire \t_V_4_reg_530_reg[8]_i_1_n_5 ;
  wire \t_V_4_reg_530_reg[8]_i_1_n_6 ;
  wire \t_V_4_reg_530_reg[8]_i_1_n_7 ;
  wire \t_V_5_reg_542[12]_i_1_n_0 ;
  wire \t_V_5_reg_542[12]_i_2_n_0 ;
  wire [10:0]\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 ;
  wire [10:0]\t_V_5_reg_542_reg[10]_0 ;
  wire [10:0]\t_V_5_reg_542_reg[10]_1 ;
  wire \t_V_5_reg_542_reg_n_0_[11] ;
  wire \t_V_5_reg_542_reg_n_0_[12] ;
  wire \t_V_reg_442[0]_i_1_n_0 ;
  wire \t_V_reg_442[0]_i_2_n_0 ;
  wire [10:0]t_V_reg_442_reg;
  wire tmp_10_fu_1061_p2;
  wire tmp_10_fu_1061_p2_carry__0_i_1_n_0;
  wire tmp_10_fu_1061_p2_carry__0_i_2_n_0;
  wire tmp_10_fu_1061_p2_carry__0_i_3_n_0;
  wire tmp_10_fu_1061_p2_carry__0_i_4_n_0;
  wire tmp_10_fu_1061_p2_carry__0_i_5_n_0;
  wire tmp_10_fu_1061_p2_carry__0_i_6_n_0;
  wire tmp_10_fu_1061_p2_carry__0_i_7_n_0;
  wire tmp_10_fu_1061_p2_carry__0_i_8_n_0;
  wire tmp_10_fu_1061_p2_carry__0_n_1;
  wire tmp_10_fu_1061_p2_carry__0_n_2;
  wire tmp_10_fu_1061_p2_carry__0_n_3;
  wire tmp_10_fu_1061_p2_carry_i_1_n_0;
  wire tmp_10_fu_1061_p2_carry_i_2_n_0;
  wire tmp_10_fu_1061_p2_carry_i_3_n_0;
  wire tmp_10_fu_1061_p2_carry_i_4_n_0;
  wire tmp_10_fu_1061_p2_carry_i_5_n_0;
  wire tmp_10_fu_1061_p2_carry_i_6_n_0;
  wire tmp_10_fu_1061_p2_carry_i_7_n_0;
  wire tmp_10_fu_1061_p2_carry_i_8_n_0;
  wire tmp_10_fu_1061_p2_carry_n_0;
  wire tmp_10_fu_1061_p2_carry_n_1;
  wire tmp_10_fu_1061_p2_carry_n_2;
  wire tmp_10_fu_1061_p2_carry_n_3;
  wire tmp_10_reg_1746;
  wire \tmp_10_reg_1746[0]_i_1_n_0 ;
  wire tmp_10_reg_1746_pp1_iter1_reg;
  wire tmp_10_reg_1746_pp1_iter2_reg;
  wire [12:1]tmp_12_cast_fu_1046_p1;
  wire [2:0]tmp_13_reg_1712;
  wire [0:0]\tmp_13_reg_1712_reg[2]_0 ;
  wire [2:0]tmp_17_reg_1717;
  wire [2:0]tmp_18_reg_1722;
  wire [2:0]tmp_19_reg_1727;
  wire [2:0]tmp_20_reg_1732;
  wire tmp_2_fu_987_p2;
  wire tmp_2_fu_987_p2_carry__0_i_1_n_0;
  wire tmp_2_fu_987_p2_carry__0_i_2_n_0;
  wire tmp_2_fu_987_p2_carry__0_i_3_n_0;
  wire tmp_2_fu_987_p2_carry__0_i_4_n_0;
  wire tmp_2_fu_987_p2_carry__0_i_5_n_0;
  wire tmp_2_fu_987_p2_carry__0_i_6_n_0;
  wire tmp_2_fu_987_p2_carry__0_i_7_n_0;
  wire tmp_2_fu_987_p2_carry__0_i_8_n_0;
  wire tmp_2_fu_987_p2_carry__0_n_1;
  wire tmp_2_fu_987_p2_carry__0_n_2;
  wire tmp_2_fu_987_p2_carry__0_n_3;
  wire tmp_2_fu_987_p2_carry_i_1_n_0;
  wire tmp_2_fu_987_p2_carry_i_2_n_0;
  wire tmp_2_fu_987_p2_carry_i_3_n_0;
  wire tmp_2_fu_987_p2_carry_i_4_n_0;
  wire tmp_2_fu_987_p2_carry_i_5_n_0;
  wire tmp_2_fu_987_p2_carry_i_6_n_0;
  wire tmp_2_fu_987_p2_carry_i_7_n_0;
  wire tmp_2_fu_987_p2_carry_i_8_n_0;
  wire tmp_2_fu_987_p2_carry_n_0;
  wire tmp_2_fu_987_p2_carry_n_1;
  wire tmp_2_fu_987_p2_carry_n_2;
  wire tmp_2_fu_987_p2_carry_n_3;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_10_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_11_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_12_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_13_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_14_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_15_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_16_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_17_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_1_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_2_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_3_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_4_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_5_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_6_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_7_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_8_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_n_0;
  wire tmp_49_0_0_1_fu_1220_p2_carry_n_1;
  wire tmp_49_0_0_1_fu_1220_p2_carry_n_2;
  wire tmp_49_0_0_1_fu_1220_p2_carry_n_3;
  wire tmp_49_0_0_2_fu_1234_p2_carry_i_1_n_0;
  wire tmp_49_0_0_2_fu_1234_p2_carry_i_2_n_0;
  wire tmp_49_0_0_2_fu_1234_p2_carry_i_3_n_0;
  wire tmp_49_0_0_2_fu_1234_p2_carry_i_4_n_0;
  wire tmp_49_0_0_2_fu_1234_p2_carry_i_5_n_0;
  wire tmp_49_0_0_2_fu_1234_p2_carry_i_6_n_0;
  wire tmp_49_0_0_2_fu_1234_p2_carry_i_7_n_0;
  wire tmp_49_0_0_2_fu_1234_p2_carry_i_8_n_0;
  wire tmp_49_0_0_2_fu_1234_p2_carry_n_1;
  wire tmp_49_0_0_2_fu_1234_p2_carry_n_2;
  wire tmp_49_0_0_2_fu_1234_p2_carry_n_3;
  wire tmp_49_0_0_4_fu_1262_p2_carry_i_1_n_0;
  wire tmp_49_0_0_4_fu_1262_p2_carry_i_2_n_0;
  wire tmp_49_0_0_4_fu_1262_p2_carry_i_3_n_0;
  wire tmp_49_0_0_4_fu_1262_p2_carry_i_4_n_0;
  wire tmp_49_0_0_4_fu_1262_p2_carry_i_5_n_0;
  wire tmp_49_0_0_4_fu_1262_p2_carry_i_6_n_0;
  wire tmp_49_0_0_4_fu_1262_p2_carry_i_7_n_0;
  wire tmp_49_0_0_4_fu_1262_p2_carry_i_8_n_0;
  wire tmp_49_0_0_4_fu_1262_p2_carry_n_0;
  wire tmp_49_0_0_4_fu_1262_p2_carry_n_1;
  wire tmp_49_0_0_4_fu_1262_p2_carry_n_2;
  wire tmp_49_0_0_4_fu_1262_p2_carry_n_3;
  wire tmp_49_0_1_2_fu_1300_p2_carry_i_1_n_0;
  wire tmp_49_0_1_2_fu_1300_p2_carry_i_2_n_0;
  wire tmp_49_0_1_2_fu_1300_p2_carry_i_3_n_0;
  wire tmp_49_0_1_2_fu_1300_p2_carry_i_4_n_0;
  wire tmp_49_0_1_2_fu_1300_p2_carry_i_5_n_0;
  wire tmp_49_0_1_2_fu_1300_p2_carry_i_6_n_0;
  wire tmp_49_0_1_2_fu_1300_p2_carry_i_7_n_0;
  wire tmp_49_0_1_2_fu_1300_p2_carry_i_8_n_0;
  wire tmp_49_0_1_2_fu_1300_p2_carry_n_0;
  wire tmp_49_0_1_2_fu_1300_p2_carry_n_1;
  wire tmp_49_0_1_2_fu_1300_p2_carry_n_2;
  wire tmp_49_0_1_2_fu_1300_p2_carry_n_3;
  wire tmp_49_0_1_3_fu_1312_p2_carry_i_1_n_0;
  wire tmp_49_0_1_3_fu_1312_p2_carry_i_2_n_0;
  wire tmp_49_0_1_3_fu_1312_p2_carry_i_3_n_0;
  wire tmp_49_0_1_3_fu_1312_p2_carry_i_4_n_0;
  wire tmp_49_0_1_3_fu_1312_p2_carry_i_5_n_0;
  wire tmp_49_0_1_3_fu_1312_p2_carry_i_6_n_0;
  wire tmp_49_0_1_3_fu_1312_p2_carry_i_7_n_0;
  wire tmp_49_0_1_3_fu_1312_p2_carry_i_8_n_0;
  wire tmp_49_0_1_3_fu_1312_p2_carry_n_0;
  wire tmp_49_0_1_3_fu_1312_p2_carry_n_1;
  wire tmp_49_0_1_3_fu_1312_p2_carry_n_2;
  wire tmp_49_0_1_3_fu_1312_p2_carry_n_3;
  wire tmp_49_0_1_fu_1272_p2_carry_i_1_n_0;
  wire tmp_49_0_1_fu_1272_p2_carry_i_2_n_0;
  wire tmp_49_0_1_fu_1272_p2_carry_i_3_n_0;
  wire tmp_49_0_1_fu_1272_p2_carry_i_4_n_0;
  wire tmp_49_0_1_fu_1272_p2_carry_i_5_n_0;
  wire tmp_49_0_1_fu_1272_p2_carry_i_6_n_0;
  wire tmp_49_0_1_fu_1272_p2_carry_i_7_n_0;
  wire tmp_49_0_1_fu_1272_p2_carry_i_8_n_0;
  wire tmp_49_0_1_fu_1272_p2_carry_n_0;
  wire tmp_49_0_1_fu_1272_p2_carry_n_1;
  wire tmp_49_0_1_fu_1272_p2_carry_n_2;
  wire tmp_49_0_1_fu_1272_p2_carry_n_3;
  wire tmp_49_0_2_1_fu_1350_p2_carry_i_1_n_0;
  wire tmp_49_0_2_1_fu_1350_p2_carry_i_2_n_0;
  wire tmp_49_0_2_1_fu_1350_p2_carry_i_3_n_0;
  wire tmp_49_0_2_1_fu_1350_p2_carry_i_4_n_0;
  wire tmp_49_0_2_1_fu_1350_p2_carry_i_5_n_0;
  wire tmp_49_0_2_1_fu_1350_p2_carry_i_6_n_0;
  wire tmp_49_0_2_1_fu_1350_p2_carry_i_7_n_0;
  wire tmp_49_0_2_1_fu_1350_p2_carry_i_8_n_0;
  wire tmp_49_0_2_1_fu_1350_p2_carry_n_0;
  wire tmp_49_0_2_1_fu_1350_p2_carry_n_1;
  wire tmp_49_0_2_1_fu_1350_p2_carry_n_2;
  wire tmp_49_0_2_1_fu_1350_p2_carry_n_3;
  wire tmp_49_0_2_3_fu_1378_p2_carry_i_1_n_0;
  wire tmp_49_0_2_3_fu_1378_p2_carry_i_2_n_0;
  wire tmp_49_0_2_3_fu_1378_p2_carry_i_3_n_0;
  wire tmp_49_0_2_3_fu_1378_p2_carry_i_4_n_0;
  wire tmp_49_0_2_3_fu_1378_p2_carry_i_5_n_0;
  wire tmp_49_0_2_3_fu_1378_p2_carry_i_6_n_0;
  wire tmp_49_0_2_3_fu_1378_p2_carry_i_7_n_0;
  wire tmp_49_0_2_3_fu_1378_p2_carry_i_8_n_0;
  wire tmp_49_0_2_3_fu_1378_p2_carry_n_0;
  wire tmp_49_0_2_3_fu_1378_p2_carry_n_1;
  wire tmp_49_0_2_3_fu_1378_p2_carry_n_2;
  wire tmp_49_0_2_3_fu_1378_p2_carry_n_3;
  wire tmp_49_0_2_4_fu_1390_p2_carry_i_1_n_0;
  wire tmp_49_0_2_4_fu_1390_p2_carry_i_2_n_0;
  wire tmp_49_0_2_4_fu_1390_p2_carry_i_3_n_0;
  wire tmp_49_0_2_4_fu_1390_p2_carry_i_4_n_0;
  wire tmp_49_0_2_4_fu_1390_p2_carry_i_5_n_0;
  wire tmp_49_0_2_4_fu_1390_p2_carry_i_6_n_0;
  wire tmp_49_0_2_4_fu_1390_p2_carry_i_7_n_0;
  wire tmp_49_0_2_4_fu_1390_p2_carry_i_8_n_0;
  wire tmp_49_0_2_4_fu_1390_p2_carry_n_0;
  wire tmp_49_0_2_4_fu_1390_p2_carry_n_1;
  wire tmp_49_0_2_4_fu_1390_p2_carry_n_2;
  wire tmp_49_0_2_4_fu_1390_p2_carry_n_3;
  wire tmp_49_0_2_fu_1338_p2_carry_i_10_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_11_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_12_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_13_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_14_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_15_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_16_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_17_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_1_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_2_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_3_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_4_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_5_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_6_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_7_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_8_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_i_9_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_n_0;
  wire tmp_49_0_2_fu_1338_p2_carry_n_1;
  wire tmp_49_0_2_fu_1338_p2_carry_n_2;
  wire tmp_49_0_2_fu_1338_p2_carry_n_3;
  wire tmp_49_0_3_1_fu_1416_p2_carry_i_1_n_0;
  wire tmp_49_0_3_1_fu_1416_p2_carry_i_2_n_0;
  wire tmp_49_0_3_1_fu_1416_p2_carry_i_3_n_0;
  wire tmp_49_0_3_1_fu_1416_p2_carry_i_4_n_0;
  wire tmp_49_0_3_1_fu_1416_p2_carry_i_5_n_0;
  wire tmp_49_0_3_1_fu_1416_p2_carry_i_6_n_0;
  wire tmp_49_0_3_1_fu_1416_p2_carry_i_7_n_0;
  wire tmp_49_0_3_1_fu_1416_p2_carry_i_8_n_0;
  wire tmp_49_0_3_1_fu_1416_p2_carry_n_0;
  wire tmp_49_0_3_1_fu_1416_p2_carry_n_1;
  wire tmp_49_0_3_1_fu_1416_p2_carry_n_2;
  wire tmp_49_0_3_1_fu_1416_p2_carry_n_3;
  wire tmp_49_0_3_2_fu_1428_p2_carry_i_1_n_0;
  wire tmp_49_0_3_2_fu_1428_p2_carry_i_2_n_0;
  wire tmp_49_0_3_2_fu_1428_p2_carry_i_3_n_0;
  wire tmp_49_0_3_2_fu_1428_p2_carry_i_4_n_0;
  wire tmp_49_0_3_2_fu_1428_p2_carry_i_5_n_0;
  wire tmp_49_0_3_2_fu_1428_p2_carry_i_6_n_0;
  wire tmp_49_0_3_2_fu_1428_p2_carry_i_7_n_0;
  wire tmp_49_0_3_2_fu_1428_p2_carry_i_8_n_0;
  wire tmp_49_0_3_2_fu_1428_p2_carry_n_0;
  wire tmp_49_0_3_2_fu_1428_p2_carry_n_1;
  wire tmp_49_0_3_2_fu_1428_p2_carry_n_2;
  wire tmp_49_0_3_2_fu_1428_p2_carry_n_3;
  wire tmp_49_0_3_4_fu_1456_p2_carry_i_1_n_0;
  wire tmp_49_0_3_4_fu_1456_p2_carry_i_2_n_0;
  wire tmp_49_0_3_4_fu_1456_p2_carry_i_3_n_0;
  wire tmp_49_0_3_4_fu_1456_p2_carry_i_4_n_0;
  wire tmp_49_0_3_4_fu_1456_p2_carry_i_5_n_0;
  wire tmp_49_0_3_4_fu_1456_p2_carry_i_6_n_0;
  wire tmp_49_0_3_4_fu_1456_p2_carry_i_7_n_0;
  wire tmp_49_0_3_4_fu_1456_p2_carry_i_8_n_0;
  wire tmp_49_0_3_4_fu_1456_p2_carry_n_0;
  wire tmp_49_0_3_4_fu_1456_p2_carry_n_1;
  wire tmp_49_0_3_4_fu_1456_p2_carry_n_2;
  wire tmp_49_0_3_4_fu_1456_p2_carry_n_3;
  wire tmp_49_0_4_2_fu_1494_p2_carry_i_1_n_0;
  wire tmp_49_0_4_2_fu_1494_p2_carry_i_2_n_0;
  wire tmp_49_0_4_2_fu_1494_p2_carry_i_3_n_0;
  wire tmp_49_0_4_2_fu_1494_p2_carry_i_4_n_0;
  wire tmp_49_0_4_2_fu_1494_p2_carry_i_5_n_0;
  wire tmp_49_0_4_2_fu_1494_p2_carry_i_6_n_0;
  wire tmp_49_0_4_2_fu_1494_p2_carry_i_7_n_0;
  wire tmp_49_0_4_2_fu_1494_p2_carry_i_8_n_0;
  wire tmp_49_0_4_2_fu_1494_p2_carry_n_0;
  wire tmp_49_0_4_2_fu_1494_p2_carry_n_1;
  wire tmp_49_0_4_2_fu_1494_p2_carry_n_2;
  wire tmp_49_0_4_2_fu_1494_p2_carry_n_3;
  wire tmp_49_0_4_3_fu_1506_p2_carry_i_1_n_0;
  wire tmp_49_0_4_3_fu_1506_p2_carry_i_2_n_0;
  wire tmp_49_0_4_3_fu_1506_p2_carry_i_3_n_0;
  wire tmp_49_0_4_3_fu_1506_p2_carry_i_4_n_0;
  wire tmp_49_0_4_3_fu_1506_p2_carry_i_5_n_0;
  wire tmp_49_0_4_3_fu_1506_p2_carry_i_6_n_0;
  wire tmp_49_0_4_3_fu_1506_p2_carry_i_7_n_0;
  wire tmp_49_0_4_3_fu_1506_p2_carry_i_8_n_0;
  wire tmp_49_0_4_3_fu_1506_p2_carry_n_0;
  wire tmp_49_0_4_3_fu_1506_p2_carry_n_1;
  wire tmp_49_0_4_3_fu_1506_p2_carry_n_2;
  wire tmp_49_0_4_3_fu_1506_p2_carry_n_3;
  wire tmp_49_0_4_fu_1466_p2_carry_i_1_n_0;
  wire tmp_49_0_4_fu_1466_p2_carry_i_2_n_0;
  wire tmp_49_0_4_fu_1466_p2_carry_i_3_n_0;
  wire tmp_49_0_4_fu_1466_p2_carry_i_4_n_0;
  wire tmp_49_0_4_fu_1466_p2_carry_i_5_n_0;
  wire tmp_49_0_4_fu_1466_p2_carry_i_6_n_0;
  wire tmp_49_0_4_fu_1466_p2_carry_i_7_n_0;
  wire tmp_49_0_4_fu_1466_p2_carry_i_8_n_0;
  wire tmp_49_0_4_fu_1466_p2_carry_n_0;
  wire tmp_49_0_4_fu_1466_p2_carry_n_1;
  wire tmp_49_0_4_fu_1466_p2_carry_n_2;
  wire tmp_49_0_4_fu_1466_p2_carry_n_3;
  wire tmp_4_fu_1050_p2;
  wire tmp_4_fu_1050_p2_carry__0_i_1_n_0;
  wire tmp_4_fu_1050_p2_carry__0_i_2_n_0;
  wire tmp_4_fu_1050_p2_carry__0_i_3_n_0;
  wire tmp_4_fu_1050_p2_carry__0_i_4_n_0;
  wire tmp_4_fu_1050_p2_carry__0_i_5_n_0;
  wire tmp_4_fu_1050_p2_carry__0_i_6_n_0;
  wire tmp_4_fu_1050_p2_carry__0_i_7_n_0;
  wire tmp_4_fu_1050_p2_carry__0_i_8_n_0;
  wire tmp_4_fu_1050_p2_carry__0_n_0;
  wire tmp_4_fu_1050_p2_carry__0_n_1;
  wire tmp_4_fu_1050_p2_carry__0_n_2;
  wire tmp_4_fu_1050_p2_carry__0_n_3;
  wire tmp_4_fu_1050_p2_carry__1_i_1_n_0;
  wire tmp_4_fu_1050_p2_carry_i_17_n_0;
  wire tmp_4_fu_1050_p2_carry_i_1_n_0;
  wire tmp_4_fu_1050_p2_carry_i_2_n_0;
  wire tmp_4_fu_1050_p2_carry_i_3_n_0;
  wire tmp_4_fu_1050_p2_carry_i_4_n_0;
  wire tmp_4_fu_1050_p2_carry_i_5_n_0;
  wire tmp_4_fu_1050_p2_carry_i_6_n_0;
  wire tmp_4_fu_1050_p2_carry_i_7_n_0;
  wire tmp_4_fu_1050_p2_carry_i_8_n_0;
  wire tmp_4_fu_1050_p2_carry_i_9_n_0;
  wire tmp_4_fu_1050_p2_carry_n_0;
  wire tmp_4_fu_1050_p2_carry_n_1;
  wire tmp_4_fu_1050_p2_carry_n_2;
  wire tmp_4_fu_1050_p2_carry_n_3;
  wire tmp_4_reg_1737;
  wire \tmp_4_reg_1737[0]_i_1_n_0 ;
  wire tmp_4_reg_1737_pp1_iter1_reg;
  wire tmp_4_reg_1737_pp1_iter2_reg;
  wire tmp_4_reg_1737_pp1_iter3_reg;
  wire tmp_4_reg_1737_pp1_iter4_reg;
  wire tmp_4_reg_1737_pp1_iter5_reg;
  wire tmp_4_reg_1737_pp1_iter6_reg;
  wire tmp_4_reg_1737_pp1_iter7_reg;
  wire tmp_4_reg_1737_pp1_iter8_reg;
  wire tmp_4_reg_1737_pp1_iter9_reg;
  wire tmp_8_fu_1012_p2;
  wire tmp_8_fu_1012_p2_carry__0_i_1_n_0;
  wire tmp_8_fu_1012_p2_carry__0_i_2_n_0;
  wire tmp_8_fu_1012_p2_carry__0_i_3_n_0;
  wire tmp_8_fu_1012_p2_carry__0_i_4_n_0;
  wire tmp_8_fu_1012_p2_carry__0_i_5_n_0;
  wire tmp_8_fu_1012_p2_carry__0_i_6_n_0;
  wire tmp_8_fu_1012_p2_carry__0_i_7_n_0;
  wire tmp_8_fu_1012_p2_carry__0_i_8_n_0;
  wire tmp_8_fu_1012_p2_carry__0_n_0;
  wire tmp_8_fu_1012_p2_carry__0_n_1;
  wire tmp_8_fu_1012_p2_carry__0_n_2;
  wire tmp_8_fu_1012_p2_carry__0_n_3;
  wire tmp_8_fu_1012_p2_carry__1_i_1_n_0;
  wire tmp_8_fu_1012_p2_carry_i_1_n_0;
  wire tmp_8_fu_1012_p2_carry_i_2_n_0;
  wire tmp_8_fu_1012_p2_carry_i_3_n_0;
  wire tmp_8_fu_1012_p2_carry_i_4_n_0;
  wire tmp_8_fu_1012_p2_carry_i_5_n_0;
  wire tmp_8_fu_1012_p2_carry_i_6_n_0;
  wire tmp_8_fu_1012_p2_carry_i_7_n_0;
  wire tmp_8_fu_1012_p2_carry_i_8_n_0;
  wire tmp_8_fu_1012_p2_carry_n_0;
  wire tmp_8_fu_1012_p2_carry_n_1;
  wire tmp_8_fu_1012_p2_carry_n_2;
  wire tmp_8_fu_1012_p2_carry_n_3;
  wire tmp_9_fu_1017_p2;
  wire tmp_9_fu_1017_p2_carry__0_i_1_n_0;
  wire tmp_9_fu_1017_p2_carry__0_i_2_n_0;
  wire tmp_9_fu_1017_p2_carry__0_i_3_n_0;
  wire tmp_9_fu_1017_p2_carry__0_i_4_n_0;
  wire tmp_9_fu_1017_p2_carry__0_i_5_n_0;
  wire tmp_9_fu_1017_p2_carry__0_i_6_n_0;
  wire tmp_9_fu_1017_p2_carry__0_i_7_n_0;
  wire tmp_9_fu_1017_p2_carry__0_i_8_n_0;
  wire tmp_9_fu_1017_p2_carry__0_n_1;
  wire tmp_9_fu_1017_p2_carry__0_n_2;
  wire tmp_9_fu_1017_p2_carry__0_n_3;
  wire tmp_9_fu_1017_p2_carry_i_1_n_0;
  wire tmp_9_fu_1017_p2_carry_i_2_n_0;
  wire tmp_9_fu_1017_p2_carry_i_3_n_0;
  wire tmp_9_fu_1017_p2_carry_i_4_n_0;
  wire tmp_9_fu_1017_p2_carry_i_5_n_0;
  wire tmp_9_fu_1017_p2_carry_i_6_n_0;
  wire tmp_9_fu_1017_p2_carry_i_7_n_0;
  wire tmp_9_fu_1017_p2_carry_i_8_n_0;
  wire tmp_9_fu_1017_p2_carry_n_0;
  wire tmp_9_fu_1017_p2_carry_n_1;
  wire tmp_9_fu_1017_p2_carry_n_2;
  wire tmp_9_fu_1017_p2_carry_n_3;
  wire \tmp_9_reg_1708_reg[0]_0 ;
  wire [7:0]\tmp_9_reg_1708_reg[0]_1 ;
  wire \tmp_9_reg_1708_reg[0]_2 ;
  wire \tmp_9_reg_1708_reg_n_0_[0] ;
  wire [16:0]tmp_fu_901_p2;
  wire [16:0]tmp_reg_1631;
  wire \tmp_reg_1631[11]_i_2_n_0 ;
  wire \tmp_reg_1631[11]_i_3_n_0 ;
  wire \tmp_reg_1631[11]_i_4_n_0 ;
  wire \tmp_reg_1631[11]_i_5_n_0 ;
  wire \tmp_reg_1631[15]_i_2_n_0 ;
  wire \tmp_reg_1631[15]_i_3_n_0 ;
  wire \tmp_reg_1631[15]_i_4_n_0 ;
  wire \tmp_reg_1631[15]_i_5_n_0 ;
  wire \tmp_reg_1631[3]_i_2_n_0 ;
  wire \tmp_reg_1631[3]_i_3_n_0 ;
  wire \tmp_reg_1631[3]_i_4_n_0 ;
  wire \tmp_reg_1631[3]_i_5_n_0 ;
  wire \tmp_reg_1631[7]_i_2_n_0 ;
  wire \tmp_reg_1631[7]_i_3_n_0 ;
  wire \tmp_reg_1631[7]_i_4_n_0 ;
  wire \tmp_reg_1631[7]_i_5_n_0 ;
  wire \tmp_reg_1631_reg[11]_i_1_n_0 ;
  wire \tmp_reg_1631_reg[11]_i_1_n_1 ;
  wire \tmp_reg_1631_reg[11]_i_1_n_2 ;
  wire \tmp_reg_1631_reg[11]_i_1_n_3 ;
  wire \tmp_reg_1631_reg[15]_i_1_n_0 ;
  wire \tmp_reg_1631_reg[15]_i_1_n_1 ;
  wire \tmp_reg_1631_reg[15]_i_1_n_2 ;
  wire \tmp_reg_1631_reg[15]_i_1_n_3 ;
  wire \tmp_reg_1631_reg[3]_i_1_n_0 ;
  wire \tmp_reg_1631_reg[3]_i_1_n_1 ;
  wire \tmp_reg_1631_reg[3]_i_1_n_2 ;
  wire \tmp_reg_1631_reg[3]_i_1_n_3 ;
  wire \tmp_reg_1631_reg[7]_i_1_n_0 ;
  wire \tmp_reg_1631_reg[7]_i_1_n_1 ;
  wire \tmp_reg_1631_reg[7]_i_1_n_2 ;
  wire \tmp_reg_1631_reg[7]_i_1_n_3 ;
  wire \val_assign_reg_387[0]_i_1_n_0 ;
  wire \val_assign_reg_387[1]_i_1_n_0 ;
  wire \val_assign_reg_387[2]_i_1_n_0 ;
  wire \val_assign_reg_387_reg_n_0_[0] ;
  wire \val_assign_reg_387_reg_n_0_[1] ;
  wire \val_assign_reg_387_reg_n_0_[2] ;
  wire \zero_ind_V_reg_518[0]_i_1_n_0 ;
  wire \zero_ind_V_reg_518[1]_i_1_n_0 ;
  wire \zero_ind_V_reg_518[2]_i_1_n_0 ;
  wire \zero_ind_V_reg_518_reg_n_0_[0] ;
  wire \zero_ind_V_reg_518_reg_n_0_[1] ;
  wire \zero_ind_V_reg_518_reg_n_0_[2] ;
  wire [3:0]NLW_exitcond3_fu_916_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_exitcond3_fu_916_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond3_fu_916_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_i_/i_/i___50_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_/i_/i___50_carry__2_O_UNCONNECTED ;
  wire [3:2]\NLW_i_/i_/i___75_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_/i_/i___75_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_i_/i_/i__carry__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_/i_/i__carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_op2_assign_1_reg_1691_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_op2_assign_1_reg_1691_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_op2_assign_reg_1686_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_op2_assign_reg_1686_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__10/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__11/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__12/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__13/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__14/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__15/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__16/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__17/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__18/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__19/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__20/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__21/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__22/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__23/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__24/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__9/i__carry_O_UNCONNECTED ;
  wire [3:3]NLW_rd_ind_2_fu_934_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]\NLW_t_V_2_reg_464_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_t_V_2_reg_464_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_4_reg_530_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_t_V_4_reg_530_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_10_fu_1061_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_10_fu_1061_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_2_fu_987_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_2_fu_987_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_0_1_fu_1220_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_0_2_fu_1234_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_0_4_fu_1262_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_1_2_fu_1300_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_1_3_fu_1312_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_1_fu_1272_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_2_1_fu_1350_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_2_3_fu_1378_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_2_4_fu_1390_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_2_fu_1338_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_3_1_fu_1416_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_3_2_fu_1428_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_3_4_fu_1456_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_4_2_fu_1494_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_4_3_fu_1506_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_49_0_4_fu_1466_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_4_fu_1050_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_4_fu_1050_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_tmp_4_fu_1050_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_fu_1050_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_8_fu_1012_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_8_fu_1012_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_tmp_8_fu_1012_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_8_fu_1012_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_1017_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_1017_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_tmp_reg_1631_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_1631_reg[16]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(imgOutput1_data_V_ch_full_n),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .I2(\SRL_SIG_reg[0][0] [1]),
        .I3(\SRL_SIG_reg[0][0]_0 [1]),
        .I4(icmp_reg_1780_pp1_iter10_reg),
        .I5(ap_enable_reg_pp1_iter11_reg_n_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(grp_dilate_fu_80_ap_start_reg),
        .I2(\SRL_SIG_reg[0][0] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_xfdilate_fu_58_ap_start_reg),
        .I2(tmp_8_fu_1012_p2),
        .I3(ap_CS_fsm_state9),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h5555555540444040)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(dilation_accel_U0_p_src_rows_read),
        .I1(\SRL_SIG_reg[0][0]_0 [1]),
        .I2(\ap_CS_fsm[1]_i_2_n_0 ),
        .I3(grp_dilate_fu_80_ap_start_reg),
        .I4(\SRL_SIG_reg[0][0] [0]),
        .I5(\SRL_SIG_reg[0][0]_0 [0]),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFB0F0B0F0B0F0)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\val_assign_reg_387_reg_n_0_[1] ),
        .I1(\val_assign_reg_387_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[2] ),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_xfdilate_fu_58_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h8D)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\SRL_SIG_reg[0][0] [0]),
        .I1(grp_dilate_fu_80_ap_start_reg),
        .I2(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00515555)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\SRL_SIG_reg[0][0]_0 [0]),
        .I1(\SRL_SIG_reg[0][0] [0]),
        .I2(grp_dilate_fu_80_ap_start_reg),
        .I3(\ap_CS_fsm[1]_i_2_n_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 [1]),
        .I5(dilation_accel_U0_p_src_rows_read),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\SRL_SIG_reg[0][0] [1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_xfdilate_fu_58_ap_start_reg),
        .I3(tmp_8_fu_1012_p2),
        .I4(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state6),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hBFBBFFFFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(p_0_in1_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(imgInput1_data_V_cha_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_condition_pp0_exit_iter0_state4),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state4),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(imgInput1_data_V_cha_empty_n),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(t_V_1_reg_420[0]),
        .I1(t_V_1_reg_420[2]),
        .I2(t_V_1_reg_420[1]),
        .I3(p_0_in0),
        .I4(tmp_2_fu_987_p2),
        .I5(ap_CS_fsm_state8),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(t_V_3_reg_453[1]),
        .I1(t_V_3_reg_453[0]),
        .I2(ap_CS_fsm_state7),
        .I3(tmp_2_fu_987_p2),
        .I4(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_CS_fsm_state22),
        .I1(t_V_3_reg_453[1]),
        .I2(t_V_3_reg_453[0]),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_block_pp1_stage0_subdone6_in),
        .I1(\ap_CS_fsm[8]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_8_fu_1012_p2),
        .I4(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_enable_reg_pp1_iter11_reg_n_0),
        .I1(ap_enable_reg_pp1_iter10),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(ap_enable_reg_pp1_iter2),
        .O(\ap_CS_fsm[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020AAAA00200020)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(ap_enable_reg_pp1_iter4),
        .I4(ap_enable_reg_pp1_iter10),
        .I5(ap_enable_reg_pp1_iter11_reg_n_0),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(p_0_in0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__0_n_0 ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[8]_i_1_n_0 ),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_condition_pp0_exit_iter0_state4),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(p_0_in1_in),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C550C0C00000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(p_0_in1_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state4),
        .I3(imgInput1_data_V_cha_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF700F7F700000000)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .I2(tmp_4_fu_1050_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_enable_reg_pp1_iter0_i_2__0_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp1_iter0_i_2__0
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_8_fu_1012_p2),
        .O(ap_enable_reg_pp1_iter0_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(ap_enable_reg_pp1_iter9),
        .Q(ap_enable_reg_pp1_iter10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF077F00000000000)) 
    ap_enable_reg_pp1_iter11_i_1
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_8_fu_1012_p2),
        .I2(ap_enable_reg_pp1_iter10),
        .I3(ap_block_pp1_stage0_subdone6_in),
        .I4(ap_enable_reg_pp1_iter11_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter11_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter11_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter11_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0EEEEEE)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_enable_reg_pp1_iter1_i_2_n_0),
        .I1(imgOutput1_data_V_ch_full_n),
        .I2(imgInput1_data_V_cha_empty_n),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp1_iter1_i_3_n_0),
        .O(ap_block_pp1_stage0_subdone6_in));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(icmp_reg_1780_pp1_iter10_reg),
        .I1(ap_enable_reg_pp1_iter11_reg_n_0),
        .O(ap_enable_reg_pp1_iter1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp1_iter1_i_3
       (.I0(tmp_4_reg_1737),
        .I1(tmp_10_reg_1746),
        .O(ap_enable_reg_pp1_iter1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter4_i_1
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(ap_enable_reg_pp1_iter2),
        .O(ap_enable_reg_pp1_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(ap_enable_reg_pp1_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(ap_enable_reg_pp1_iter5),
        .Q(ap_enable_reg_pp1_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(ap_enable_reg_pp1_iter6),
        .Q(ap_enable_reg_pp1_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(ap_enable_reg_pp1_iter7),
        .Q(ap_enable_reg_pp1_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(ap_enable_reg_pp1_iter8),
        .Q(ap_enable_reg_pp1_iter9),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4500)) 
    \buf_2_V_addr_reg_1649[10]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state4),
        .I1(imgInput1_data_V_cha_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ));
  FDRE \buf_2_V_addr_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[0]),
        .Q(buf_3_V_addr_reg_1654[0]),
        .R(1'b0));
  FDRE \buf_2_V_addr_reg_1649_reg[10] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[10]),
        .Q(buf_3_V_addr_reg_1654[10]),
        .R(1'b0));
  FDRE \buf_2_V_addr_reg_1649_reg[1] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[1]),
        .Q(buf_3_V_addr_reg_1654[1]),
        .R(1'b0));
  FDRE \buf_2_V_addr_reg_1649_reg[2] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[2]),
        .Q(buf_3_V_addr_reg_1654[2]),
        .R(1'b0));
  FDRE \buf_2_V_addr_reg_1649_reg[3] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[3]),
        .Q(buf_3_V_addr_reg_1654[3]),
        .R(1'b0));
  FDRE \buf_2_V_addr_reg_1649_reg[4] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[4]),
        .Q(buf_3_V_addr_reg_1654[4]),
        .R(1'b0));
  FDRE \buf_2_V_addr_reg_1649_reg[5] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[5]),
        .Q(buf_3_V_addr_reg_1654[5]),
        .R(1'b0));
  FDRE \buf_2_V_addr_reg_1649_reg[6] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[6]),
        .Q(buf_3_V_addr_reg_1654[6]),
        .R(1'b0));
  FDRE \buf_2_V_addr_reg_1649_reg[7] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[7]),
        .Q(buf_3_V_addr_reg_1654[7]),
        .R(1'b0));
  FDRE \buf_2_V_addr_reg_1649_reg[8] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[8]),
        .Q(buf_3_V_addr_reg_1654[8]),
        .R(1'b0));
  FDRE \buf_2_V_addr_reg_1649_reg[9] 
       (.C(ap_clk),
        .CE(\buf_2_V_addr_reg_1649[10]_i_1_n_0 ),
        .D(t_V_reg_442_reg[9]),
        .Q(buf_3_V_addr_reg_1654[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \col_V_reg_1741[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\col_V_reg_1741[0]_i_1_n_0 ));
  FDRE \col_V_reg_1741_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry_n_7 ),
        .Q(col_V_reg_1741_reg[0]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry__1_n_5 ),
        .Q(col_V_reg_1741_reg[10]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[11] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry__1_n_4 ),
        .Q(col_V_reg_1741_reg[11]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[12] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry__2_n_7 ),
        .Q(col_V_reg_1741_reg[12]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry_n_6 ),
        .Q(col_V_reg_1741_reg[1]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry_n_5 ),
        .Q(col_V_reg_1741_reg[2]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry_n_4 ),
        .Q(col_V_reg_1741_reg[3]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry__0_n_7 ),
        .Q(col_V_reg_1741_reg[4]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry__0_n_6 ),
        .Q(col_V_reg_1741_reg[5]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry__0_n_5 ),
        .Q(col_V_reg_1741_reg[6]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry__0_n_4 ),
        .Q(col_V_reg_1741_reg[7]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry__1_n_7 ),
        .Q(col_V_reg_1741_reg[8]),
        .R(1'b0));
  FDRE \col_V_reg_1741_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_reg_1741[0]_i_1_n_0 ),
        .D(\i_/i_/i___50_carry__1_n_6 ),
        .Q(col_V_reg_1741_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0ABA)) 
    \cond1_reg_1682[0]_i_1 
       (.I0(\cond1_reg_1682_reg_n_0_[0] ),
        .I1(t_V_3_reg_453[1]),
        .I2(ap_CS_fsm_state7),
        .I3(t_V_3_reg_453[0]),
        .O(\cond1_reg_1682[0]_i_1_n_0 ));
  FDRE \cond1_reg_1682_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond1_reg_1682[0]_i_1_n_0 ),
        .Q(\cond1_reg_1682_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h0A0A3A8A)) 
    \cond_reg_1636[0]_i_1 
       (.I0(\cond_reg_1636_reg_n_0_[0] ),
        .I1(t_V_1_reg_420[2]),
        .I2(p_0_in0),
        .I3(t_V_1_reg_420[1]),
        .I4(t_V_1_reg_420[0]),
        .O(\cond_reg_1636[0]_i_1_n_0 ));
  FDRE \cond_reg_1636_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond_reg_1636[0]_i_1_n_0 ),
        .Q(\cond_reg_1636_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 exitcond3_fu_916_p2_carry
       (.CI(1'b0),
        .CO({exitcond3_fu_916_p2_carry_n_0,exitcond3_fu_916_p2_carry_n_1,exitcond3_fu_916_p2_carry_n_2,exitcond3_fu_916_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond3_fu_916_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond3_fu_916_p2_carry_i_1_n_0,exitcond3_fu_916_p2_carry_i_2_n_0,exitcond3_fu_916_p2_carry_i_3_n_0,exitcond3_fu_916_p2_carry_i_4_n_0}));
  CARRY4 exitcond3_fu_916_p2_carry__0
       (.CI(exitcond3_fu_916_p2_carry_n_0),
        .CO({NLW_exitcond3_fu_916_p2_carry__0_CO_UNCONNECTED[3:2],ap_condition_pp0_exit_iter0_state4,exitcond3_fu_916_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond3_fu_916_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,exitcond3_fu_916_p2_carry__0_i_1_n_0,exitcond3_fu_916_p2_carry__0_i_2_n_0}));
  LUT5 #(
    .INIT(32'h09000009)) 
    exitcond3_fu_916_p2_carry__0_i_1
       (.I0(indvars_iv_reg_398_reg[15]),
        .I1(rd_ind_1_reg_432[15]),
        .I2(indvars_iv_reg_398_reg[17]),
        .I3(rd_ind_1_reg_432[16]),
        .I4(indvars_iv_reg_398_reg[16]),
        .O(exitcond3_fu_916_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond3_fu_916_p2_carry__0_i_2
       (.I0(indvars_iv_reg_398_reg[12]),
        .I1(rd_ind_1_reg_432[12]),
        .I2(indvars_iv_reg_398_reg[14]),
        .I3(rd_ind_1_reg_432[14]),
        .I4(rd_ind_1_reg_432[13]),
        .I5(indvars_iv_reg_398_reg[13]),
        .O(exitcond3_fu_916_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond3_fu_916_p2_carry_i_1
       (.I0(indvars_iv_reg_398_reg[10]),
        .I1(rd_ind_1_reg_432[10]),
        .I2(indvars_iv_reg_398_reg[11]),
        .I3(rd_ind_1_reg_432[11]),
        .I4(rd_ind_1_reg_432[9]),
        .I5(indvars_iv_reg_398_reg[9]),
        .O(exitcond3_fu_916_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond3_fu_916_p2_carry_i_2
       (.I0(indvars_iv_reg_398_reg[6]),
        .I1(rd_ind_1_reg_432[6]),
        .I2(indvars_iv_reg_398_reg[8]),
        .I3(rd_ind_1_reg_432[8]),
        .I4(rd_ind_1_reg_432[7]),
        .I5(indvars_iv_reg_398_reg[7]),
        .O(exitcond3_fu_916_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond3_fu_916_p2_carry_i_3
       (.I0(indvars_iv_reg_398_reg[4]),
        .I1(rd_ind_1_reg_432[4]),
        .I2(indvars_iv_reg_398_reg[5]),
        .I3(rd_ind_1_reg_432[5]),
        .I4(rd_ind_1_reg_432[3]),
        .I5(indvars_iv_reg_398_reg[3]),
        .O(exitcond3_fu_916_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond3_fu_916_p2_carry_i_4
       (.I0(indvars_iv_reg_398_reg[1]),
        .I1(rd_ind_1_reg_432[1]),
        .I2(indvars_iv_reg_398_reg[0]),
        .I3(rd_ind_1_reg_432[0]),
        .I4(rd_ind_1_reg_432[2]),
        .I5(indvars_iv_reg_398_reg[2]),
        .O(exitcond3_fu_916_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hD5555555C0000000)) 
    grp_dilate_fu_80_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\SRL_SIG_reg[0][0]_0 [0]),
        .I2(imgInput1_cols_c12_empty_n),
        .I3(dilation_accel_U0_ap_start),
        .I4(imgInput1_rows_c11_empty_n),
        .I5(grp_dilate_fu_80_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    grp_xfdilate_fu_58_ap_start_reg_i_1
       (.I0(grp_dilate_fu_80_ap_start_reg),
        .I1(\SRL_SIG_reg[0][0] [0]),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_8_fu_1012_p2),
        .I4(grp_xfdilate_fu_58_ap_start_reg),
        .O(grp_dilate_fu_80_ap_start_reg_reg));
  CARRY4 \i_/i_/i___50_carry 
       (.CI(1'b0),
        .CO({\i_/i_/i___50_carry_n_0 ,\i_/i_/i___50_carry_n_1 ,\i_/i_/i___50_carry_n_2 ,\i_/i_/i___50_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___50_carry_n_4 ,\i_/i_/i___50_carry_n_5 ,\i_/i_/i___50_carry_n_6 ,\i_/i_/i___50_carry_n_7 }),
        .S({i___50_carry_i_1_n_0,i___50_carry_i_2_n_0,i___50_carry_i_3_n_0,i___50_carry_i_4_n_0}));
  CARRY4 \i_/i_/i___50_carry__0 
       (.CI(\i_/i_/i___50_carry_n_0 ),
        .CO({\i_/i_/i___50_carry__0_n_0 ,\i_/i_/i___50_carry__0_n_1 ,\i_/i_/i___50_carry__0_n_2 ,\i_/i_/i___50_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___50_carry__0_n_4 ,\i_/i_/i___50_carry__0_n_5 ,\i_/i_/i___50_carry__0_n_6 ,\i_/i_/i___50_carry__0_n_7 }),
        .S({i___50_carry__0_i_1_n_0,i___50_carry__0_i_2_n_0,i___50_carry__0_i_3_n_0,i___50_carry__0_i_4_n_0}));
  CARRY4 \i_/i_/i___50_carry__1 
       (.CI(\i_/i_/i___50_carry__0_n_0 ),
        .CO({\i_/i_/i___50_carry__1_n_0 ,\i_/i_/i___50_carry__1_n_1 ,\i_/i_/i___50_carry__1_n_2 ,\i_/i_/i___50_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___50_carry__1_n_4 ,\i_/i_/i___50_carry__1_n_5 ,\i_/i_/i___50_carry__1_n_6 ,\i_/i_/i___50_carry__1_n_7 }),
        .S({i___50_carry__1_i_1_n_0,i___50_carry__1_i_2_n_0,i___50_carry__1_i_3_n_0,i___50_carry__1_i_4_n_0}));
  CARRY4 \i_/i_/i___50_carry__2 
       (.CI(\i_/i_/i___50_carry__1_n_0 ),
        .CO(\NLW_i_/i_/i___50_carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i___50_carry__2_O_UNCONNECTED [3:1],\i_/i_/i___50_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b0,tmp_12_cast_fu_1046_p1[12]}));
  CARRY4 \i_/i_/i___75_carry 
       (.CI(1'b0),
        .CO({\i_/i_/i___75_carry_n_0 ,\i_/i_/i___75_carry_n_1 ,\i_/i_/i___75_carry_n_2 ,\i_/i_/i___75_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___75_carry_n_4 ,\i_/i_/i___75_carry_n_5 ,\i_/i_/i___75_carry_n_6 ,\i_/i_/i___75_carry_n_7 }),
        .S({t_V_reg_442_reg[3:1],i___75_carry_i_1_n_0}));
  CARRY4 \i_/i_/i___75_carry__0 
       (.CI(\i_/i_/i___75_carry_n_0 ),
        .CO({\i_/i_/i___75_carry__0_n_0 ,\i_/i_/i___75_carry__0_n_1 ,\i_/i_/i___75_carry__0_n_2 ,\i_/i_/i___75_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___75_carry__0_n_4 ,\i_/i_/i___75_carry__0_n_5 ,\i_/i_/i___75_carry__0_n_6 ,\i_/i_/i___75_carry__0_n_7 }),
        .S(t_V_reg_442_reg[7:4]));
  CARRY4 \i_/i_/i___75_carry__1 
       (.CI(\i_/i_/i___75_carry__0_n_0 ),
        .CO({\NLW_i_/i_/i___75_carry__1_CO_UNCONNECTED [3:2],\i_/i_/i___75_carry__1_n_2 ,\i_/i_/i___75_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i___75_carry__1_O_UNCONNECTED [3],\i_/i_/i___75_carry__1_n_5 ,\i_/i_/i___75_carry__1_n_6 ,\i_/i_/i___75_carry__1_n_7 }),
        .S({1'b0,t_V_reg_442_reg[10:8]}));
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({i__carry_i_5__11_n_0,i__carry_i_6__11_n_0,i__carry_i_7__11_n_0,i__carry_i_8__11_n_0}));
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\i_/i_/i__carry__1_n_0 ,\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0}));
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_0 ),
        .CO({\i_/i_/i__carry__2_n_0 ,\i_/i_/i__carry__2_n_1 ,\i_/i_/i__carry__2_n_2 ,\i_/i_/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}),
        .O({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .S({i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8_n_0}));
  CARRY4 \i_/i_/i__carry__3 
       (.CI(\i_/i_/i__carry__2_n_0 ),
        .CO({\NLW_i_/i_/i__carry__3_CO_UNCONNECTED [3:1],\i_/i_/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i__carry__3_O_UNCONNECTED [3:2],\i_/i_/i__carry__3_n_6 ,\i_/i_/i__carry__3_n_7 }),
        .S({1'b0,1'b0,i__carry__3_i_1_n_0,i__carry__3_i_2_n_0}));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry__0_i_1
       (.I0(col_V_reg_1741_reg[7]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [7]),
        .O(i___50_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry__0_i_2
       (.I0(col_V_reg_1741_reg[6]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [6]),
        .O(i___50_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry__0_i_3
       (.I0(col_V_reg_1741_reg[5]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [5]),
        .O(i___50_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry__0_i_4
       (.I0(col_V_reg_1741_reg[4]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [4]),
        .O(i___50_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry__1_i_1
       (.I0(col_V_reg_1741_reg[11]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg_n_0_[11] ),
        .O(i___50_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry__1_i_2
       (.I0(col_V_reg_1741_reg[10]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [10]),
        .O(i___50_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry__1_i_3
       (.I0(col_V_reg_1741_reg[9]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [9]),
        .O(i___50_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry__1_i_4
       (.I0(col_V_reg_1741_reg[8]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [8]),
        .O(i___50_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry__2_i_1
       (.I0(col_V_reg_1741_reg[12]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg_n_0_[12] ),
        .O(tmp_12_cast_fu_1046_p1[12]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry_i_1
       (.I0(col_V_reg_1741_reg[3]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [3]),
        .O(i___50_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry_i_2
       (.I0(col_V_reg_1741_reg[2]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [2]),
        .O(i___50_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    i___50_carry_i_3
       (.I0(col_V_reg_1741_reg[1]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [1]),
        .O(i___50_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h00807FFF)) 
    i___50_carry_i_4
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(tmp_4_reg_1737),
        .I3(col_V_reg_1741_reg[0]),
        .I4(\t_V_5_reg_542_reg[10]_0 [0]),
        .O(i___50_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___75_carry_i_1
       (.I0(t_V_reg_442_reg[0]),
        .O(i___75_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__0_i_1
       (.I0(op_assign_cast_reg_1621[7]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__0_i_2
       (.I0(op_assign_cast_reg_1621[6]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__0_i_3
       (.I0(op_assign_cast_reg_1621[5]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__0_i_4
       (.I0(op_assign_cast_reg_1621[4]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__0_i_5
       (.I0(op_assign_cast_reg_1621[7]),
        .I1(indvars_iv_reg_398_reg[7]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [7]),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__0_i_6
       (.I0(op_assign_cast_reg_1621[6]),
        .I1(indvars_iv_reg_398_reg[6]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [6]),
        .O(i__carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__0_i_7
       (.I0(op_assign_cast_reg_1621[5]),
        .I1(indvars_iv_reg_398_reg[5]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [5]),
        .O(i__carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__0_i_8
       (.I0(op_assign_cast_reg_1621[4]),
        .I1(indvars_iv_reg_398_reg[4]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [4]),
        .O(i__carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__1_i_1
       (.I0(op_assign_cast_reg_1621[11]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__1_i_2
       (.I0(op_assign_cast_reg_1621[10]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__1_i_3
       (.I0(op_assign_cast_reg_1621[9]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__1_i_4
       (.I0(op_assign_cast_reg_1621[8]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__1_i_5
       (.I0(op_assign_cast_reg_1621[11]),
        .I1(indvars_iv_reg_398_reg[11]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [11]),
        .O(i__carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__1_i_6
       (.I0(op_assign_cast_reg_1621[10]),
        .I1(indvars_iv_reg_398_reg[10]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [10]),
        .O(i__carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__1_i_7
       (.I0(op_assign_cast_reg_1621[9]),
        .I1(indvars_iv_reg_398_reg[9]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [9]),
        .O(i__carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__1_i_8
       (.I0(op_assign_cast_reg_1621[8]),
        .I1(indvars_iv_reg_398_reg[8]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [8]),
        .O(i__carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__2_i_1
       (.I0(op_assign_cast_reg_1621[15]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__2_i_2
       (.I0(op_assign_cast_reg_1621[14]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__2_i_3
       (.I0(op_assign_cast_reg_1621[13]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__2_i_4
       (.I0(op_assign_cast_reg_1621[12]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__2_i_5
       (.I0(op_assign_cast_reg_1621[15]),
        .I1(indvars_iv_reg_398_reg[15]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [15]),
        .O(i__carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__2_i_6
       (.I0(op_assign_cast_reg_1621[14]),
        .I1(indvars_iv_reg_398_reg[14]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [14]),
        .O(i__carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__2_i_7
       (.I0(op_assign_cast_reg_1621[13]),
        .I1(indvars_iv_reg_398_reg[13]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [13]),
        .O(i__carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry__2_i_8
       (.I0(op_assign_cast_reg_1621[12]),
        .I1(indvars_iv_reg_398_reg[12]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [12]),
        .O(i__carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__3_i_1
       (.I0(indvars_iv_reg_398_reg[17]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__3_i_1_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry__3_i_2
       (.I0(indvars_iv_reg_398_reg[16]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry__3_i_2_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry_i_1
       (.I0(op_assign_cast_reg_1621[3]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h15D5000015D5FFFF)) 
    i__carry_i_10
       (.I0(\src_buf_2_reg_655_reg_n_0_[5] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[5]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[5]),
        .O(i__carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h15D5000015D5FFFF)) 
    i__carry_i_11
       (.I0(\src_buf_2_reg_655_reg_n_0_[3] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[3]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[3]),
        .O(i__carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h15D5000015D5FFFF)) 
    i__carry_i_12
       (.I0(\src_buf_2_reg_655_reg_n_0_[1] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[1]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[1]),
        .O(i__carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h02C2FFFF000002C2)) 
    i__carry_i_1__0
       (.I0(src_buf_temp_copy_ex_reg_1784[6]),
        .I1(src_buf_0_3_reg_719[6]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(src_buf_0_2_reg_731[6]),
        .I4(\src_buf_load_0_0_3_s_reg_1819[7]_i_4_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[7]_i_5_n_0 ),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF000000B8)) 
    i__carry_i_1__1
       (.I0(src_buf_0_3_reg_719[6]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I2(src_buf_temp_copy_ex_reg_1784[6]),
        .I3(\src_buf_load_0_0_3_s_reg_1819[6]_i_2_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[7]_i_3_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[7]_i_5_n_0 ),
        .O(i__carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__10
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[6]),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[6]),
        .I2(src_buf_3_2_reg_578_pp1_iter7_reg[7]),
        .I3(src_buf_3_3_reg_566_pp1_iter7_reg[7]),
        .O(i__carry_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_1__11
       (.I0(src_buf_4_1_reg_769_pp1_iter8_reg[6]),
        .I1(src_buf_load_0_3_3_s_reg_1849[6]),
        .I2(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[6]),
        .I4(\src_buf_load_0_4_1_s_reg_1855[7]_i_4_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[7]),
        .O(i__carry_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_1__12
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[6]),
        .I1(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I2(src_buf_load_0_1_1_s_reg_1825[6]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[6]),
        .I4(src_buf_load_0_1_2_s_fu_1305_p3__23[7]),
        .I5(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[7]),
        .O(i__carry_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__13
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[6]),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[6]),
        .I2(src_buf_1_3_reg_668_pp1_iter4_reg[7]),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[7]),
        .O(i__carry_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_1__14
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[6]),
        .I1(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I2(src_buf_load_0_4_1_s_reg_1855[6]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[6]),
        .I4(src_buf_load_0_4_2_s_fu_1499_p3__23[7]),
        .I5(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[7]),
        .O(i__carry_i_1__14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__15
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[6]),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[6]),
        .I2(src_buf_4_3_reg_795_pp1_iter9_reg[7]),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[7]),
        .O(i__carry_i_1__15_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_1__2
       (.I0(src_buf_1_1_reg_693[6]),
        .I1(src_buf_1_1_reg_693_pp1_iter4_reg[6]),
        .I2(i__carry_i_9_n_0),
        .I3(\src_buf_1_reg_706_reg_n_0_[6] ),
        .I4(\src_buf_load_0_1_1_s_reg_1825[7]_i_3_n_0 ),
        .I5(src_buf_1_1_reg_693[7]),
        .O(i__carry_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h0CFF0808)) 
    i__carry_i_1__3
       (.I0(i__carry_i_9__0_n_0),
        .I1(src_buf_2_2_reg_629_pp1_iter5_reg[6]),
        .I2(\src_buf_load_0_2_2_s_reg_1837[6]_i_2_n_0 ),
        .I3(\src_buf_load_0_2_2_s_reg_1837[7]_i_3_n_0 ),
        .I4(src_buf_2_2_reg_629_pp1_iter5_reg[7]),
        .O(i__carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    i__carry_i_1__4
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[6]),
        .I1(i__carry_i_9__1_n_0),
        .I2(\src_buf_3_reg_604_reg_n_0_[6] ),
        .I3(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[6]),
        .I4(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[7]),
        .I5(\src_buf_load_0_3_0_s_reg_1843[7]_i_3_n_0 ),
        .O(i__carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_1__5
       (.I0(\src_buf_load_0_3_0_s_reg_1843[6]_i_2_n_0 ),
        .I1(src_buf_load_0_2_2_s_reg_1837[6]),
        .I2(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[6]),
        .I4(\src_buf_load_0_3_0_s_reg_1843[7]_i_4_n_0 ),
        .I5(\src_buf_load_0_3_0_s_reg_1843[7]_i_3_n_0 ),
        .O(i__carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_1__6
       (.I0(src_buf_4_1_reg_769_pp1_iter8_reg[6]),
        .I1(src_buf_4_1_reg_769_pp1_iter9_reg[6]),
        .I2(i__carry_i_9__2_n_0),
        .I3(\src_buf_4_reg_554_reg_n_0_[6] ),
        .I4(\src_buf_load_0_4_1_s_reg_1855[7]_i_3_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[7]),
        .O(i__carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_1__7
       (.I0(src_buf_1_1_reg_693[6]),
        .I1(src_buf_load_0_0_3_s_reg_1819[6]),
        .I2(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_reg_1784[6]),
        .I4(\src_buf_load_0_1_1_s_reg_1825[7]_i_4_n_0 ),
        .I5(src_buf_1_1_reg_693[7]),
        .O(i__carry_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__8
       (.I0(src_buf_2_2_reg_629_pp1_iter5_reg[6]),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[6]),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[7]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[7]),
        .O(i__carry_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_1__9
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[6]),
        .I1(src_buf_load_0_3_0_s_reg_1843[6]),
        .I2(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[6]),
        .I4(\src_buf_load_0_3_3_s_reg_1849[7]_i_3_n_0 ),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[7]),
        .O(i__carry_i_1__9_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry_i_2
       (.I0(op_assign_cast_reg_1621[2]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h02C2FFFF000002C2)) 
    i__carry_i_2__0
       (.I0(src_buf_temp_copy_ex_reg_1784[4]),
        .I1(src_buf_0_3_reg_719[4]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(src_buf_0_2_reg_731[4]),
        .I4(\src_buf_load_0_0_3_s_reg_1819[5]_i_3_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[5]_i_4_n_0 ),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF000000B8)) 
    i__carry_i_2__1
       (.I0(src_buf_0_3_reg_719[4]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I2(src_buf_temp_copy_ex_reg_1784[4]),
        .I3(\src_buf_load_0_0_3_s_reg_1819[4]_i_2_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[5]_i_2_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[5]_i_4_n_0 ),
        .O(i__carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__10
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[4]),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[4]),
        .I2(src_buf_3_2_reg_578_pp1_iter7_reg[5]),
        .I3(src_buf_3_3_reg_566_pp1_iter7_reg[5]),
        .O(i__carry_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_2__11
       (.I0(src_buf_4_1_reg_769_pp1_iter8_reg[4]),
        .I1(src_buf_load_0_3_3_s_reg_1849[4]),
        .I2(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[4]),
        .I4(\src_buf_load_0_4_1_s_reg_1855[5]_i_3_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[5]),
        .O(i__carry_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_2__12
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[4]),
        .I1(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I2(src_buf_load_0_1_1_s_reg_1825[4]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[4]),
        .I4(src_buf_load_0_1_2_s_fu_1305_p3__23[5]),
        .I5(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[5]),
        .O(i__carry_i_2__12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__13
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[4]),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[4]),
        .I2(src_buf_1_3_reg_668_pp1_iter4_reg[5]),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[5]),
        .O(i__carry_i_2__13_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_2__14
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[4]),
        .I1(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I2(src_buf_load_0_4_1_s_reg_1855[4]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[4]),
        .I4(src_buf_load_0_4_2_s_fu_1499_p3__23[5]),
        .I5(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[5]),
        .O(i__carry_i_2__14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__15
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[4]),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[4]),
        .I2(src_buf_4_3_reg_795_pp1_iter9_reg[5]),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[5]),
        .O(i__carry_i_2__15_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_2__2
       (.I0(src_buf_1_1_reg_693[4]),
        .I1(src_buf_1_1_reg_693_pp1_iter4_reg[4]),
        .I2(i__carry_i_9_n_0),
        .I3(\src_buf_1_reg_706_reg_n_0_[4] ),
        .I4(\src_buf_load_0_1_1_s_reg_1825[5]_i_2_n_0 ),
        .I5(src_buf_1_1_reg_693[5]),
        .O(i__carry_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h55307500)) 
    i__carry_i_2__3
       (.I0(\src_buf_load_0_2_2_s_reg_1837[5]_i_2_n_0 ),
        .I1(\src_buf_load_0_2_2_s_reg_1837[4]_i_2_n_0 ),
        .I2(src_buf_2_2_reg_629_pp1_iter5_reg[4]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[5]),
        .I4(i__carry_i_10_n_0),
        .O(i__carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    i__carry_i_2__4
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[4]),
        .I1(i__carry_i_9__1_n_0),
        .I2(\src_buf_3_reg_604_reg_n_0_[4] ),
        .I3(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[4]),
        .I4(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[5]),
        .I5(\src_buf_load_0_3_0_s_reg_1843[5]_i_2_n_0 ),
        .O(i__carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_2__5
       (.I0(\src_buf_load_0_3_0_s_reg_1843[4]_i_2_n_0 ),
        .I1(src_buf_load_0_2_2_s_reg_1837[4]),
        .I2(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[4]),
        .I4(\src_buf_load_0_3_0_s_reg_1843[5]_i_3_n_0 ),
        .I5(\src_buf_load_0_3_0_s_reg_1843[5]_i_2_n_0 ),
        .O(i__carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_2__6
       (.I0(src_buf_4_1_reg_769_pp1_iter8_reg[4]),
        .I1(src_buf_4_1_reg_769_pp1_iter9_reg[4]),
        .I2(i__carry_i_9__2_n_0),
        .I3(\src_buf_4_reg_554_reg_n_0_[4] ),
        .I4(\src_buf_load_0_4_1_s_reg_1855[5]_i_2_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[5]),
        .O(i__carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_2__7
       (.I0(src_buf_1_1_reg_693[4]),
        .I1(src_buf_load_0_0_3_s_reg_1819[4]),
        .I2(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_reg_1784[4]),
        .I4(\src_buf_load_0_1_1_s_reg_1825[5]_i_3_n_0 ),
        .I5(src_buf_1_1_reg_693[5]),
        .O(i__carry_i_2__7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__8
       (.I0(src_buf_2_2_reg_629_pp1_iter5_reg[4]),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[4]),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[5]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[5]),
        .O(i__carry_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_2__9
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[4]),
        .I1(src_buf_load_0_3_0_s_reg_1843[4]),
        .I2(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[4]),
        .I4(\src_buf_load_0_3_3_s_reg_1849[5]_i_2_n_0 ),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[5]),
        .O(i__carry_i_2__9_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry_i_3
       (.I0(op_assign_cast_reg_1621[1]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02C2FFFF000002C2)) 
    i__carry_i_3__0
       (.I0(src_buf_temp_copy_ex_reg_1784[2]),
        .I1(src_buf_0_3_reg_719[2]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(src_buf_0_2_reg_731[2]),
        .I4(\src_buf_load_0_0_3_s_reg_1819[3]_i_3_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[3]_i_4_n_0 ),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF000000B8)) 
    i__carry_i_3__1
       (.I0(src_buf_0_3_reg_719[2]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I2(src_buf_temp_copy_ex_reg_1784[2]),
        .I3(\src_buf_load_0_0_3_s_reg_1819[2]_i_2_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[3]_i_2_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[3]_i_4_n_0 ),
        .O(i__carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__10
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[2]),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[2]),
        .I2(src_buf_3_2_reg_578_pp1_iter7_reg[3]),
        .I3(src_buf_3_3_reg_566_pp1_iter7_reg[3]),
        .O(i__carry_i_3__10_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_3__11
       (.I0(src_buf_4_1_reg_769_pp1_iter8_reg[2]),
        .I1(src_buf_load_0_3_3_s_reg_1849[2]),
        .I2(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[2]),
        .I4(\src_buf_load_0_4_1_s_reg_1855[3]_i_3_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[3]),
        .O(i__carry_i_3__11_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_3__12
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[2]),
        .I1(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I2(src_buf_load_0_1_1_s_reg_1825[2]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[2]),
        .I4(src_buf_load_0_1_2_s_fu_1305_p3__23[3]),
        .I5(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[3]),
        .O(i__carry_i_3__12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__13
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[2]),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[2]),
        .I2(src_buf_1_3_reg_668_pp1_iter4_reg[3]),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[3]),
        .O(i__carry_i_3__13_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_3__14
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[2]),
        .I1(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I2(src_buf_load_0_4_1_s_reg_1855[2]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[2]),
        .I4(src_buf_load_0_4_2_s_fu_1499_p3__23[3]),
        .I5(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[3]),
        .O(i__carry_i_3__14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__15
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[2]),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[2]),
        .I2(src_buf_4_3_reg_795_pp1_iter9_reg[3]),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[3]),
        .O(i__carry_i_3__15_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_3__2
       (.I0(src_buf_1_1_reg_693[2]),
        .I1(src_buf_1_1_reg_693_pp1_iter4_reg[2]),
        .I2(i__carry_i_9_n_0),
        .I3(\src_buf_1_reg_706_reg_n_0_[2] ),
        .I4(\src_buf_load_0_1_1_s_reg_1825[3]_i_2_n_0 ),
        .I5(src_buf_1_1_reg_693[3]),
        .O(i__carry_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h55307500)) 
    i__carry_i_3__3
       (.I0(\src_buf_load_0_2_2_s_reg_1837[3]_i_2_n_0 ),
        .I1(\src_buf_load_0_2_2_s_reg_1837[2]_i_2_n_0 ),
        .I2(src_buf_2_2_reg_629_pp1_iter5_reg[2]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[3]),
        .I4(i__carry_i_11_n_0),
        .O(i__carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    i__carry_i_3__4
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[2]),
        .I1(i__carry_i_9__1_n_0),
        .I2(\src_buf_3_reg_604_reg_n_0_[2] ),
        .I3(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[2]),
        .I4(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[3]),
        .I5(\src_buf_load_0_3_0_s_reg_1843[3]_i_2_n_0 ),
        .O(i__carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_3__5
       (.I0(\src_buf_load_0_3_0_s_reg_1843[2]_i_2_n_0 ),
        .I1(src_buf_load_0_2_2_s_reg_1837[2]),
        .I2(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[2]),
        .I4(\src_buf_load_0_3_0_s_reg_1843[3]_i_3_n_0 ),
        .I5(\src_buf_load_0_3_0_s_reg_1843[3]_i_2_n_0 ),
        .O(i__carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_3__6
       (.I0(src_buf_4_1_reg_769_pp1_iter8_reg[2]),
        .I1(src_buf_4_1_reg_769_pp1_iter9_reg[2]),
        .I2(i__carry_i_9__2_n_0),
        .I3(\src_buf_4_reg_554_reg_n_0_[2] ),
        .I4(\src_buf_load_0_4_1_s_reg_1855[3]_i_2_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[3]),
        .O(i__carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_3__7
       (.I0(src_buf_1_1_reg_693[2]),
        .I1(src_buf_load_0_0_3_s_reg_1819[2]),
        .I2(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_reg_1784[2]),
        .I4(\src_buf_load_0_1_1_s_reg_1825[3]_i_3_n_0 ),
        .I5(src_buf_1_1_reg_693[3]),
        .O(i__carry_i_3__7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__8
       (.I0(src_buf_2_2_reg_629_pp1_iter5_reg[2]),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[2]),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[3]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[3]),
        .O(i__carry_i_3__8_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_3__9
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[2]),
        .I1(src_buf_load_0_3_0_s_reg_1843[2]),
        .I2(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[2]),
        .I4(\src_buf_load_0_3_3_s_reg_1849[3]_i_2_n_0 ),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[3]),
        .O(i__carry_i_3__9_n_0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    i__carry_i_4
       (.I0(op_assign_cast_reg_1621[0]),
        .I1(\val_assign_reg_387_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(\val_assign_reg_387_reg_n_0_[1] ),
        .O(i__carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h02C2FFFF000002C2)) 
    i__carry_i_4__0
       (.I0(src_buf_temp_copy_ex_reg_1784[0]),
        .I1(src_buf_0_3_reg_719[0]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(src_buf_0_2_reg_731[0]),
        .I4(\src_buf_load_0_0_3_s_reg_1819[1]_i_3_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[1]_i_4_n_0 ),
        .O(i__carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF000000B8)) 
    i__carry_i_4__1
       (.I0(src_buf_0_3_reg_719[0]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I2(src_buf_temp_copy_ex_reg_1784[0]),
        .I3(\src_buf_load_0_0_3_s_reg_1819[0]_i_2_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[1]_i_2_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[1]_i_4_n_0 ),
        .O(i__carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__10
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[0]),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[0]),
        .I2(src_buf_3_2_reg_578_pp1_iter7_reg[1]),
        .I3(src_buf_3_3_reg_566_pp1_iter7_reg[1]),
        .O(i__carry_i_4__10_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_4__11
       (.I0(src_buf_4_1_reg_769_pp1_iter8_reg[0]),
        .I1(src_buf_load_0_3_3_s_reg_1849[0]),
        .I2(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[0]),
        .I4(\src_buf_load_0_4_1_s_reg_1855[1]_i_3_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[1]),
        .O(i__carry_i_4__11_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_4__12
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[0]),
        .I1(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I2(src_buf_load_0_1_1_s_reg_1825[0]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[0]),
        .I4(src_buf_load_0_1_2_s_fu_1305_p3__23[1]),
        .I5(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[1]),
        .O(i__carry_i_4__12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__13
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[0]),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[0]),
        .I2(src_buf_1_3_reg_668_pp1_iter4_reg[1]),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[1]),
        .O(i__carry_i_4__13_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    i__carry_i_4__14
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[0]),
        .I1(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I2(src_buf_load_0_4_1_s_reg_1855[0]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[0]),
        .I4(src_buf_load_0_4_2_s_fu_1499_p3__23[1]),
        .I5(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[1]),
        .O(i__carry_i_4__14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__15
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[0]),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[0]),
        .I2(src_buf_4_3_reg_795_pp1_iter9_reg[1]),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[1]),
        .O(i__carry_i_4__15_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_4__2
       (.I0(src_buf_1_1_reg_693[0]),
        .I1(src_buf_1_1_reg_693_pp1_iter4_reg[0]),
        .I2(i__carry_i_9_n_0),
        .I3(\src_buf_1_reg_706_reg_n_0_[0] ),
        .I4(\src_buf_load_0_1_1_s_reg_1825[1]_i_2_n_0 ),
        .I5(src_buf_1_1_reg_693[1]),
        .O(i__carry_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h0CFF0808)) 
    i__carry_i_4__3
       (.I0(i__carry_i_12_n_0),
        .I1(src_buf_2_2_reg_629_pp1_iter5_reg[0]),
        .I2(\src_buf_load_0_2_2_s_reg_1837[0]_i_2_n_0 ),
        .I3(\src_buf_load_0_2_2_s_reg_1837[1]_i_2_n_0 ),
        .I4(src_buf_2_2_reg_629_pp1_iter5_reg[1]),
        .O(i__carry_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    i__carry_i_4__4
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[0]),
        .I1(i__carry_i_9__1_n_0),
        .I2(\src_buf_3_reg_604_reg_n_0_[0] ),
        .I3(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[0]),
        .I4(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[1]),
        .I5(\src_buf_load_0_3_0_s_reg_1843[1]_i_2_n_0 ),
        .O(i__carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_4__5
       (.I0(\src_buf_load_0_3_0_s_reg_1843[0]_i_2_n_0 ),
        .I1(src_buf_load_0_2_2_s_reg_1837[0]),
        .I2(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[0]),
        .I4(\src_buf_load_0_3_0_s_reg_1843[1]_i_3_n_0 ),
        .I5(\src_buf_load_0_3_0_s_reg_1843[1]_i_2_n_0 ),
        .O(i__carry_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_4__6
       (.I0(src_buf_4_1_reg_769_pp1_iter8_reg[0]),
        .I1(src_buf_4_1_reg_769_pp1_iter9_reg[0]),
        .I2(i__carry_i_9__2_n_0),
        .I3(\src_buf_4_reg_554_reg_n_0_[0] ),
        .I4(\src_buf_load_0_4_1_s_reg_1855[1]_i_2_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[1]),
        .O(i__carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_4__7
       (.I0(src_buf_1_1_reg_693[0]),
        .I1(src_buf_load_0_0_3_s_reg_1819[0]),
        .I2(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_reg_1784[0]),
        .I4(\src_buf_load_0_1_1_s_reg_1825[1]_i_3_n_0 ),
        .I5(src_buf_1_1_reg_693[1]),
        .O(i__carry_i_4__7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__8
       (.I0(src_buf_2_2_reg_629_pp1_iter5_reg[0]),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[0]),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[1]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[1]),
        .O(i__carry_i_4__8_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    i__carry_i_4__9
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[0]),
        .I1(src_buf_load_0_3_0_s_reg_1843[0]),
        .I2(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[0]),
        .I4(\src_buf_load_0_3_3_s_reg_1849[1]_i_2_n_0 ),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[1]),
        .O(i__carry_i_4__9_n_0));
  LUT6 #(
    .INIT(64'h9009990090090099)) 
    i__carry_i_5
       (.I0(\src_buf_load_0_0_3_s_reg_1819[6]_i_3_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[6]_i_4_n_0 ),
        .I2(src_buf_0_2_reg_731[7]),
        .I3(src_buf_0_3_reg_719[7]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_temp_copy_ex_reg_1784[7]),
        .O(i__carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    i__carry_i_5__0
       (.I0(\src_buf_load_0_0_3_s_reg_1819[6]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[6]_i_4_n_0 ),
        .I2(\src_buf_load_0_0_3_s_reg_1819[7]_i_3_n_0 ),
        .I3(src_buf_0_3_reg_719[7]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_temp_copy_ex_reg_1784[7]),
        .O(i__carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__1
       (.I0(\src_buf_load_0_1_1_s_reg_1825[6]_i_2_n_0 ),
        .I1(src_buf_1_1_reg_693[6]),
        .I2(src_buf_1_1_reg_693_pp1_iter4_reg[7]),
        .I3(i__carry_i_9_n_0),
        .I4(\src_buf_1_reg_706_reg_n_0_[7] ),
        .I5(src_buf_1_1_reg_693[7]),
        .O(i__carry_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__10
       (.I0(\src_buf_load_0_4_1_s_reg_1855[6]_i_3_n_0 ),
        .I1(src_buf_4_1_reg_769_pp1_iter8_reg[6]),
        .I2(src_buf_load_0_3_3_s_reg_1849[7]),
        .I3(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[7]),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[7]),
        .O(i__carry_i_5__10_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_5__11
       (.I0(op_assign_cast_reg_1621[3]),
        .I1(indvars_iv_reg_398_reg[3]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [3]),
        .O(i__carry_i_5__11_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_5__12
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[6]),
        .I1(src_buf_1_2_reg_680_pp1_iter4_reg[6]),
        .I2(src_buf_load_0_1_1_s_reg_1825[6]),
        .I3(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[7]),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[7]),
        .O(i__carry_i_5__12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__13
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[6]),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[6]),
        .I2(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[7]),
        .I3(src_buf_1_3_reg_668_pp1_iter4_reg[7]),
        .O(i__carry_i_5__13_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_5__14
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[6]),
        .I1(src_buf_4_2_reg_782_pp1_iter9_reg[6]),
        .I2(src_buf_load_0_4_1_s_reg_1855[6]),
        .I3(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[7]),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[7]),
        .O(i__carry_i_5__14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__15
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[6]),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[6]),
        .I2(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[7]),
        .I3(src_buf_4_3_reg_795_pp1_iter9_reg[7]),
        .O(i__carry_i_5__15_n_0));
  LUT5 #(
    .INIT(32'h82C38200)) 
    i__carry_i_5__2
       (.I0(\src_buf_load_0_2_2_s_reg_1837[7]_i_3_n_0 ),
        .I1(\src_buf_load_0_2_2_s_reg_1837[6]_i_2_n_0 ),
        .I2(src_buf_2_2_reg_629_pp1_iter5_reg[6]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[7]),
        .I4(i__carry_i_9__0_n_0),
        .O(i__carry_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    i__carry_i_5__3
       (.I0(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[6]),
        .I1(\src_buf_load_0_3_0_s_reg_1843[6]_i_2_n_0 ),
        .I2(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[7]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[7]),
        .I4(i__carry_i_9__1_n_0),
        .I5(\src_buf_3_reg_604_reg_n_0_[7] ),
        .O(i__carry_i_5__3_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__4
       (.I0(\src_buf_load_0_3_0_s_reg_1843[6]_i_3_n_0 ),
        .I1(\src_buf_load_0_3_0_s_reg_1843[6]_i_2_n_0 ),
        .I2(src_buf_load_0_2_2_s_reg_1837[7]),
        .I3(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I4(src_buf_2_3_reg_617_pp1_iter6_reg[7]),
        .I5(\src_buf_load_0_3_0_s_reg_1843[7]_i_3_n_0 ),
        .O(i__carry_i_5__4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__5
       (.I0(\src_buf_load_0_4_1_s_reg_1855[6]_i_2_n_0 ),
        .I1(src_buf_4_1_reg_769_pp1_iter8_reg[6]),
        .I2(src_buf_4_1_reg_769_pp1_iter9_reg[7]),
        .I3(i__carry_i_9__2_n_0),
        .I4(\src_buf_4_reg_554_reg_n_0_[7] ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[7]),
        .O(i__carry_i_5__5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__6
       (.I0(\src_buf_load_0_1_1_s_reg_1825[6]_i_3_n_0 ),
        .I1(src_buf_1_1_reg_693[6]),
        .I2(src_buf_load_0_0_3_s_reg_1819[7]),
        .I3(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_reg_1784[7]),
        .I5(src_buf_1_1_reg_693[7]),
        .O(i__carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__7
       (.I0(src_buf_2_1_reg_642_pp1_iter5_reg[6]),
        .I1(src_buf_2_2_reg_629_pp1_iter5_reg[6]),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[7]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[7]),
        .O(i__carry_i_5__7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_5__8
       (.I0(\src_buf_load_0_3_3_s_reg_1849[6]_i_2_n_0 ),
        .I1(src_buf_3_3_reg_566_pp1_iter7_reg[6]),
        .I2(src_buf_load_0_3_0_s_reg_1843[7]),
        .I3(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I4(src_buf_3_1_reg_591_pp1_iter7_reg[7]),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[7]),
        .O(i__carry_i_5__8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__9
       (.I0(src_buf_3_2_reg_578_pp1_iter7_reg[6]),
        .I1(src_buf_3_3_reg_566_pp1_iter7_reg[6]),
        .I2(src_buf_3_2_reg_578_pp1_iter7_reg[7]),
        .I3(src_buf_3_3_reg_566_pp1_iter7_reg[7]),
        .O(i__carry_i_5__9_n_0));
  LUT6 #(
    .INIT(64'h9009990090090099)) 
    i__carry_i_6
       (.I0(\src_buf_load_0_0_3_s_reg_1819[4]_i_3_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[4]_i_4_n_0 ),
        .I2(src_buf_0_2_reg_731[5]),
        .I3(src_buf_0_3_reg_719[5]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_temp_copy_ex_reg_1784[5]),
        .O(i__carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    i__carry_i_6__0
       (.I0(\src_buf_load_0_0_3_s_reg_1819[4]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[4]_i_4_n_0 ),
        .I2(\src_buf_load_0_0_3_s_reg_1819[5]_i_2_n_0 ),
        .I3(src_buf_0_3_reg_719[5]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_temp_copy_ex_reg_1784[5]),
        .O(i__carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__1
       (.I0(\src_buf_load_0_1_1_s_reg_1825[4]_i_2_n_0 ),
        .I1(src_buf_1_1_reg_693[4]),
        .I2(src_buf_1_1_reg_693_pp1_iter4_reg[5]),
        .I3(i__carry_i_9_n_0),
        .I4(\src_buf_1_reg_706_reg_n_0_[5] ),
        .I5(src_buf_1_1_reg_693[5]),
        .O(i__carry_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__10
       (.I0(\src_buf_load_0_4_1_s_reg_1855[4]_i_3_n_0 ),
        .I1(src_buf_4_1_reg_769_pp1_iter8_reg[4]),
        .I2(src_buf_load_0_3_3_s_reg_1849[5]),
        .I3(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[5]),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[5]),
        .O(i__carry_i_6__10_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_6__11
       (.I0(op_assign_cast_reg_1621[2]),
        .I1(indvars_iv_reg_398_reg[2]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [2]),
        .O(i__carry_i_6__11_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_6__12
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[4]),
        .I1(src_buf_1_2_reg_680_pp1_iter4_reg[4]),
        .I2(src_buf_load_0_1_1_s_reg_1825[4]),
        .I3(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[5]),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[5]),
        .O(i__carry_i_6__12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__13
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[4]),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[4]),
        .I2(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[5]),
        .I3(src_buf_1_3_reg_668_pp1_iter4_reg[5]),
        .O(i__carry_i_6__13_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_6__14
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[4]),
        .I1(src_buf_4_2_reg_782_pp1_iter9_reg[4]),
        .I2(src_buf_load_0_4_1_s_reg_1855[4]),
        .I3(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[5]),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[5]),
        .O(i__carry_i_6__14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__15
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[4]),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[4]),
        .I2(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[5]),
        .I3(src_buf_4_3_reg_795_pp1_iter9_reg[5]),
        .O(i__carry_i_6__15_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    i__carry_i_6__2
       (.I0(i__carry_i_10_n_0),
        .I1(src_buf_2_2_reg_629_pp1_iter5_reg[5]),
        .I2(\src_buf_load_0_2_2_s_reg_1837[4]_i_2_n_0 ),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[4]),
        .O(i__carry_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    i__carry_i_6__3
       (.I0(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[4]),
        .I1(\src_buf_load_0_3_0_s_reg_1843[4]_i_2_n_0 ),
        .I2(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[5]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[5]),
        .I4(i__carry_i_9__1_n_0),
        .I5(\src_buf_3_reg_604_reg_n_0_[5] ),
        .O(i__carry_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__4
       (.I0(\src_buf_load_0_3_0_s_reg_1843[4]_i_3_n_0 ),
        .I1(\src_buf_load_0_3_0_s_reg_1843[4]_i_2_n_0 ),
        .I2(src_buf_load_0_2_2_s_reg_1837[5]),
        .I3(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I4(src_buf_2_3_reg_617_pp1_iter6_reg[5]),
        .I5(\src_buf_load_0_3_0_s_reg_1843[5]_i_2_n_0 ),
        .O(i__carry_i_6__4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__5
       (.I0(\src_buf_load_0_4_1_s_reg_1855[4]_i_2_n_0 ),
        .I1(src_buf_4_1_reg_769_pp1_iter8_reg[4]),
        .I2(src_buf_4_1_reg_769_pp1_iter9_reg[5]),
        .I3(i__carry_i_9__2_n_0),
        .I4(\src_buf_4_reg_554_reg_n_0_[5] ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[5]),
        .O(i__carry_i_6__5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__6
       (.I0(\src_buf_load_0_1_1_s_reg_1825[4]_i_3_n_0 ),
        .I1(src_buf_1_1_reg_693[4]),
        .I2(src_buf_load_0_0_3_s_reg_1819[5]),
        .I3(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_reg_1784[5]),
        .I5(src_buf_1_1_reg_693[5]),
        .O(i__carry_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__7
       (.I0(src_buf_2_1_reg_642_pp1_iter5_reg[4]),
        .I1(src_buf_2_2_reg_629_pp1_iter5_reg[4]),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[5]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[5]),
        .O(i__carry_i_6__7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_6__8
       (.I0(\src_buf_load_0_3_3_s_reg_1849[4]_i_2_n_0 ),
        .I1(src_buf_3_3_reg_566_pp1_iter7_reg[4]),
        .I2(src_buf_load_0_3_0_s_reg_1843[5]),
        .I3(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I4(src_buf_3_1_reg_591_pp1_iter7_reg[5]),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[5]),
        .O(i__carry_i_6__8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__9
       (.I0(src_buf_3_2_reg_578_pp1_iter7_reg[4]),
        .I1(src_buf_3_3_reg_566_pp1_iter7_reg[4]),
        .I2(src_buf_3_2_reg_578_pp1_iter7_reg[5]),
        .I3(src_buf_3_3_reg_566_pp1_iter7_reg[5]),
        .O(i__carry_i_6__9_n_0));
  LUT6 #(
    .INIT(64'h9009990090090099)) 
    i__carry_i_7
       (.I0(\src_buf_load_0_0_3_s_reg_1819[2]_i_3_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[2]_i_4_n_0 ),
        .I2(src_buf_0_2_reg_731[3]),
        .I3(src_buf_0_3_reg_719[3]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_temp_copy_ex_reg_1784[3]),
        .O(i__carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    i__carry_i_7__0
       (.I0(\src_buf_load_0_0_3_s_reg_1819[2]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[2]_i_4_n_0 ),
        .I2(\src_buf_load_0_0_3_s_reg_1819[3]_i_2_n_0 ),
        .I3(src_buf_0_3_reg_719[3]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_temp_copy_ex_reg_1784[3]),
        .O(i__carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__1
       (.I0(\src_buf_load_0_1_1_s_reg_1825[2]_i_2_n_0 ),
        .I1(src_buf_1_1_reg_693[2]),
        .I2(src_buf_1_1_reg_693_pp1_iter4_reg[3]),
        .I3(i__carry_i_9_n_0),
        .I4(\src_buf_1_reg_706_reg_n_0_[3] ),
        .I5(src_buf_1_1_reg_693[3]),
        .O(i__carry_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__10
       (.I0(\src_buf_load_0_4_1_s_reg_1855[2]_i_3_n_0 ),
        .I1(src_buf_4_1_reg_769_pp1_iter8_reg[2]),
        .I2(src_buf_load_0_3_3_s_reg_1849[3]),
        .I3(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[3]),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[3]),
        .O(i__carry_i_7__10_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_7__11
       (.I0(op_assign_cast_reg_1621[1]),
        .I1(indvars_iv_reg_398_reg[1]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [1]),
        .O(i__carry_i_7__11_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_7__12
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[2]),
        .I1(src_buf_1_2_reg_680_pp1_iter4_reg[2]),
        .I2(src_buf_load_0_1_1_s_reg_1825[2]),
        .I3(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[3]),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[3]),
        .O(i__carry_i_7__12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__13
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[2]),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[2]),
        .I2(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[3]),
        .I3(src_buf_1_3_reg_668_pp1_iter4_reg[3]),
        .O(i__carry_i_7__13_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_7__14
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[2]),
        .I1(src_buf_4_2_reg_782_pp1_iter9_reg[2]),
        .I2(src_buf_load_0_4_1_s_reg_1855[2]),
        .I3(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[3]),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[3]),
        .O(i__carry_i_7__14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__15
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[2]),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[2]),
        .I2(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[3]),
        .I3(src_buf_4_3_reg_795_pp1_iter9_reg[3]),
        .O(i__carry_i_7__15_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    i__carry_i_7__2
       (.I0(i__carry_i_11_n_0),
        .I1(src_buf_2_2_reg_629_pp1_iter5_reg[3]),
        .I2(\src_buf_load_0_2_2_s_reg_1837[2]_i_2_n_0 ),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[2]),
        .O(i__carry_i_7__2_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    i__carry_i_7__3
       (.I0(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[2]),
        .I1(\src_buf_load_0_3_0_s_reg_1843[2]_i_2_n_0 ),
        .I2(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[3]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[3]),
        .I4(i__carry_i_9__1_n_0),
        .I5(\src_buf_3_reg_604_reg_n_0_[3] ),
        .O(i__carry_i_7__3_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__4
       (.I0(\src_buf_load_0_3_0_s_reg_1843[2]_i_3_n_0 ),
        .I1(\src_buf_load_0_3_0_s_reg_1843[2]_i_2_n_0 ),
        .I2(src_buf_load_0_2_2_s_reg_1837[3]),
        .I3(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I4(src_buf_2_3_reg_617_pp1_iter6_reg[3]),
        .I5(\src_buf_load_0_3_0_s_reg_1843[3]_i_2_n_0 ),
        .O(i__carry_i_7__4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__5
       (.I0(\src_buf_load_0_4_1_s_reg_1855[2]_i_2_n_0 ),
        .I1(src_buf_4_1_reg_769_pp1_iter8_reg[2]),
        .I2(src_buf_4_1_reg_769_pp1_iter9_reg[3]),
        .I3(i__carry_i_9__2_n_0),
        .I4(\src_buf_4_reg_554_reg_n_0_[3] ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[3]),
        .O(i__carry_i_7__5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__6
       (.I0(\src_buf_load_0_1_1_s_reg_1825[2]_i_3_n_0 ),
        .I1(src_buf_1_1_reg_693[2]),
        .I2(src_buf_load_0_0_3_s_reg_1819[3]),
        .I3(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_reg_1784[3]),
        .I5(src_buf_1_1_reg_693[3]),
        .O(i__carry_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__7
       (.I0(src_buf_2_1_reg_642_pp1_iter5_reg[2]),
        .I1(src_buf_2_2_reg_629_pp1_iter5_reg[2]),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[3]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[3]),
        .O(i__carry_i_7__7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_7__8
       (.I0(\src_buf_load_0_3_3_s_reg_1849[2]_i_2_n_0 ),
        .I1(src_buf_3_3_reg_566_pp1_iter7_reg[2]),
        .I2(src_buf_load_0_3_0_s_reg_1843[3]),
        .I3(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I4(src_buf_3_1_reg_591_pp1_iter7_reg[3]),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[3]),
        .O(i__carry_i_7__8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__9
       (.I0(src_buf_3_2_reg_578_pp1_iter7_reg[2]),
        .I1(src_buf_3_3_reg_566_pp1_iter7_reg[2]),
        .I2(src_buf_3_2_reg_578_pp1_iter7_reg[3]),
        .I3(src_buf_3_3_reg_566_pp1_iter7_reg[3]),
        .O(i__carry_i_7__9_n_0));
  LUT6 #(
    .INIT(64'h9009990090090099)) 
    i__carry_i_8
       (.I0(\src_buf_load_0_0_3_s_reg_1819[0]_i_3_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[0]_i_4_n_0 ),
        .I2(src_buf_0_2_reg_731[1]),
        .I3(src_buf_0_3_reg_719[1]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_temp_copy_ex_reg_1784[1]),
        .O(i__carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    i__carry_i_8__0
       (.I0(\src_buf_load_0_0_3_s_reg_1819[0]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[0]_i_4_n_0 ),
        .I2(\src_buf_load_0_0_3_s_reg_1819[1]_i_2_n_0 ),
        .I3(src_buf_0_3_reg_719[1]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_temp_copy_ex_reg_1784[1]),
        .O(i__carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__1
       (.I0(\src_buf_load_0_1_1_s_reg_1825[0]_i_2_n_0 ),
        .I1(src_buf_1_1_reg_693[0]),
        .I2(src_buf_1_1_reg_693_pp1_iter4_reg[1]),
        .I3(i__carry_i_9_n_0),
        .I4(\src_buf_1_reg_706_reg_n_0_[1] ),
        .I5(src_buf_1_1_reg_693[1]),
        .O(i__carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__10
       (.I0(\src_buf_load_0_4_1_s_reg_1855[0]_i_3_n_0 ),
        .I1(src_buf_4_1_reg_769_pp1_iter8_reg[0]),
        .I2(src_buf_load_0_3_3_s_reg_1849[1]),
        .I3(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[1]),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[1]),
        .O(i__carry_i_8__10_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    i__carry_i_8__11
       (.I0(op_assign_cast_reg_1621[0]),
        .I1(indvars_iv_reg_398_reg[0]),
        .I2(load),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [0]),
        .O(i__carry_i_8__11_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_8__12
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[0]),
        .I1(src_buf_1_2_reg_680_pp1_iter4_reg[0]),
        .I2(src_buf_load_0_1_1_s_reg_1825[0]),
        .I3(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[1]),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[1]),
        .O(i__carry_i_8__12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__13
       (.I0(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[0]),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[0]),
        .I2(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[1]),
        .I3(src_buf_1_3_reg_668_pp1_iter4_reg[1]),
        .O(i__carry_i_8__13_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    i__carry_i_8__14
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[0]),
        .I1(src_buf_4_2_reg_782_pp1_iter9_reg[0]),
        .I2(src_buf_load_0_4_1_s_reg_1855[0]),
        .I3(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[1]),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[1]),
        .O(i__carry_i_8__14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__15
       (.I0(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[0]),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[0]),
        .I2(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[1]),
        .I3(src_buf_4_3_reg_795_pp1_iter9_reg[1]),
        .O(i__carry_i_8__15_n_0));
  LUT5 #(
    .INIT(32'h82C38200)) 
    i__carry_i_8__2
       (.I0(\src_buf_load_0_2_2_s_reg_1837[1]_i_2_n_0 ),
        .I1(\src_buf_load_0_2_2_s_reg_1837[0]_i_2_n_0 ),
        .I2(src_buf_2_2_reg_629_pp1_iter5_reg[0]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[1]),
        .I4(i__carry_i_12_n_0),
        .O(i__carry_i_8__2_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    i__carry_i_8__3
       (.I0(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[0]),
        .I1(\src_buf_load_0_3_0_s_reg_1843[0]_i_2_n_0 ),
        .I2(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[1]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[1]),
        .I4(i__carry_i_9__1_n_0),
        .I5(\src_buf_3_reg_604_reg_n_0_[1] ),
        .O(i__carry_i_8__3_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__4
       (.I0(\src_buf_load_0_3_0_s_reg_1843[0]_i_3_n_0 ),
        .I1(\src_buf_load_0_3_0_s_reg_1843[0]_i_2_n_0 ),
        .I2(src_buf_load_0_2_2_s_reg_1837[1]),
        .I3(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I4(src_buf_2_3_reg_617_pp1_iter6_reg[1]),
        .I5(\src_buf_load_0_3_0_s_reg_1843[1]_i_2_n_0 ),
        .O(i__carry_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__5
       (.I0(\src_buf_load_0_4_1_s_reg_1855[0]_i_2_n_0 ),
        .I1(src_buf_4_1_reg_769_pp1_iter8_reg[0]),
        .I2(src_buf_4_1_reg_769_pp1_iter9_reg[1]),
        .I3(i__carry_i_9__2_n_0),
        .I4(\src_buf_4_reg_554_reg_n_0_[1] ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[1]),
        .O(i__carry_i_8__5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__6
       (.I0(\src_buf_load_0_1_1_s_reg_1825[0]_i_3_n_0 ),
        .I1(src_buf_1_1_reg_693[0]),
        .I2(src_buf_load_0_0_3_s_reg_1819[1]),
        .I3(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_reg_1784[1]),
        .I5(src_buf_1_1_reg_693[1]),
        .O(i__carry_i_8__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__7
       (.I0(src_buf_2_1_reg_642_pp1_iter5_reg[0]),
        .I1(src_buf_2_2_reg_629_pp1_iter5_reg[0]),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[1]),
        .I3(src_buf_2_2_reg_629_pp1_iter5_reg[1]),
        .O(i__carry_i_8__7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    i__carry_i_8__8
       (.I0(\src_buf_load_0_3_3_s_reg_1849[0]_i_2_n_0 ),
        .I1(src_buf_3_3_reg_566_pp1_iter7_reg[0]),
        .I2(src_buf_load_0_3_0_s_reg_1843[1]),
        .I3(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I4(src_buf_3_1_reg_591_pp1_iter7_reg[1]),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[1]),
        .O(i__carry_i_8__8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__9
       (.I0(src_buf_3_2_reg_578_pp1_iter7_reg[0]),
        .I1(src_buf_3_3_reg_566_pp1_iter7_reg[0]),
        .I2(src_buf_3_2_reg_578_pp1_iter7_reg[1]),
        .I3(src_buf_3_3_reg_566_pp1_iter7_reg[1]),
        .O(i__carry_i_8__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_9
       (.I0(tmp_4_reg_1737_pp1_iter4_reg),
        .I1(ap_enable_reg_pp1_iter5),
        .O(i__carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h15D5000015D5FFFF)) 
    i__carry_i_9__0
       (.I0(\src_buf_2_reg_655_reg_n_0_[7] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[7]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[7]),
        .O(i__carry_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_9__1
       (.I0(tmp_4_reg_1737_pp1_iter7_reg),
        .I1(ap_enable_reg_pp1_iter8),
        .O(i__carry_i_9__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_9__2
       (.I0(tmp_4_reg_1737_pp1_iter9_reg),
        .I1(ap_enable_reg_pp1_iter10),
        .O(i__carry_i_9__2_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    \i_row_V_1_reg_1677[0]_i_1 
       (.I0(t_V_3_reg_453[0]),
        .I1(ap_CS_fsm_state7),
        .I2(i_row_V_1_reg_1677[0]),
        .O(\i_row_V_1_reg_1677[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \i_row_V_1_reg_1677[1]_i_1 
       (.I0(t_V_3_reg_453[0]),
        .I1(t_V_3_reg_453[1]),
        .I2(ap_CS_fsm_state7),
        .I3(i_row_V_1_reg_1677[1]),
        .O(\i_row_V_1_reg_1677[1]_i_1_n_0 ));
  FDRE \i_row_V_1_reg_1677_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_row_V_1_reg_1677[0]_i_1_n_0 ),
        .Q(i_row_V_1_reg_1677[0]),
        .R(1'b0));
  FDRE \i_row_V_1_reg_1677_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_row_V_1_reg_1677[1]_i_1_n_0 ),
        .Q(i_row_V_1_reg_1677[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4FCC)) 
    \icmp_reg_1780[0]_i_1 
       (.I0(tmp_4_reg_1737_pp1_iter1_reg),
        .I1(\icmp_reg_1780_reg_n_0_[0] ),
        .I2(\icmp_reg_1780[0]_i_2_n_0 ),
        .I3(ap_block_pp1_stage0_subdone6_in),
        .O(\icmp_reg_1780[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1780[0]_i_2 
       (.I0(\icmp_reg_1780[0]_i_3_n_0 ),
        .I1(\icmp_reg_1780[0]_i_4_n_0 ),
        .I2(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [3]),
        .I3(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [4]),
        .I4(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [5]),
        .O(\icmp_reg_1780[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1780[0]_i_3 
       (.I0(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [6]),
        .I1(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [9]),
        .I2(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [10]),
        .I3(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [1]),
        .I4(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [8]),
        .I5(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [7]),
        .O(\icmp_reg_1780[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_reg_1780[0]_i_4 
       (.I0(tmp_4_reg_1737_pp1_iter1_reg),
        .I1(sel0[10]),
        .I2(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [2]),
        .I3(sel0[11]),
        .O(\icmp_reg_1780[0]_i_4_n_0 ));
  FDRE \icmp_reg_1780_pp1_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\icmp_reg_1780_pp1_iter9_reg_reg[0]_srl7_n_0 ),
        .Q(icmp_reg_1780_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/icmp_reg_1780_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/icmp_reg_1780_pp1_iter9_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_reg_1780_pp1_iter9_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(\icmp_reg_1780_reg_n_0_[0] ),
        .Q(\icmp_reg_1780_pp1_iter9_reg_reg[0]_srl7_n_0 ));
  FDRE \icmp_reg_1780_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_1780[0]_i_1_n_0 ),
        .Q(\icmp_reg_1780_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(indvars_iv_reg_398_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(indvars_iv_reg_398_reg[10]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(indvars_iv_reg_398_reg[11]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__2_n_7 ),
        .Q(indvars_iv_reg_398_reg[12]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__2_n_6 ),
        .Q(indvars_iv_reg_398_reg[13]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__2_n_5 ),
        .Q(indvars_iv_reg_398_reg[14]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__2_n_4 ),
        .Q(indvars_iv_reg_398_reg[15]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__3_n_7 ),
        .Q(indvars_iv_reg_398_reg[16]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__3_n_6 ),
        .Q(indvars_iv_reg_398_reg[17]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(indvars_iv_reg_398_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(indvars_iv_reg_398_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(indvars_iv_reg_398_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(indvars_iv_reg_398_reg[4]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(indvars_iv_reg_398_reg[5]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(indvars_iv_reg_398_reg[6]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(indvars_iv_reg_398_reg[7]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(indvars_iv_reg_398_reg[8]),
        .R(1'b0));
  FDRE \indvars_iv_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(indvars_iv_reg_398_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80888080AAAAAAAA)) 
    internal_full_n_i_3
       (.I0(\SRL_SIG_reg[0][0]_0 [1]),
        .I1(\SRL_SIG_reg[0][0] [1]),
        .I2(\mOutPtr[1]_i_4__0_n_0 ),
        .I3(tmp_8_fu_1012_p2),
        .I4(ap_CS_fsm_state9),
        .I5(internal_full_n_reg),
        .O(dilation_accel_U0_ap_ready));
  LUT6 #(
    .INIT(64'hEFFFAAAAFFFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr[1]_i_4_n_0 ),
        .I2(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I3(ap_block_pp1_stage0_subdone6_in),
        .I4(\mOutPtr[1]_i_5_n_0 ),
        .I5(imgInput1_data_V_cha_empty_n),
        .O(\tmp_9_reg_1708_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_enable_reg_pp1_iter11_reg_n_0),
        .I1(icmp_reg_1780_pp1_iter10_reg),
        .I2(\SRL_SIG_reg[0][0]_0 [1]),
        .I3(\SRL_SIG_reg[0][0] [1]),
        .I4(ap_block_pp1_stage0_subdone6_in),
        .I5(imgOutput1_data_V_ch_full_n),
        .O(ap_enable_reg_pp1_iter11_reg_0));
  LUT6 #(
    .INIT(64'h0000DD0DDDDDDDDD)) 
    \mOutPtr[1]_i_3 
       (.I0(\SRL_SIG_reg[0][0] [0]),
        .I1(grp_dilate_fu_80_ap_start_reg),
        .I2(ap_CS_fsm_state9),
        .I3(tmp_8_fu_1012_p2),
        .I4(\mOutPtr[1]_i_4__0_n_0 ),
        .I5(\SRL_SIG_reg[0][0] [1]),
        .O(\ap_CS_fsm_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_4 
       (.I0(tmp_10_reg_1746),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .O(\mOutPtr[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_4__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_xfdilate_fu_58_ap_start_reg),
        .O(\mOutPtr[1]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[1]_i_5 
       (.I0(imgInput1_data_V_cha_empty_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(\mOutPtr[1]_i_5_n_0 ));
  CARRY4 op2_assign_1_fu_978_p2_carry
       (.CI(1'b0),
        .CO({op2_assign_1_fu_978_p2_carry_n_0,op2_assign_1_fu_978_p2_carry_n_1,op2_assign_1_fu_978_p2_carry_n_2,op2_assign_1_fu_978_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,op_assign_cast_reg_1621[1],1'b0}),
        .O(op2_assign_1_fu_978_p2[3:0]),
        .S({op_assign_cast_reg_1621[3:2],op2_assign_1_fu_978_p2_carry_i_1_n_0,op_assign_cast_reg_1621[0]}));
  CARRY4 op2_assign_1_fu_978_p2_carry__0
       (.CI(op2_assign_1_fu_978_p2_carry_n_0),
        .CO({op2_assign_1_fu_978_p2_carry__0_n_0,op2_assign_1_fu_978_p2_carry__0_n_1,op2_assign_1_fu_978_p2_carry__0_n_2,op2_assign_1_fu_978_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_1_fu_978_p2[7:4]),
        .S(op_assign_cast_reg_1621[7:4]));
  CARRY4 op2_assign_1_fu_978_p2_carry__1
       (.CI(op2_assign_1_fu_978_p2_carry__0_n_0),
        .CO({op2_assign_1_fu_978_p2_carry__1_n_0,op2_assign_1_fu_978_p2_carry__1_n_1,op2_assign_1_fu_978_p2_carry__1_n_2,op2_assign_1_fu_978_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_1_fu_978_p2[11:8]),
        .S(op_assign_cast_reg_1621[11:8]));
  CARRY4 op2_assign_1_fu_978_p2_carry__2
       (.CI(op2_assign_1_fu_978_p2_carry__1_n_0),
        .CO({op2_assign_1_fu_978_p2_carry__2_n_0,op2_assign_1_fu_978_p2_carry__2_n_1,op2_assign_1_fu_978_p2_carry__2_n_2,op2_assign_1_fu_978_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_1_fu_978_p2[15:12]),
        .S(op_assign_cast_reg_1621[15:12]));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_1_fu_978_p2_carry_i_1
       (.I0(op_assign_cast_reg_1621[1]),
        .O(op2_assign_1_fu_978_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    \op2_assign_1_reg_1691[16]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(t_V_3_reg_453[0]),
        .I2(t_V_3_reg_453[1]),
        .O(ap_NS_fsm165_out));
  FDRE \op2_assign_1_reg_1691_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[0]),
        .Q(op2_assign_1_reg_1691[0]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[10]),
        .Q(op2_assign_1_reg_1691[10]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[11]),
        .Q(op2_assign_1_reg_1691[11]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[12]),
        .Q(op2_assign_1_reg_1691[12]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[13]),
        .Q(op2_assign_1_reg_1691[13]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[14]),
        .Q(op2_assign_1_reg_1691[14]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[15]),
        .Q(op2_assign_1_reg_1691[15]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[16]),
        .Q(op2_assign_1_reg_1691[16]),
        .R(1'b0));
  CARRY4 \op2_assign_1_reg_1691_reg[16]_i_2 
       (.CI(op2_assign_1_fu_978_p2_carry__2_n_0),
        .CO({\NLW_op2_assign_1_reg_1691_reg[16]_i_2_CO_UNCONNECTED [3:1],op2_assign_1_fu_978_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_op2_assign_1_reg_1691_reg[16]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \op2_assign_1_reg_1691_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[1]),
        .Q(op2_assign_1_reg_1691[1]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[2]),
        .Q(op2_assign_1_reg_1691[2]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[3]),
        .Q(op2_assign_1_reg_1691[3]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[4]),
        .Q(op2_assign_1_reg_1691[4]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[5]),
        .Q(op2_assign_1_reg_1691[5]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[6]),
        .Q(op2_assign_1_reg_1691[6]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[7]),
        .Q(op2_assign_1_reg_1691[7]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[8]),
        .Q(op2_assign_1_reg_1691[8]),
        .R(1'b0));
  FDRE \op2_assign_1_reg_1691_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_1_fu_978_p2[9]),
        .Q(op2_assign_1_reg_1691[9]),
        .R(1'b0));
  CARRY4 op2_assign_fu_972_p2_carry
       (.CI(1'b0),
        .CO({op2_assign_fu_972_p2_carry_n_0,op2_assign_fu_972_p2_carry_n_1,op2_assign_fu_972_p2_carry_n_2,op2_assign_fu_972_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O(op2_assign_fu_972_p2[3:0]),
        .S({Q[3:2],op2_assign_fu_972_p2_carry_i_1_n_0,Q[0]}));
  CARRY4 op2_assign_fu_972_p2_carry__0
       (.CI(op2_assign_fu_972_p2_carry_n_0),
        .CO({op2_assign_fu_972_p2_carry__0_n_0,op2_assign_fu_972_p2_carry__0_n_1,op2_assign_fu_972_p2_carry__0_n_2,op2_assign_fu_972_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_fu_972_p2[7:4]),
        .S(Q[7:4]));
  CARRY4 op2_assign_fu_972_p2_carry__1
       (.CI(op2_assign_fu_972_p2_carry__0_n_0),
        .CO({op2_assign_fu_972_p2_carry__1_n_0,op2_assign_fu_972_p2_carry__1_n_1,op2_assign_fu_972_p2_carry__1_n_2,op2_assign_fu_972_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_fu_972_p2[11:8]),
        .S(Q[11:8]));
  CARRY4 op2_assign_fu_972_p2_carry__2
       (.CI(op2_assign_fu_972_p2_carry__1_n_0),
        .CO({op2_assign_fu_972_p2_carry__2_n_0,op2_assign_fu_972_p2_carry__2_n_1,op2_assign_fu_972_p2_carry__2_n_2,op2_assign_fu_972_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_fu_972_p2[15:12]),
        .S(Q[15:12]));
  LUT1 #(
    .INIT(2'h1)) 
    op2_assign_fu_972_p2_carry_i_1
       (.I0(Q[1]),
        .O(op2_assign_fu_972_p2_carry_i_1_n_0));
  FDRE \op2_assign_reg_1686_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[0]),
        .Q(op2_assign_reg_1686[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[10]),
        .Q(op2_assign_reg_1686[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[11]),
        .Q(op2_assign_reg_1686[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[12]),
        .Q(op2_assign_reg_1686[12]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[13]),
        .Q(op2_assign_reg_1686[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[14]),
        .Q(op2_assign_reg_1686[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[15]),
        .Q(op2_assign_reg_1686[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[16]),
        .Q(op2_assign_reg_1686[16]),
        .R(1'b0));
  CARRY4 \op2_assign_reg_1686_reg[16]_i_1 
       (.CI(op2_assign_fu_972_p2_carry__2_n_0),
        .CO({\NLW_op2_assign_reg_1686_reg[16]_i_1_CO_UNCONNECTED [3:1],op2_assign_fu_972_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_op2_assign_reg_1686_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \op2_assign_reg_1686_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[1]),
        .Q(op2_assign_reg_1686[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[2]),
        .Q(op2_assign_reg_1686[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[3]),
        .Q(op2_assign_reg_1686[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[4]),
        .Q(op2_assign_reg_1686[4]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[5]),
        .Q(op2_assign_reg_1686[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[6]),
        .Q(op2_assign_reg_1686[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[7]),
        .Q(op2_assign_reg_1686[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[8]),
        .Q(op2_assign_reg_1686[8]),
        .R(1'b0));
  FDRE \op2_assign_reg_1686_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm165_out),
        .D(op2_assign_fu_972_p2[9]),
        .Q(op2_assign_reg_1686[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \op_assign_cast7_reg_1615[15]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[1] ),
        .I1(\val_assign_reg_387_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[2] ),
        .O(load));
  FDRE \op_assign_cast7_reg_1615_reg[0] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [0]),
        .Q(op_assign_cast_reg_1621[0]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[10] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [10]),
        .Q(op_assign_cast_reg_1621[10]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[11] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [11]),
        .Q(op_assign_cast_reg_1621[11]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[12] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [12]),
        .Q(op_assign_cast_reg_1621[12]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[13] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [13]),
        .Q(op_assign_cast_reg_1621[13]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[14] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [14]),
        .Q(op_assign_cast_reg_1621[14]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[15] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [15]),
        .Q(op_assign_cast_reg_1621[15]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[1] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [1]),
        .Q(op_assign_cast_reg_1621[1]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[2] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [2]),
        .Q(op_assign_cast_reg_1621[2]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[3] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [3]),
        .Q(op_assign_cast_reg_1621[3]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[4] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [4]),
        .Q(op_assign_cast_reg_1621[4]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[5] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [5]),
        .Q(op_assign_cast_reg_1621[5]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[6] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [6]),
        .Q(op_assign_cast_reg_1621[6]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[7] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [7]),
        .Q(op_assign_cast_reg_1621[7]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[8] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [8]),
        .Q(op_assign_cast_reg_1621[8]),
        .R(1'b0));
  FDRE \op_assign_cast7_reg_1615_reg[9] 
       (.C(ap_clk),
        .CE(load),
        .D(\op_assign_cast7_reg_1615_reg[15]_0 [9]),
        .Q(op_assign_cast_reg_1621[9]),
        .R(1'b0));
  CARRY4 \p_0_out_inferred__10/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__10/i__carry_n_0 ,\p_0_out_inferred__10/i__carry_n_1 ,\p_0_out_inferred__10/i__carry_n_2 ,\p_0_out_inferred__10/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}),
        .O(\NLW_p_0_out_inferred__10/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY4 \p_0_out_inferred__11/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__11/i__carry_n_0 ,\p_0_out_inferred__11/i__carry_n_1 ,\p_0_out_inferred__11/i__carry_n_2 ,\p_0_out_inferred__11/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__7_n_0,i__carry_i_2__7_n_0,i__carry_i_3__7_n_0,i__carry_i_4__7_n_0}),
        .O(\NLW_p_0_out_inferred__11/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__6_n_0,i__carry_i_6__6_n_0,i__carry_i_7__6_n_0,i__carry_i_8__6_n_0}));
  CARRY4 \p_0_out_inferred__12/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__12/i__carry_n_0 ,\p_0_out_inferred__12/i__carry_n_1 ,\p_0_out_inferred__12/i__carry_n_2 ,\p_0_out_inferred__12/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}),
        .O(\NLW_p_0_out_inferred__12/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__1_n_0,i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__1_n_0}));
  CARRY4 \p_0_out_inferred__13/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__13/i__carry_n_0 ,\p_0_out_inferred__13/i__carry_n_1 ,\p_0_out_inferred__13/i__carry_n_2 ,\p_0_out_inferred__13/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__12_n_0,i__carry_i_2__12_n_0,i__carry_i_3__12_n_0,i__carry_i_4__12_n_0}),
        .O(\NLW_p_0_out_inferred__13/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__12_n_0,i__carry_i_6__12_n_0,i__carry_i_7__12_n_0,i__carry_i_8__12_n_0}));
  CARRY4 \p_0_out_inferred__14/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__14/i__carry_n_0 ,\p_0_out_inferred__14/i__carry_n_1 ,\p_0_out_inferred__14/i__carry_n_2 ,\p_0_out_inferred__14/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__13_n_0,i__carry_i_2__13_n_0,i__carry_i_3__13_n_0,i__carry_i_4__13_n_0}),
        .O(\NLW_p_0_out_inferred__14/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__13_n_0,i__carry_i_6__13_n_0,i__carry_i_7__13_n_0,i__carry_i_8__13_n_0}));
  CARRY4 \p_0_out_inferred__15/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__15/i__carry_n_0 ,\p_0_out_inferred__15/i__carry_n_1 ,\p_0_out_inferred__15/i__carry_n_2 ,\p_0_out_inferred__15/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__3_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__3_n_0}),
        .O(\NLW_p_0_out_inferred__15/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__2_n_0,i__carry_i_6__2_n_0,i__carry_i_7__2_n_0,i__carry_i_8__2_n_0}));
  CARRY4 \p_0_out_inferred__16/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__16/i__carry_n_0 ,\p_0_out_inferred__16/i__carry_n_1 ,\p_0_out_inferred__16/i__carry_n_2 ,\p_0_out_inferred__16/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__8_n_0,i__carry_i_2__8_n_0,i__carry_i_3__8_n_0,i__carry_i_4__8_n_0}),
        .O(\NLW_p_0_out_inferred__16/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__7_n_0,i__carry_i_6__7_n_0,i__carry_i_7__7_n_0,i__carry_i_8__7_n_0}));
  CARRY4 \p_0_out_inferred__17/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__17/i__carry_n_0 ,\p_0_out_inferred__17/i__carry_n_1 ,\p_0_out_inferred__17/i__carry_n_2 ,\p_0_out_inferred__17/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__5_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,i__carry_i_4__5_n_0}),
        .O(\NLW_p_0_out_inferred__17/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__4_n_0,i__carry_i_6__4_n_0,i__carry_i_7__4_n_0,i__carry_i_8__4_n_0}));
  CARRY4 \p_0_out_inferred__18/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__18/i__carry_n_0 ,\p_0_out_inferred__18/i__carry_n_1 ,\p_0_out_inferred__18/i__carry_n_2 ,\p_0_out_inferred__18/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__4_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0}),
        .O(\NLW_p_0_out_inferred__18/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__3_n_0,i__carry_i_6__3_n_0,i__carry_i_7__3_n_0,i__carry_i_8__3_n_0}));
  CARRY4 \p_0_out_inferred__19/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__19/i__carry_n_0 ,\p_0_out_inferred__19/i__carry_n_1 ,\p_0_out_inferred__19/i__carry_n_2 ,\p_0_out_inferred__19/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__9_n_0,i__carry_i_2__9_n_0,i__carry_i_3__9_n_0,i__carry_i_4__9_n_0}),
        .O(\NLW_p_0_out_inferred__19/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__8_n_0,i__carry_i_6__8_n_0,i__carry_i_7__8_n_0,i__carry_i_8__8_n_0}));
  CARRY4 \p_0_out_inferred__20/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__20/i__carry_n_0 ,\p_0_out_inferred__20/i__carry_n_1 ,\p_0_out_inferred__20/i__carry_n_2 ,\p_0_out_inferred__20/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__10_n_0,i__carry_i_2__10_n_0,i__carry_i_3__10_n_0,i__carry_i_4__10_n_0}),
        .O(\NLW_p_0_out_inferred__20/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__9_n_0,i__carry_i_6__9_n_0,i__carry_i_7__9_n_0,i__carry_i_8__9_n_0}));
  CARRY4 \p_0_out_inferred__21/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__21/i__carry_n_0 ,\p_0_out_inferred__21/i__carry_n_1 ,\p_0_out_inferred__21/i__carry_n_2 ,\p_0_out_inferred__21/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__11_n_0,i__carry_i_2__11_n_0,i__carry_i_3__11_n_0,i__carry_i_4__11_n_0}),
        .O(\NLW_p_0_out_inferred__21/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__10_n_0,i__carry_i_6__10_n_0,i__carry_i_7__10_n_0,i__carry_i_8__10_n_0}));
  CARRY4 \p_0_out_inferred__22/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__22/i__carry_n_0 ,\p_0_out_inferred__22/i__carry_n_1 ,\p_0_out_inferred__22/i__carry_n_2 ,\p_0_out_inferred__22/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__6_n_0,i__carry_i_2__6_n_0,i__carry_i_3__6_n_0,i__carry_i_4__6_n_0}),
        .O(\NLW_p_0_out_inferred__22/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__5_n_0,i__carry_i_6__5_n_0,i__carry_i_7__5_n_0,i__carry_i_8__5_n_0}));
  CARRY4 \p_0_out_inferred__23/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__23/i__carry_n_0 ,\p_0_out_inferred__23/i__carry_n_1 ,\p_0_out_inferred__23/i__carry_n_2 ,\p_0_out_inferred__23/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__14_n_0,i__carry_i_2__14_n_0,i__carry_i_3__14_n_0,i__carry_i_4__14_n_0}),
        .O(\NLW_p_0_out_inferred__23/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__14_n_0,i__carry_i_6__14_n_0,i__carry_i_7__14_n_0,i__carry_i_8__14_n_0}));
  CARRY4 \p_0_out_inferred__24/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__24/i__carry_n_0 ,\p_0_out_inferred__24/i__carry_n_1 ,\p_0_out_inferred__24/i__carry_n_2 ,\p_0_out_inferred__24/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__15_n_0,i__carry_i_2__15_n_0,i__carry_i_3__15_n_0,i__carry_i_4__15_n_0}),
        .O(\NLW_p_0_out_inferred__24/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__15_n_0,i__carry_i_6__15_n_0,i__carry_i_7__15_n_0,i__carry_i_8__15_n_0}));
  CARRY4 \p_0_out_inferred__9/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__9/i__carry_n_0 ,\p_0_out_inferred__9/i__carry_n_1 ,\p_0_out_inferred__9/i__carry_n_2 ,\p_0_out_inferred__9/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}),
        .O(\NLW_p_0_out_inferred__9/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h44444444F4444444)) 
    ram_reg_i_1
       (.I0(ram_reg_i_22__0_n_0),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .I2(imgInput1_data_V_cha_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\cond_reg_1636_reg_n_0_[0] ),
        .O(buf_3_V_we1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10
       (.I0(buf_3_V_addr_reg_1654[2]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [2]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[2]),
        .O(\t_V_5_reg_542_reg[10]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__1
       (.I0(t_V_2_reg_464_reg[2]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [2]),
        .O(\t_V_2_reg_464_reg[10]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__2
       (.I0(t_V_2_reg_464_reg[3]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [3]),
        .O(\t_V_2_reg_464_reg[10]_1 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(buf_3_V_addr_reg_1654[1]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [1]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[1]),
        .O(\t_V_5_reg_542_reg[10]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__1
       (.I0(t_V_2_reg_464_reg[1]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [1]),
        .O(\t_V_2_reg_464_reg[10]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__2
       (.I0(t_V_2_reg_464_reg[2]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [2]),
        .O(\t_V_2_reg_464_reg[10]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12
       (.I0(buf_3_V_addr_reg_1654[0]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [0]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[0]),
        .O(\t_V_5_reg_542_reg[10]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__1
       (.I0(t_V_2_reg_464_reg[0]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [0]),
        .O(\t_V_2_reg_464_reg[10]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__2
       (.I0(t_V_2_reg_464_reg[1]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [1]),
        .O(\t_V_2_reg_464_reg[10]_1 [1]));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_13__0
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [7]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\tmp_9_reg_1708_reg_n_0_[0] ),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_13__1
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [7]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_22__2_n_0),
        .O(\SRL_SIG_reg[0][7] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__2
       (.I0(t_V_2_reg_464_reg[0]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [0]),
        .O(\t_V_2_reg_464_reg[10]_1 [0]));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_14__0
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [6]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\tmp_9_reg_1708_reg_n_0_[0] ),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_14__1
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [6]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_22__2_n_0),
        .O(\SRL_SIG_reg[0][7] [6]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_14__2
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [7]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_23__0_n_0),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_15__0
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [5]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\tmp_9_reg_1708_reg_n_0_[0] ),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_15__1
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [5]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_22__2_n_0),
        .O(\SRL_SIG_reg[0][7] [5]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_15__2
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [6]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_23__0_n_0),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_16__0
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [4]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\tmp_9_reg_1708_reg_n_0_[0] ),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_16__1
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [4]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_22__2_n_0),
        .O(\SRL_SIG_reg[0][7] [4]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_16__2
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [5]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_23__0_n_0),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_17__0
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [3]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\tmp_9_reg_1708_reg_n_0_[0] ),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_17__1
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [3]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_22__2_n_0),
        .O(\SRL_SIG_reg[0][7] [3]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_17__2
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [4]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_23__0_n_0),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_18__0
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [2]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\tmp_9_reg_1708_reg_n_0_[0] ),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_18__1
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [2]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_22__2_n_0),
        .O(\SRL_SIG_reg[0][7] [2]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_18__2
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [3]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_23__0_n_0),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_19__0
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [1]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\tmp_9_reg_1708_reg_n_0_[0] ),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_19__1
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [1]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_22__2_n_0),
        .O(\SRL_SIG_reg[0][7] [1]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_19__2
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [2]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_23__0_n_0),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    ram_reg_i_1__0
       (.I0(ap_block_pp1_stage0_subdone6_in),
        .I1(ram_reg_i_22__1_n_0),
        .I2(imgInput1_data_V_cha_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\cond_reg_1636_reg_n_0_[0] ),
        .O(buf_2_V_we1));
  LUT5 #(
    .INIT(32'h4444F444)) 
    ram_reg_i_1__1
       (.I0(ram_reg_i_22__2_n_0),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .I2(ap_CS_fsm_state8),
        .I3(tmp_2_fu_987_p2),
        .I4(\cond1_reg_1682_reg_n_0_[0] ),
        .O(buf_1_V_we1));
  LUT5 #(
    .INIT(32'hF4444444)) 
    ram_reg_i_1__2
       (.I0(ram_reg_i_23__0_n_0),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .I2(ap_CS_fsm_state8),
        .I3(tmp_2_fu_987_p2),
        .I4(\cond1_reg_1682_reg_n_0_[0] ),
        .O(buf_0_V_we1));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_i_1__3
       (.I0(tmp_13_reg_1712[2]),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .I2(tmp_10_reg_1746),
        .I3(tmp_4_reg_1737),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_enable_reg_pp1_iter1),
        .O(\tmp_13_reg_1712_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(buf_3_V_addr_reg_1654[10]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [10]),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_20__0
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [0]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\tmp_9_reg_1708_reg_n_0_[0] ),
        .O(DIADI[0]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_20__1
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [0]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_22__2_n_0),
        .O(\SRL_SIG_reg[0][7] [0]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_20__2
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [1]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_23__0_n_0),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT5 #(
    .INIT(32'hF4444444)) 
    ram_reg_i_21
       (.I0(ram_reg_i_22__0_n_0),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(imgInput1_data_V_cha_empty_n),
        .O(WEA));
  LUT5 #(
    .INIT(32'hF8888888)) 
    ram_reg_i_21__0
       (.I0(ap_block_pp1_stage0_subdone6_in),
        .I1(ram_reg_i_22__1_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(imgInput1_data_V_cha_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_21__1
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_i_22__2_n_0),
        .I2(ap_block_pp1_stage0_subdone6_in),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_21__2
       (.I0(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [0]),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(ram_reg_i_23__0_n_0),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_22
       (.I0(ap_CS_fsm_state8),
        .I1(ram_reg_i_23__0_n_0),
        .I2(ap_block_pp1_stage0_subdone6_in),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    ram_reg_i_22__0
       (.I0(tmp_10_reg_1746),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(tmp_13_reg_1712[2]),
        .I5(ram_reg_i_23__2_n_0),
        .O(ram_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_i_22__1
       (.I0(tmp_10_reg_1746),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(tmp_13_reg_1712[2]),
        .I5(ram_reg_i_24__0_n_0),
        .O(ram_reg_i_22__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    ram_reg_i_22__2
       (.I0(tmp_10_reg_1746),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(tmp_13_reg_1712[2]),
        .I5(ram_reg_i_23__1_n_0),
        .O(ram_reg_i_22__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram_reg_i_23
       (.I0(ram_reg_i_25_n_0),
        .I1(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I2(tmp_10_reg_1746),
        .I3(tmp_4_reg_1737),
        .I4(ram_reg_i_24__0_n_0),
        .I5(tmp_13_reg_1712[2]),
        .O(\tmp_9_reg_1708_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    ram_reg_i_23__0
       (.I0(ram_reg_i_24_n_0),
        .I1(tmp_10_reg_1746),
        .I2(tmp_4_reg_1737),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(tmp_13_reg_1712[2]),
        .O(ram_reg_i_23__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_23__1
       (.I0(tmp_13_reg_1712[1]),
        .I1(tmp_13_reg_1712[0]),
        .O(ram_reg_i_23__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_23__2
       (.I0(tmp_13_reg_1712[1]),
        .I1(tmp_13_reg_1712[0]),
        .O(ram_reg_i_23__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_24
       (.I0(tmp_13_reg_1712[1]),
        .I1(tmp_13_reg_1712[0]),
        .O(ram_reg_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_24__0
       (.I0(tmp_13_reg_1712[0]),
        .I1(tmp_13_reg_1712[1]),
        .O(ram_reg_i_24__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_25
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(ram_reg_i_25_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [10]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[10]),
        .O(\t_V_5_reg_542_reg[10]_1 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__1
       (.I0(t_V_2_reg_464_reg[10]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [10]),
        .O(\t_V_2_reg_464_reg[10]_0 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__2
       (.I0(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [7]),
        .O(\tmp_9_reg_1708_reg[0]_1 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__3
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .O(ap_enable_reg_pp1_iter2_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3
       (.I0(buf_3_V_addr_reg_1654[9]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [9]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[9]),
        .O(\t_V_5_reg_542_reg[10]_1 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__1
       (.I0(t_V_2_reg_464_reg[9]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [9]),
        .O(\t_V_2_reg_464_reg[10]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__2
       (.I0(t_V_2_reg_464_reg[10]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [10]),
        .O(\t_V_2_reg_464_reg[10]_1 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__3
       (.I0(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [6]),
        .O(\tmp_9_reg_1708_reg[0]_1 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4
       (.I0(buf_3_V_addr_reg_1654[8]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [8]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[8]),
        .O(\t_V_5_reg_542_reg[10]_1 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__1
       (.I0(t_V_2_reg_464_reg[8]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [8]),
        .O(\t_V_2_reg_464_reg[10]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__2
       (.I0(t_V_2_reg_464_reg[9]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [9]),
        .O(\t_V_2_reg_464_reg[10]_1 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__3
       (.I0(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [5]),
        .O(\tmp_9_reg_1708_reg[0]_1 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5
       (.I0(buf_3_V_addr_reg_1654[7]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [7]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[7]),
        .O(\t_V_5_reg_542_reg[10]_1 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__1
       (.I0(t_V_2_reg_464_reg[7]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [7]),
        .O(\t_V_2_reg_464_reg[10]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__2
       (.I0(t_V_2_reg_464_reg[8]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [8]),
        .O(\t_V_2_reg_464_reg[10]_1 [8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__3
       (.I0(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [4]),
        .O(\tmp_9_reg_1708_reg[0]_1 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6
       (.I0(buf_3_V_addr_reg_1654[6]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [6]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[6]),
        .O(\t_V_5_reg_542_reg[10]_1 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__1
       (.I0(t_V_2_reg_464_reg[6]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [6]),
        .O(\t_V_2_reg_464_reg[10]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__2
       (.I0(t_V_2_reg_464_reg[7]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [7]),
        .O(\t_V_2_reg_464_reg[10]_1 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__3
       (.I0(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [3]),
        .O(\tmp_9_reg_1708_reg[0]_1 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(buf_3_V_addr_reg_1654[5]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [5]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[5]),
        .O(\t_V_5_reg_542_reg[10]_1 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__1
       (.I0(t_V_2_reg_464_reg[5]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [5]),
        .O(\t_V_2_reg_464_reg[10]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__2
       (.I0(t_V_2_reg_464_reg[6]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [6]),
        .O(\t_V_2_reg_464_reg[10]_1 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__3
       (.I0(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [2]),
        .O(\tmp_9_reg_1708_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8
       (.I0(buf_3_V_addr_reg_1654[4]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [4]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[4]),
        .O(\t_V_5_reg_542_reg[10]_1 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__1
       (.I0(t_V_2_reg_464_reg[4]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [4]),
        .O(\t_V_2_reg_464_reg[10]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__2
       (.I0(t_V_2_reg_464_reg[5]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [5]),
        .O(\t_V_2_reg_464_reg[10]_1 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__3
       (.I0(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [1]),
        .O(\tmp_9_reg_1708_reg[0]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(buf_3_V_addr_reg_1654[3]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__0
       (.I0(\t_V_5_reg_542_reg[10]_0 [3]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(buf_3_V_addr_reg_1654[3]),
        .O(\t_V_5_reg_542_reg[10]_1 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__1
       (.I0(t_V_2_reg_464_reg[3]),
        .I1(ram_reg_i_22__2_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [3]),
        .O(\t_V_2_reg_464_reg[10]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__2
       (.I0(t_V_2_reg_464_reg[4]),
        .I1(ram_reg_i_23__0_n_0),
        .I2(\t_V_5_reg_542_reg[10]_0 [4]),
        .O(\t_V_2_reg_464_reg[10]_1 [4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__3
       (.I0(\tmp_9_reg_1708_reg_n_0_[0] ),
        .I1(\grp_dilate_fu_80/grp_xfdilate_fu_58/buf_3_V_U/xfdilate_buf_0_V_ram_U/ram_reg [0]),
        .O(\tmp_9_reg_1708_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rd_ind_1_reg_432[0]_i_1 
       (.I0(rd_ind_reg_408[0]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_1_reg_432[0]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[10]_i_1 
       (.I0(rd_ind_reg_408[10]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[10]),
        .O(p_1_in__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[11]_i_1 
       (.I0(rd_ind_reg_408[11]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[11]),
        .O(p_1_in__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[12]_i_1 
       (.I0(rd_ind_reg_408[12]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[12]),
        .O(p_1_in__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[13]_i_1 
       (.I0(rd_ind_reg_408[13]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[13]),
        .O(p_1_in__0[13]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[14]_i_1 
       (.I0(rd_ind_reg_408[14]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[14]),
        .O(p_1_in__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[15]_i_1 
       (.I0(rd_ind_reg_408[15]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[15]),
        .O(p_1_in__0[15]));
  LUT6 #(
    .INIT(64'hBABBAAAAAAAAAAAA)) 
    \rd_ind_1_reg_432[16]_i_1 
       (.I0(p_0_in1_in),
        .I1(ap_condition_pp0_exit_iter0_state4),
        .I2(imgInput1_data_V_cha_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\rd_ind_1_reg_432[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[16]_i_2 
       (.I0(rd_ind_reg_408[16]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[16]),
        .O(p_1_in__0[16]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFF77F7)) 
    \rd_ind_1_reg_432[16]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(imgInput1_data_V_cha_empty_n),
        .I4(ap_condition_pp0_exit_iter0_state4),
        .O(\rd_ind_1_reg_432[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[1]_i_1 
       (.I0(rd_ind_reg_408[1]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[1]),
        .O(p_1_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[2]_i_1 
       (.I0(rd_ind_reg_408[2]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[2]),
        .O(p_1_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[3]_i_1 
       (.I0(rd_ind_reg_408[3]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[3]),
        .O(p_1_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[4]_i_1 
       (.I0(rd_ind_reg_408[4]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[4]),
        .O(p_1_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[5]_i_1 
       (.I0(rd_ind_reg_408[5]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[5]),
        .O(p_1_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[6]_i_1 
       (.I0(rd_ind_reg_408[6]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[6]),
        .O(p_1_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[7]_i_1 
       (.I0(rd_ind_reg_408[7]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[7]),
        .O(p_1_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[8]_i_1 
       (.I0(rd_ind_reg_408[8]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[8]),
        .O(p_1_in__0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_ind_1_reg_432[9]_i_1 
       (.I0(rd_ind_reg_408[9]),
        .I1(\rd_ind_1_reg_432[16]_i_3_n_0 ),
        .I2(rd_ind_2_fu_934_p2[9]),
        .O(p_1_in__0[9]));
  FDRE \rd_ind_1_reg_432_reg[0] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .Q(rd_ind_1_reg_432[0]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[10] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[10]),
        .Q(rd_ind_1_reg_432[10]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[11] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[11]),
        .Q(rd_ind_1_reg_432[11]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[12] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[12]),
        .Q(rd_ind_1_reg_432[12]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[13] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[13]),
        .Q(rd_ind_1_reg_432[13]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[14] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[14]),
        .Q(rd_ind_1_reg_432[14]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[15] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[15]),
        .Q(rd_ind_1_reg_432[15]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[16] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[16]),
        .Q(rd_ind_1_reg_432[16]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[1] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(rd_ind_1_reg_432[1]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[2] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(rd_ind_1_reg_432[2]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[3] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .Q(rd_ind_1_reg_432[3]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[4] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .Q(rd_ind_1_reg_432[4]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[5] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .Q(rd_ind_1_reg_432[5]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[6] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .Q(rd_ind_1_reg_432[6]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[7] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .Q(rd_ind_1_reg_432[7]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[8] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[8]),
        .Q(rd_ind_1_reg_432[8]),
        .R(1'b0));
  FDRE \rd_ind_1_reg_432_reg[9] 
       (.C(ap_clk),
        .CE(\rd_ind_1_reg_432[16]_i_1_n_0 ),
        .D(p_1_in__0[9]),
        .Q(rd_ind_1_reg_432[9]),
        .R(1'b0));
  CARRY4 rd_ind_2_fu_934_p2_carry
       (.CI(1'b0),
        .CO({rd_ind_2_fu_934_p2_carry_n_0,rd_ind_2_fu_934_p2_carry_n_1,rd_ind_2_fu_934_p2_carry_n_2,rd_ind_2_fu_934_p2_carry_n_3}),
        .CYINIT(rd_ind_1_reg_432[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_ind_2_fu_934_p2[4:1]),
        .S(rd_ind_1_reg_432[4:1]));
  CARRY4 rd_ind_2_fu_934_p2_carry__0
       (.CI(rd_ind_2_fu_934_p2_carry_n_0),
        .CO({rd_ind_2_fu_934_p2_carry__0_n_0,rd_ind_2_fu_934_p2_carry__0_n_1,rd_ind_2_fu_934_p2_carry__0_n_2,rd_ind_2_fu_934_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_ind_2_fu_934_p2[8:5]),
        .S(rd_ind_1_reg_432[8:5]));
  CARRY4 rd_ind_2_fu_934_p2_carry__1
       (.CI(rd_ind_2_fu_934_p2_carry__0_n_0),
        .CO({rd_ind_2_fu_934_p2_carry__1_n_0,rd_ind_2_fu_934_p2_carry__1_n_1,rd_ind_2_fu_934_p2_carry__1_n_2,rd_ind_2_fu_934_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_ind_2_fu_934_p2[12:9]),
        .S(rd_ind_1_reg_432[12:9]));
  CARRY4 rd_ind_2_fu_934_p2_carry__2
       (.CI(rd_ind_2_fu_934_p2_carry__1_n_0),
        .CO({NLW_rd_ind_2_fu_934_p2_carry__2_CO_UNCONNECTED[3],rd_ind_2_fu_934_p2_carry__2_n_1,rd_ind_2_fu_934_p2_carry__2_n_2,rd_ind_2_fu_934_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_ind_2_fu_934_p2[16:13]),
        .S(rd_ind_1_reg_432[16:13]));
  FDRE \rd_ind_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[0]),
        .Q(rd_ind_reg_408[0]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[10]),
        .Q(rd_ind_reg_408[10]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[11]),
        .Q(rd_ind_reg_408[11]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[12]),
        .Q(rd_ind_reg_408[12]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[13]),
        .Q(rd_ind_reg_408[13]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[14]),
        .Q(rd_ind_reg_408[14]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[15]),
        .Q(rd_ind_reg_408[15]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[16]),
        .Q(rd_ind_reg_408[16]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[1]),
        .Q(rd_ind_reg_408[1]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[2]),
        .Q(rd_ind_reg_408[2]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[3]),
        .Q(rd_ind_reg_408[3]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[4]),
        .Q(rd_ind_reg_408[4]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[5]),
        .Q(rd_ind_reg_408[5]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[6]),
        .Q(rd_ind_reg_408[6]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[7]),
        .Q(rd_ind_reg_408[7]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[8]),
        .Q(rd_ind_reg_408[8]),
        .R(load));
  FDRE \rd_ind_reg_408_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_reg_1631[9]),
        .Q(rd_ind_reg_408[9]),
        .R(load));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_0_V_reg_507[0]_i_1 
       (.I0(\row_ind_1_V_reg_496_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_1_load_reg_1587_reg__0[0]),
        .O(\row_ind_0_V_reg_507[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_0_V_reg_507[1]_i_1 
       (.I0(\row_ind_1_V_reg_496_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_1_load_reg_1587_reg__0[1]),
        .O(\row_ind_0_V_reg_507[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_0_V_reg_507[2]_i_1 
       (.I0(\row_ind_1_V_reg_496_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_1_load_reg_1587_reg__0[2]),
        .O(\row_ind_0_V_reg_507[2]_i_1_n_0 ));
  FDRE \row_ind_0_V_reg_507_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_0_V_reg_507[0]_i_1_n_0 ),
        .Q(\row_ind_0_V_reg_507_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \row_ind_0_V_reg_507_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_0_V_reg_507[1]_i_1_n_0 ),
        .Q(\row_ind_0_V_reg_507_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \row_ind_0_V_reg_507_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_0_V_reg_507[2]_i_1_n_0 ),
        .Q(\row_ind_0_V_reg_507_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_1_V_reg_496[0]_i_1 
       (.I0(\row_ind_2_V_reg_485_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_2_load_reg_1592_reg__0[0]),
        .O(\row_ind_1_V_reg_496[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_1_V_reg_496[1]_i_1 
       (.I0(\row_ind_2_V_reg_485_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_2_load_reg_1592_reg__0[1]),
        .O(\row_ind_1_V_reg_496[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_1_V_reg_496[2]_i_1 
       (.I0(\row_ind_2_V_reg_485_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_2_load_reg_1592_reg__0[2]),
        .O(\row_ind_1_V_reg_496[2]_i_1_n_0 ));
  FDRE \row_ind_1_V_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_1_V_reg_496[0]_i_1_n_0 ),
        .Q(\row_ind_1_V_reg_496_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \row_ind_1_V_reg_496_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_1_V_reg_496[1]_i_1_n_0 ),
        .Q(\row_ind_1_V_reg_496_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \row_ind_1_V_reg_496_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_1_V_reg_496[2]_i_1_n_0 ),
        .Q(\row_ind_1_V_reg_496_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_2_V_reg_485[0]_i_1 
       (.I0(\row_ind_3_V_1_reg_475_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_3_load_reg_1597_reg__0[0]),
        .O(\row_ind_2_V_reg_485[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_2_V_reg_485[1]_i_1 
       (.I0(\row_ind_3_V_1_reg_475_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_3_load_reg_1597_reg__0[1]),
        .O(\row_ind_2_V_reg_485[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_2_V_reg_485[2]_i_1 
       (.I0(\row_ind_3_V_1_reg_475_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_3_load_reg_1597_reg__0[2]),
        .O(\row_ind_2_V_reg_485[2]_i_1_n_0 ));
  FDRE \row_ind_2_V_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_2_V_reg_485[0]_i_1_n_0 ),
        .Q(\row_ind_2_V_reg_485_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \row_ind_2_V_reg_485_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_2_V_reg_485[1]_i_1_n_0 ),
        .Q(\row_ind_2_V_reg_485_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \row_ind_2_V_reg_485_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_2_V_reg_485[2]_i_1_n_0 ),
        .Q(\row_ind_2_V_reg_485_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_3_V_1_reg_475[0]_i_1 
       (.I0(\zero_ind_V_reg_518_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_4_load_reg_1602_reg__0[0]),
        .O(\row_ind_3_V_1_reg_475[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_3_V_1_reg_475[1]_i_1 
       (.I0(\zero_ind_V_reg_518_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_4_load_reg_1602_reg__0[1]),
        .O(\row_ind_3_V_1_reg_475[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_3_V_1_reg_475[2]_i_1 
       (.I0(\zero_ind_V_reg_518_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_4_load_reg_1602_reg__0[2]),
        .O(\row_ind_3_V_1_reg_475[2]_i_1_n_0 ));
  FDRE \row_ind_3_V_1_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_3_V_1_reg_475[0]_i_1_n_0 ),
        .Q(\row_ind_3_V_1_reg_475_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \row_ind_3_V_1_reg_475_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_3_V_1_reg_475[1]_i_1_n_0 ),
        .Q(\row_ind_3_V_1_reg_475_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \row_ind_3_V_1_reg_475_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_ind_3_V_1_reg_475[2]_i_1_n_0 ),
        .Q(\row_ind_3_V_1_reg_475_reg_n_0_[2] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \row_ind_4_V_1_fu_140[0]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[1] ),
        .I1(\val_assign_reg_387_reg_n_0_[0] ),
        .I2(\val_assign_reg_387_reg_n_0_[2] ),
        .I3(ap_CS_fsm_state2),
        .I4(row_ind_4_V_1_fu_140_reg__0[0]),
        .O(\row_ind_4_V_1_fu_140[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \row_ind_4_V_1_fu_140[1]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[1] ),
        .I1(\val_assign_reg_387_reg_n_0_[0] ),
        .I2(\val_assign_reg_387_reg_n_0_[2] ),
        .I3(ap_CS_fsm_state2),
        .I4(row_ind_4_V_1_fu_140_reg__0[1]),
        .O(\row_ind_4_V_1_fu_140[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \row_ind_4_V_1_fu_140[2]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[1] ),
        .I1(\val_assign_reg_387_reg_n_0_[0] ),
        .I2(\val_assign_reg_387_reg_n_0_[2] ),
        .I3(ap_CS_fsm_state2),
        .I4(row_ind_4_V_1_fu_140_reg__0[2]),
        .O(\row_ind_4_V_1_fu_140[2]_i_1_n_0 ));
  FDRE \row_ind_4_V_1_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_1_fu_140[0]_i_1_n_0 ),
        .Q(row_ind_4_V_1_fu_140_reg__0[0]),
        .R(1'b0));
  FDRE \row_ind_4_V_1_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_1_fu_140[1]_i_1_n_0 ),
        .Q(row_ind_4_V_1_fu_140_reg__0[1]),
        .R(1'b0));
  FDRE \row_ind_4_V_1_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_1_fu_140[2]_i_1_n_0 ),
        .Q(row_ind_4_V_1_fu_140_reg__0[2]),
        .R(1'b0));
  FDRE \row_ind_4_V_1_load_reg_1587_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_1_fu_140_reg__0[0]),
        .Q(row_ind_4_V_1_load_reg_1587_reg__0[0]),
        .R(1'b0));
  FDRE \row_ind_4_V_1_load_reg_1587_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_1_fu_140_reg__0[1]),
        .Q(row_ind_4_V_1_load_reg_1587_reg__0[1]),
        .R(1'b0));
  FDRE \row_ind_4_V_1_load_reg_1587_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_1_fu_140_reg__0[2]),
        .Q(row_ind_4_V_1_load_reg_1587_reg__0[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \row_ind_4_V_2_fu_144[0]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[1] ),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(row_ind_4_V_2_fu_144_reg__0[0]),
        .O(\row_ind_4_V_2_fu_144[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \row_ind_4_V_2_fu_144[1]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[1] ),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(row_ind_4_V_2_fu_144_reg__0[1]),
        .O(\row_ind_4_V_2_fu_144[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \row_ind_4_V_2_fu_144[2]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[1] ),
        .I3(\val_assign_reg_387_reg_n_0_[0] ),
        .I4(row_ind_4_V_2_fu_144_reg__0[2]),
        .O(\row_ind_4_V_2_fu_144[2]_i_1_n_0 ));
  FDRE \row_ind_4_V_2_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_2_fu_144[0]_i_1_n_0 ),
        .Q(row_ind_4_V_2_fu_144_reg__0[0]),
        .R(1'b0));
  FDRE \row_ind_4_V_2_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_2_fu_144[1]_i_1_n_0 ),
        .Q(row_ind_4_V_2_fu_144_reg__0[1]),
        .R(1'b0));
  FDRE \row_ind_4_V_2_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_2_fu_144[2]_i_1_n_0 ),
        .Q(row_ind_4_V_2_fu_144_reg__0[2]),
        .R(1'b0));
  FDRE \row_ind_4_V_2_load_reg_1592_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_2_fu_144_reg__0[0]),
        .Q(row_ind_4_V_2_load_reg_1592_reg__0[0]),
        .R(1'b0));
  FDRE \row_ind_4_V_2_load_reg_1592_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_2_fu_144_reg__0[1]),
        .Q(row_ind_4_V_2_load_reg_1592_reg__0[1]),
        .R(1'b0));
  FDRE \row_ind_4_V_2_load_reg_1592_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_2_fu_144_reg__0[2]),
        .Q(row_ind_4_V_2_load_reg_1592_reg__0[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \row_ind_4_V_3_fu_148[0]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[0] ),
        .I3(\val_assign_reg_387_reg_n_0_[1] ),
        .I4(row_ind_4_V_3_fu_148_reg__0[0]),
        .O(\row_ind_4_V_3_fu_148[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \row_ind_4_V_3_fu_148[1]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[0] ),
        .I3(\val_assign_reg_387_reg_n_0_[1] ),
        .I4(row_ind_4_V_3_fu_148_reg__0[1]),
        .O(\row_ind_4_V_3_fu_148[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \row_ind_4_V_3_fu_148[2]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[0] ),
        .I3(\val_assign_reg_387_reg_n_0_[1] ),
        .I4(row_ind_4_V_3_fu_148_reg__0[2]),
        .O(\row_ind_4_V_3_fu_148[2]_i_1_n_0 ));
  FDRE \row_ind_4_V_3_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_3_fu_148[0]_i_1_n_0 ),
        .Q(row_ind_4_V_3_fu_148_reg__0[0]),
        .R(1'b0));
  FDRE \row_ind_4_V_3_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_3_fu_148[1]_i_1_n_0 ),
        .Q(row_ind_4_V_3_fu_148_reg__0[1]),
        .R(1'b0));
  FDRE \row_ind_4_V_3_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_3_fu_148[2]_i_1_n_0 ),
        .Q(row_ind_4_V_3_fu_148_reg__0[2]),
        .R(1'b0));
  FDRE \row_ind_4_V_3_load_reg_1597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_3_fu_148_reg__0[0]),
        .Q(row_ind_4_V_3_load_reg_1597_reg__0[0]),
        .R(1'b0));
  FDRE \row_ind_4_V_3_load_reg_1597_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_3_fu_148_reg__0[1]),
        .Q(row_ind_4_V_3_load_reg_1597_reg__0[1]),
        .R(1'b0));
  FDRE \row_ind_4_V_3_load_reg_1597_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_3_fu_148_reg__0[2]),
        .Q(row_ind_4_V_3_load_reg_1597_reg__0[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFFF8000)) 
    \row_ind_4_V_4_fu_152[0]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[1] ),
        .I1(\val_assign_reg_387_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[2] ),
        .I4(row_ind_4_V_4_fu_152_reg__0[0]),
        .O(\row_ind_4_V_4_fu_152[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFA000)) 
    \row_ind_4_V_4_fu_152[1]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[1] ),
        .I1(\val_assign_reg_387_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[2] ),
        .I4(row_ind_4_V_4_fu_152_reg__0[1]),
        .O(\row_ind_4_V_4_fu_152[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFB000)) 
    \row_ind_4_V_4_fu_152[2]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[1] ),
        .I1(\val_assign_reg_387_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(\val_assign_reg_387_reg_n_0_[2] ),
        .I4(row_ind_4_V_4_fu_152_reg__0[2]),
        .O(\row_ind_4_V_4_fu_152[2]_i_1_n_0 ));
  FDRE \row_ind_4_V_4_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_4_fu_152[0]_i_1_n_0 ),
        .Q(row_ind_4_V_4_fu_152_reg__0[0]),
        .R(1'b0));
  FDRE \row_ind_4_V_4_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_4_fu_152[1]_i_1_n_0 ),
        .Q(row_ind_4_V_4_fu_152_reg__0[1]),
        .R(1'b0));
  FDRE \row_ind_4_V_4_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_4_fu_152[2]_i_1_n_0 ),
        .Q(row_ind_4_V_4_fu_152_reg__0[2]),
        .R(1'b0));
  FDRE \row_ind_4_V_4_load_reg_1602_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_4_fu_152_reg__0[0]),
        .Q(row_ind_4_V_4_load_reg_1602_reg__0[0]),
        .R(1'b0));
  FDRE \row_ind_4_V_4_load_reg_1602_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_4_fu_152_reg__0[1]),
        .Q(row_ind_4_V_4_load_reg_1602_reg__0[1]),
        .R(1'b0));
  FDRE \row_ind_4_V_4_load_reg_1602_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_4_fu_152_reg__0[2]),
        .Q(row_ind_4_V_4_load_reg_1602_reg__0[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \row_ind_4_V_fu_136[0]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[0] ),
        .I3(\val_assign_reg_387_reg_n_0_[1] ),
        .I4(row_ind_4_V_fu_136_reg__0[0]),
        .O(\row_ind_4_V_fu_136[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \row_ind_4_V_fu_136[1]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[0] ),
        .I3(\val_assign_reg_387_reg_n_0_[1] ),
        .I4(row_ind_4_V_fu_136_reg__0[1]),
        .O(\row_ind_4_V_fu_136[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \row_ind_4_V_fu_136[2]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[0] ),
        .I3(\val_assign_reg_387_reg_n_0_[1] ),
        .I4(row_ind_4_V_fu_136_reg__0[2]),
        .O(\row_ind_4_V_fu_136[2]_i_1_n_0 ));
  FDRE \row_ind_4_V_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_fu_136[0]_i_1_n_0 ),
        .Q(row_ind_4_V_fu_136_reg__0[0]),
        .R(1'b0));
  FDRE \row_ind_4_V_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_fu_136[1]_i_1_n_0 ),
        .Q(row_ind_4_V_fu_136_reg__0[1]),
        .R(1'b0));
  FDRE \row_ind_4_V_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_4_V_fu_136[2]_i_1_n_0 ),
        .Q(row_ind_4_V_fu_136_reg__0[2]),
        .R(1'b0));
  FDRE \row_ind_4_V_load_reg_1582_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_fu_136_reg__0[0]),
        .Q(row_ind_4_V_load_reg_1582_reg__0[0]),
        .R(1'b0));
  FDRE \row_ind_4_V_load_reg_1582_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_fu_136_reg__0[1]),
        .Q(row_ind_4_V_load_reg_1582_reg__0[1]),
        .R(1'b0));
  FDRE \row_ind_4_V_load_reg_1582_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_4_V_fu_136_reg__0[2]),
        .Q(row_ind_4_V_load_reg_1582_reg__0[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \sel_SEBB_reg_1861[0]_i_1 
       (.I0(\p_0_out_inferred__24/i__carry_n_0 ),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[0]),
        .I2(tmp_49_0_4_3_fu_1506_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[0]),
        .I4(\p_0_out_inferred__23/i__carry_n_0 ),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[0]),
        .O(sel_SEBB_fu_1525_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sel_SEBB_reg_1861[0]_i_2 
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[0]),
        .I1(src_buf_load_0_4_1_s_reg_1855[0]),
        .I2(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .O(src_buf_load_0_4_2_s_fu_1499_p3__23[0]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \sel_SEBB_reg_1861[1]_i_1 
       (.I0(\p_0_out_inferred__24/i__carry_n_0 ),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[1]),
        .I2(tmp_49_0_4_3_fu_1506_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[1]),
        .I4(\p_0_out_inferred__23/i__carry_n_0 ),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[1]),
        .O(sel_SEBB_fu_1525_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sel_SEBB_reg_1861[1]_i_2 
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[1]),
        .I1(src_buf_load_0_4_1_s_reg_1855[1]),
        .I2(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .O(src_buf_load_0_4_2_s_fu_1499_p3__23[1]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \sel_SEBB_reg_1861[2]_i_1 
       (.I0(\p_0_out_inferred__24/i__carry_n_0 ),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[2]),
        .I2(tmp_49_0_4_3_fu_1506_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[2]),
        .I4(\p_0_out_inferred__23/i__carry_n_0 ),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[2]),
        .O(sel_SEBB_fu_1525_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sel_SEBB_reg_1861[2]_i_2 
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[2]),
        .I1(src_buf_load_0_4_1_s_reg_1855[2]),
        .I2(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .O(src_buf_load_0_4_2_s_fu_1499_p3__23[2]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \sel_SEBB_reg_1861[3]_i_1 
       (.I0(\p_0_out_inferred__24/i__carry_n_0 ),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[3]),
        .I2(tmp_49_0_4_3_fu_1506_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[3]),
        .I4(\p_0_out_inferred__23/i__carry_n_0 ),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[3]),
        .O(sel_SEBB_fu_1525_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sel_SEBB_reg_1861[3]_i_2 
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[3]),
        .I1(src_buf_load_0_4_1_s_reg_1855[3]),
        .I2(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .O(src_buf_load_0_4_2_s_fu_1499_p3__23[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \sel_SEBB_reg_1861[4]_i_1 
       (.I0(\p_0_out_inferred__24/i__carry_n_0 ),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[4]),
        .I2(tmp_49_0_4_3_fu_1506_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[4]),
        .I4(\p_0_out_inferred__23/i__carry_n_0 ),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[4]),
        .O(sel_SEBB_fu_1525_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sel_SEBB_reg_1861[4]_i_2 
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[4]),
        .I1(src_buf_load_0_4_1_s_reg_1855[4]),
        .I2(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .O(src_buf_load_0_4_2_s_fu_1499_p3__23[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \sel_SEBB_reg_1861[5]_i_1 
       (.I0(\p_0_out_inferred__24/i__carry_n_0 ),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[5]),
        .I2(tmp_49_0_4_3_fu_1506_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[5]),
        .I4(\p_0_out_inferred__23/i__carry_n_0 ),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[5]),
        .O(sel_SEBB_fu_1525_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sel_SEBB_reg_1861[5]_i_2 
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[5]),
        .I1(src_buf_load_0_4_1_s_reg_1855[5]),
        .I2(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .O(src_buf_load_0_4_2_s_fu_1499_p3__23[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \sel_SEBB_reg_1861[6]_i_1 
       (.I0(\p_0_out_inferred__24/i__carry_n_0 ),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[6]),
        .I2(tmp_49_0_4_3_fu_1506_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[6]),
        .I4(\p_0_out_inferred__23/i__carry_n_0 ),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[6]),
        .O(sel_SEBB_fu_1525_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sel_SEBB_reg_1861[6]_i_2 
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[6]),
        .I1(src_buf_load_0_4_1_s_reg_1855[6]),
        .I2(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .O(src_buf_load_0_4_2_s_fu_1499_p3__23[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \sel_SEBB_reg_1861[7]_i_1 
       (.I0(tmp_4_reg_1737_pp1_iter9_reg),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .O(\sel_SEBB_reg_1861[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \sel_SEBB_reg_1861[7]_i_2 
       (.I0(\p_0_out_inferred__24/i__carry_n_0 ),
        .I1(src_buf_4_3_reg_795_pp1_iter9_reg[7]),
        .I2(tmp_49_0_4_3_fu_1506_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[7]),
        .I4(\p_0_out_inferred__23/i__carry_n_0 ),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[7]),
        .O(sel_SEBB_fu_1525_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sel_SEBB_reg_1861[7]_i_3 
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[7]),
        .I1(src_buf_load_0_4_1_s_reg_1855[7]),
        .I2(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .O(src_buf_load_0_4_2_s_fu_1499_p3__23[7]));
  FDRE \sel_SEBB_reg_1861_reg[0] 
       (.C(ap_clk),
        .CE(\sel_SEBB_reg_1861[7]_i_1_n_0 ),
        .D(sel_SEBB_fu_1525_p3[0]),
        .Q(\sel_SEBB_reg_1861_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \sel_SEBB_reg_1861_reg[1] 
       (.C(ap_clk),
        .CE(\sel_SEBB_reg_1861[7]_i_1_n_0 ),
        .D(sel_SEBB_fu_1525_p3[1]),
        .Q(\sel_SEBB_reg_1861_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \sel_SEBB_reg_1861_reg[2] 
       (.C(ap_clk),
        .CE(\sel_SEBB_reg_1861[7]_i_1_n_0 ),
        .D(sel_SEBB_fu_1525_p3[2]),
        .Q(\sel_SEBB_reg_1861_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \sel_SEBB_reg_1861_reg[3] 
       (.C(ap_clk),
        .CE(\sel_SEBB_reg_1861[7]_i_1_n_0 ),
        .D(sel_SEBB_fu_1525_p3[3]),
        .Q(\sel_SEBB_reg_1861_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \sel_SEBB_reg_1861_reg[4] 
       (.C(ap_clk),
        .CE(\sel_SEBB_reg_1861[7]_i_1_n_0 ),
        .D(sel_SEBB_fu_1525_p3[4]),
        .Q(\sel_SEBB_reg_1861_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \sel_SEBB_reg_1861_reg[5] 
       (.C(ap_clk),
        .CE(\sel_SEBB_reg_1861[7]_i_1_n_0 ),
        .D(sel_SEBB_fu_1525_p3[5]),
        .Q(\sel_SEBB_reg_1861_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \sel_SEBB_reg_1861_reg[6] 
       (.C(ap_clk),
        .CE(\sel_SEBB_reg_1861[7]_i_1_n_0 ),
        .D(sel_SEBB_fu_1525_p3[6]),
        .Q(\sel_SEBB_reg_1861_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \sel_SEBB_reg_1861_reg[7] 
       (.C(ap_clk),
        .CE(\sel_SEBB_reg_1861[7]_i_1_n_0 ),
        .D(sel_SEBB_fu_1525_p3[7]),
        .Q(\sel_SEBB_reg_1861_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_buf_0_1_reg_744_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_2_reg_731[0]),
        .Q(\src_buf_0_1_reg_744_reg_n_0_[0] ),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_1_reg_744_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_2_reg_731[1]),
        .Q(\src_buf_0_1_reg_744_reg_n_0_[1] ),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_1_reg_744_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_2_reg_731[2]),
        .Q(\src_buf_0_1_reg_744_reg_n_0_[2] ),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_1_reg_744_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_2_reg_731[3]),
        .Q(\src_buf_0_1_reg_744_reg_n_0_[3] ),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_1_reg_744_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_2_reg_731[4]),
        .Q(\src_buf_0_1_reg_744_reg_n_0_[4] ),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_1_reg_744_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_2_reg_731[5]),
        .Q(\src_buf_0_1_reg_744_reg_n_0_[5] ),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_1_reg_744_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_2_reg_731[6]),
        .Q(\src_buf_0_1_reg_744_reg_n_0_[6] ),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_1_reg_744_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_2_reg_731[7]),
        .Q(\src_buf_0_1_reg_744_reg_n_0_[7] ),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_2_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_3_reg_719[0]),
        .Q(src_buf_0_2_reg_731[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_2_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_3_reg_719[1]),
        .Q(src_buf_0_2_reg_731[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_2_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_3_reg_719[2]),
        .Q(src_buf_0_2_reg_731[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_2_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_3_reg_719[3]),
        .Q(src_buf_0_2_reg_731[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_2_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_3_reg_719[4]),
        .Q(src_buf_0_2_reg_731[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_2_reg_731_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_3_reg_719[5]),
        .Q(src_buf_0_2_reg_731[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_2_reg_731_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_3_reg_719[6]),
        .Q(src_buf_0_2_reg_731[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_2_reg_731_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_0_3_reg_719[7]),
        .Q(src_buf_0_2_reg_731[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F000000)) 
    \src_buf_0_3_reg_719[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone6_in),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(tmp_4_reg_1737_pp1_iter3_reg),
        .I3(tmp_8_fu_1012_p2),
        .I4(ap_CS_fsm_state9),
        .O(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \src_buf_0_3_reg_719[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone6_in),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(tmp_4_reg_1737_pp1_iter3_reg),
        .O(src_buf_0_1_reg_7440));
  FDRE \src_buf_0_3_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_reg_1784[0]),
        .Q(src_buf_0_3_reg_719[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_3_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_reg_1784[1]),
        .Q(src_buf_0_3_reg_719[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_3_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_reg_1784[2]),
        .Q(src_buf_0_3_reg_719[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_3_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_reg_1784[3]),
        .Q(src_buf_0_3_reg_719[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_3_reg_719_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_reg_1784[4]),
        .Q(src_buf_0_3_reg_719[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_3_reg_719_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_reg_1784[5]),
        .Q(src_buf_0_3_reg_719[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_3_reg_719_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_reg_1784[6]),
        .Q(src_buf_0_3_reg_719[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_0_3_reg_719_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_reg_1784[7]),
        .Q(src_buf_0_3_reg_719[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_1_reg_693_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_1_reg_693[0]),
        .Q(src_buf_1_1_reg_693_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_buf_1_1_reg_693_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_1_reg_693[1]),
        .Q(src_buf_1_1_reg_693_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_buf_1_1_reg_693_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_1_reg_693[2]),
        .Q(src_buf_1_1_reg_693_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_buf_1_1_reg_693_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_1_reg_693[3]),
        .Q(src_buf_1_1_reg_693_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_buf_1_1_reg_693_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_1_reg_693[4]),
        .Q(src_buf_1_1_reg_693_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_buf_1_1_reg_693_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_1_reg_693[5]),
        .Q(src_buf_1_1_reg_693_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_buf_1_1_reg_693_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_1_reg_693[6]),
        .Q(src_buf_1_1_reg_693_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_buf_1_1_reg_693_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_1_reg_693[7]),
        .Q(src_buf_1_1_reg_693_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_buf_1_1_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_2_reg_680[0]),
        .Q(src_buf_1_1_reg_693[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_1_reg_693_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_2_reg_680[1]),
        .Q(src_buf_1_1_reg_693[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_1_reg_693_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_2_reg_680[2]),
        .Q(src_buf_1_1_reg_693[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_1_reg_693_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_2_reg_680[3]),
        .Q(src_buf_1_1_reg_693[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_1_reg_693_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_2_reg_680[4]),
        .Q(src_buf_1_1_reg_693[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_1_reg_693_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_2_reg_680[5]),
        .Q(src_buf_1_1_reg_693[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_1_reg_693_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_2_reg_680[6]),
        .Q(src_buf_1_1_reg_693[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_1_reg_693_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_2_reg_680[7]),
        .Q(src_buf_1_1_reg_693[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_2_reg_680_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_2_reg_680[0]),
        .Q(src_buf_1_2_reg_680_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_buf_1_2_reg_680_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_2_reg_680[1]),
        .Q(src_buf_1_2_reg_680_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_buf_1_2_reg_680_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_2_reg_680[2]),
        .Q(src_buf_1_2_reg_680_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_buf_1_2_reg_680_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_2_reg_680[3]),
        .Q(src_buf_1_2_reg_680_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_buf_1_2_reg_680_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_2_reg_680[4]),
        .Q(src_buf_1_2_reg_680_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_buf_1_2_reg_680_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_2_reg_680[5]),
        .Q(src_buf_1_2_reg_680_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_buf_1_2_reg_680_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_2_reg_680[6]),
        .Q(src_buf_1_2_reg_680_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_buf_1_2_reg_680_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_2_reg_680[7]),
        .Q(src_buf_1_2_reg_680_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_buf_1_2_reg_680_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_3_reg_668[0]),
        .Q(src_buf_1_2_reg_680[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_2_reg_680_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_3_reg_668[1]),
        .Q(src_buf_1_2_reg_680[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_2_reg_680_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_3_reg_668[2]),
        .Q(src_buf_1_2_reg_680[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_2_reg_680_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_3_reg_668[3]),
        .Q(src_buf_1_2_reg_680[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_2_reg_680_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_3_reg_668[4]),
        .Q(src_buf_1_2_reg_680[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_2_reg_680_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_3_reg_668[5]),
        .Q(src_buf_1_2_reg_680[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_2_reg_680_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_3_reg_668[6]),
        .Q(src_buf_1_2_reg_680[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_2_reg_680_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_1_3_reg_668[7]),
        .Q(src_buf_1_2_reg_680[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_3_reg_668_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_3_reg_668[0]),
        .Q(src_buf_1_3_reg_668_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_buf_1_3_reg_668_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_3_reg_668[1]),
        .Q(src_buf_1_3_reg_668_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_buf_1_3_reg_668_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_3_reg_668[2]),
        .Q(src_buf_1_3_reg_668_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_buf_1_3_reg_668_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_3_reg_668[3]),
        .Q(src_buf_1_3_reg_668_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_buf_1_3_reg_668_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_3_reg_668[4]),
        .Q(src_buf_1_3_reg_668_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_buf_1_3_reg_668_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_3_reg_668[5]),
        .Q(src_buf_1_3_reg_668_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_buf_1_3_reg_668_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_3_reg_668[6]),
        .Q(src_buf_1_3_reg_668_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_buf_1_3_reg_668_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_1_3_reg_668[7]),
        .Q(src_buf_1_3_reg_668_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_buf_1_3_reg_668_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_1_reg_1791[0]),
        .Q(src_buf_1_3_reg_668[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_3_reg_668_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_1_reg_1791[1]),
        .Q(src_buf_1_3_reg_668[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_3_reg_668_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_1_reg_1791[2]),
        .Q(src_buf_1_3_reg_668[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_3_reg_668_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_1_reg_1791[3]),
        .Q(src_buf_1_3_reg_668[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_3_reg_668_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_1_reg_1791[4]),
        .Q(src_buf_1_3_reg_668[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_3_reg_668_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_1_reg_1791[5]),
        .Q(src_buf_1_3_reg_668[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_3_reg_668_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_1_reg_1791[6]),
        .Q(src_buf_1_3_reg_668[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_1_3_reg_668_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_1_reg_1791[7]),
        .Q(src_buf_1_3_reg_668[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \src_buf_1_reg_706[7]_i_1 
       (.I0(tmp_8_fu_1012_p2),
        .I1(ap_CS_fsm_state9),
        .I2(tmp_4_reg_1737_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_1_reg_706[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \src_buf_1_reg_706[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone6_in),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(tmp_4_reg_1737_pp1_iter4_reg),
        .O(src_buf_1_reg_7060));
  FDRE \src_buf_1_reg_706_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_reg_7060),
        .D(src_buf_1_1_reg_693_pp1_iter4_reg[0]),
        .Q(\src_buf_1_reg_706_reg_n_0_[0] ),
        .R(\src_buf_1_reg_706[7]_i_1_n_0 ));
  FDRE \src_buf_1_reg_706_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_reg_7060),
        .D(src_buf_1_1_reg_693_pp1_iter4_reg[1]),
        .Q(\src_buf_1_reg_706_reg_n_0_[1] ),
        .R(\src_buf_1_reg_706[7]_i_1_n_0 ));
  FDRE \src_buf_1_reg_706_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_reg_7060),
        .D(src_buf_1_1_reg_693_pp1_iter4_reg[2]),
        .Q(\src_buf_1_reg_706_reg_n_0_[2] ),
        .R(\src_buf_1_reg_706[7]_i_1_n_0 ));
  FDRE \src_buf_1_reg_706_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_reg_7060),
        .D(src_buf_1_1_reg_693_pp1_iter4_reg[3]),
        .Q(\src_buf_1_reg_706_reg_n_0_[3] ),
        .R(\src_buf_1_reg_706[7]_i_1_n_0 ));
  FDRE \src_buf_1_reg_706_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_reg_7060),
        .D(src_buf_1_1_reg_693_pp1_iter4_reg[4]),
        .Q(\src_buf_1_reg_706_reg_n_0_[4] ),
        .R(\src_buf_1_reg_706[7]_i_1_n_0 ));
  FDRE \src_buf_1_reg_706_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_reg_7060),
        .D(src_buf_1_1_reg_693_pp1_iter4_reg[5]),
        .Q(\src_buf_1_reg_706_reg_n_0_[5] ),
        .R(\src_buf_1_reg_706[7]_i_1_n_0 ));
  FDRE \src_buf_1_reg_706_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_reg_7060),
        .D(src_buf_1_1_reg_693_pp1_iter4_reg[6]),
        .Q(\src_buf_1_reg_706_reg_n_0_[6] ),
        .R(\src_buf_1_reg_706[7]_i_1_n_0 ));
  FDRE \src_buf_1_reg_706_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_reg_7060),
        .D(src_buf_1_1_reg_693_pp1_iter4_reg[7]),
        .Q(\src_buf_1_reg_706_reg_n_0_[7] ),
        .R(\src_buf_1_reg_706[7]_i_1_n_0 ));
  FDRE \src_buf_2_1_reg_642_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642[0]),
        .Q(src_buf_2_1_reg_642_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642[1]),
        .Q(src_buf_2_1_reg_642_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642[2]),
        .Q(src_buf_2_1_reg_642_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642[3]),
        .Q(src_buf_2_1_reg_642_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642[4]),
        .Q(src_buf_2_1_reg_642_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642[5]),
        .Q(src_buf_2_1_reg_642_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642[6]),
        .Q(src_buf_2_1_reg_642_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642[7]),
        .Q(src_buf_2_1_reg_642_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter4_reg[0]),
        .Q(src_buf_2_1_reg_642_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter4_reg[1]),
        .Q(src_buf_2_1_reg_642_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter4_reg[2]),
        .Q(src_buf_2_1_reg_642_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter4_reg[3]),
        .Q(src_buf_2_1_reg_642_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter4_reg[4]),
        .Q(src_buf_2_1_reg_642_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter4_reg[5]),
        .Q(src_buf_2_1_reg_642_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter4_reg[6]),
        .Q(src_buf_2_1_reg_642_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter4_reg[7]),
        .Q(src_buf_2_1_reg_642_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter5_reg[0]),
        .Q(src_buf_2_1_reg_642_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter5_reg[1]),
        .Q(src_buf_2_1_reg_642_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter5_reg[2]),
        .Q(src_buf_2_1_reg_642_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter5_reg[3]),
        .Q(src_buf_2_1_reg_642_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter5_reg[4]),
        .Q(src_buf_2_1_reg_642_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter5_reg[5]),
        .Q(src_buf_2_1_reg_642_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter5_reg[6]),
        .Q(src_buf_2_1_reg_642_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_1_reg_642_pp1_iter5_reg[7]),
        .Q(src_buf_2_1_reg_642_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_642_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_2_reg_629[0]),
        .Q(src_buf_2_1_reg_642[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_1_reg_642_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_2_reg_629[1]),
        .Q(src_buf_2_1_reg_642[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_1_reg_642_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_2_reg_629[2]),
        .Q(src_buf_2_1_reg_642[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_1_reg_642_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_2_reg_629[3]),
        .Q(src_buf_2_1_reg_642[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_1_reg_642_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_2_reg_629[4]),
        .Q(src_buf_2_1_reg_642[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_1_reg_642_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_2_reg_629[5]),
        .Q(src_buf_2_1_reg_642[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_1_reg_642_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_2_reg_629[6]),
        .Q(src_buf_2_1_reg_642[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_1_reg_642_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_2_reg_629[7]),
        .Q(src_buf_2_1_reg_642[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_2_reg_629_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629[0]),
        .Q(src_buf_2_2_reg_629_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629[1]),
        .Q(src_buf_2_2_reg_629_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629[2]),
        .Q(src_buf_2_2_reg_629_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629[3]),
        .Q(src_buf_2_2_reg_629_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629[4]),
        .Q(src_buf_2_2_reg_629_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629[5]),
        .Q(src_buf_2_2_reg_629_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629[6]),
        .Q(src_buf_2_2_reg_629_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629[7]),
        .Q(src_buf_2_2_reg_629_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629_pp1_iter4_reg[0]),
        .Q(src_buf_2_2_reg_629_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629_pp1_iter4_reg[1]),
        .Q(src_buf_2_2_reg_629_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629_pp1_iter4_reg[2]),
        .Q(src_buf_2_2_reg_629_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629_pp1_iter4_reg[3]),
        .Q(src_buf_2_2_reg_629_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629_pp1_iter4_reg[4]),
        .Q(src_buf_2_2_reg_629_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629_pp1_iter4_reg[5]),
        .Q(src_buf_2_2_reg_629_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629_pp1_iter4_reg[6]),
        .Q(src_buf_2_2_reg_629_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_2_2_reg_629_pp1_iter4_reg[7]),
        .Q(src_buf_2_2_reg_629_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \src_buf_2_2_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_3_reg_617[0]),
        .Q(src_buf_2_2_reg_629[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_2_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_3_reg_617[1]),
        .Q(src_buf_2_2_reg_629[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_2_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_3_reg_617[2]),
        .Q(src_buf_2_2_reg_629[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_2_reg_629_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_3_reg_617[3]),
        .Q(src_buf_2_2_reg_629[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_2_reg_629_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_3_reg_617[4]),
        .Q(src_buf_2_2_reg_629[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_2_reg_629_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_3_reg_617[5]),
        .Q(src_buf_2_2_reg_629[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_2_reg_629_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_3_reg_617[6]),
        .Q(src_buf_2_2_reg_629[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_2_reg_629_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_2_3_reg_617[7]),
        .Q(src_buf_2_2_reg_629[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg[0]_srl2 " *) 
  SRL16E \src_buf_2_3_reg_617_pp1_iter5_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_2_3_reg_617[0]),
        .Q(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg[1]_srl2 " *) 
  SRL16E \src_buf_2_3_reg_617_pp1_iter5_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_2_3_reg_617[1]),
        .Q(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg[2]_srl2 " *) 
  SRL16E \src_buf_2_3_reg_617_pp1_iter5_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_2_3_reg_617[2]),
        .Q(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg[3]_srl2 " *) 
  SRL16E \src_buf_2_3_reg_617_pp1_iter5_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_2_3_reg_617[3]),
        .Q(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg[4]_srl2 " *) 
  SRL16E \src_buf_2_3_reg_617_pp1_iter5_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_2_3_reg_617[4]),
        .Q(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg[5]_srl2 " *) 
  SRL16E \src_buf_2_3_reg_617_pp1_iter5_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_2_3_reg_617[5]),
        .Q(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg[6]_srl2 " *) 
  SRL16E \src_buf_2_3_reg_617_pp1_iter5_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_2_3_reg_617[6]),
        .Q(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_2_3_reg_617_pp1_iter5_reg_reg[7]_srl2 " *) 
  SRL16E \src_buf_2_3_reg_617_pp1_iter5_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_2_3_reg_617[7]),
        .Q(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[7]_srl2_n_0 ));
  FDRE \src_buf_2_3_reg_617_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[0]_srl2_n_0 ),
        .Q(src_buf_2_3_reg_617_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \src_buf_2_3_reg_617_pp1_iter6_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[1]_srl2_n_0 ),
        .Q(src_buf_2_3_reg_617_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \src_buf_2_3_reg_617_pp1_iter6_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[2]_srl2_n_0 ),
        .Q(src_buf_2_3_reg_617_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \src_buf_2_3_reg_617_pp1_iter6_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[3]_srl2_n_0 ),
        .Q(src_buf_2_3_reg_617_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \src_buf_2_3_reg_617_pp1_iter6_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[4]_srl2_n_0 ),
        .Q(src_buf_2_3_reg_617_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \src_buf_2_3_reg_617_pp1_iter6_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[5]_srl2_n_0 ),
        .Q(src_buf_2_3_reg_617_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \src_buf_2_3_reg_617_pp1_iter6_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[6]_srl2_n_0 ),
        .Q(src_buf_2_3_reg_617_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \src_buf_2_3_reg_617_pp1_iter6_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_2_3_reg_617_pp1_iter5_reg_reg[7]_srl2_n_0 ),
        .Q(src_buf_2_3_reg_617_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \src_buf_2_3_reg_617_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_2_reg_1798[0]),
        .Q(src_buf_2_3_reg_617[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_3_reg_617_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_2_reg_1798[1]),
        .Q(src_buf_2_3_reg_617[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_3_reg_617_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_2_reg_1798[2]),
        .Q(src_buf_2_3_reg_617[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_3_reg_617_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_2_reg_1798[3]),
        .Q(src_buf_2_3_reg_617[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_3_reg_617_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_2_reg_1798[4]),
        .Q(src_buf_2_3_reg_617[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_3_reg_617_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_2_reg_1798[5]),
        .Q(src_buf_2_3_reg_617[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_3_reg_617_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_2_reg_1798[6]),
        .Q(src_buf_2_3_reg_617[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_2_3_reg_617_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_2_reg_1798[7]),
        .Q(src_buf_2_3_reg_617[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \src_buf_2_reg_655[7]_i_1 
       (.I0(tmp_8_fu_1012_p2),
        .I1(ap_CS_fsm_state9),
        .I2(tmp_4_reg_1737_pp1_iter6_reg),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_2_reg_655[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \src_buf_2_reg_655[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone6_in),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(tmp_4_reg_1737_pp1_iter6_reg),
        .O(src_buf_2_reg_6550));
  FDRE \src_buf_2_reg_655_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_2_reg_6550),
        .D(src_buf_2_1_reg_642_pp1_iter6_reg[0]),
        .Q(\src_buf_2_reg_655_reg_n_0_[0] ),
        .R(\src_buf_2_reg_655[7]_i_1_n_0 ));
  FDRE \src_buf_2_reg_655_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_2_reg_6550),
        .D(src_buf_2_1_reg_642_pp1_iter6_reg[1]),
        .Q(\src_buf_2_reg_655_reg_n_0_[1] ),
        .R(\src_buf_2_reg_655[7]_i_1_n_0 ));
  FDRE \src_buf_2_reg_655_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_2_reg_6550),
        .D(src_buf_2_1_reg_642_pp1_iter6_reg[2]),
        .Q(\src_buf_2_reg_655_reg_n_0_[2] ),
        .R(\src_buf_2_reg_655[7]_i_1_n_0 ));
  FDRE \src_buf_2_reg_655_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_2_reg_6550),
        .D(src_buf_2_1_reg_642_pp1_iter6_reg[3]),
        .Q(\src_buf_2_reg_655_reg_n_0_[3] ),
        .R(\src_buf_2_reg_655[7]_i_1_n_0 ));
  FDRE \src_buf_2_reg_655_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_2_reg_6550),
        .D(src_buf_2_1_reg_642_pp1_iter6_reg[4]),
        .Q(\src_buf_2_reg_655_reg_n_0_[4] ),
        .R(\src_buf_2_reg_655[7]_i_1_n_0 ));
  FDRE \src_buf_2_reg_655_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_2_reg_6550),
        .D(src_buf_2_1_reg_642_pp1_iter6_reg[5]),
        .Q(\src_buf_2_reg_655_reg_n_0_[5] ),
        .R(\src_buf_2_reg_655[7]_i_1_n_0 ));
  FDRE \src_buf_2_reg_655_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_2_reg_6550),
        .D(src_buf_2_1_reg_642_pp1_iter6_reg[6]),
        .Q(\src_buf_2_reg_655_reg_n_0_[6] ),
        .R(\src_buf_2_reg_655[7]_i_1_n_0 ));
  FDRE \src_buf_2_reg_655_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_2_reg_6550),
        .D(src_buf_2_1_reg_642_pp1_iter6_reg[7]),
        .Q(\src_buf_2_reg_655_reg_n_0_[7] ),
        .R(\src_buf_2_reg_655[7]_i_1_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg[0]_srl3 " *) 
  SRL16E \src_buf_3_1_reg_591_pp1_iter6_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_1_reg_591[0]),
        .Q(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg[1]_srl3 " *) 
  SRL16E \src_buf_3_1_reg_591_pp1_iter6_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_1_reg_591[1]),
        .Q(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg[2]_srl3 " *) 
  SRL16E \src_buf_3_1_reg_591_pp1_iter6_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_1_reg_591[2]),
        .Q(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg[3]_srl3 " *) 
  SRL16E \src_buf_3_1_reg_591_pp1_iter6_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_1_reg_591[3]),
        .Q(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg[4]_srl3 " *) 
  SRL16E \src_buf_3_1_reg_591_pp1_iter6_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_1_reg_591[4]),
        .Q(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg[5]_srl3 " *) 
  SRL16E \src_buf_3_1_reg_591_pp1_iter6_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_1_reg_591[5]),
        .Q(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg[6]_srl3 " *) 
  SRL16E \src_buf_3_1_reg_591_pp1_iter6_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_1_reg_591[6]),
        .Q(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_1_reg_591_pp1_iter6_reg_reg[7]_srl3 " *) 
  SRL16E \src_buf_3_1_reg_591_pp1_iter6_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_1_reg_591[7]),
        .Q(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[7]_srl3_n_0 ));
  FDRE \src_buf_3_1_reg_591_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[0]_srl3_n_0 ),
        .Q(src_buf_3_1_reg_591_pp1_iter7_reg[0]),
        .R(1'b0));
  FDRE \src_buf_3_1_reg_591_pp1_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[1]_srl3_n_0 ),
        .Q(src_buf_3_1_reg_591_pp1_iter7_reg[1]),
        .R(1'b0));
  FDRE \src_buf_3_1_reg_591_pp1_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[2]_srl3_n_0 ),
        .Q(src_buf_3_1_reg_591_pp1_iter7_reg[2]),
        .R(1'b0));
  FDRE \src_buf_3_1_reg_591_pp1_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[3]_srl3_n_0 ),
        .Q(src_buf_3_1_reg_591_pp1_iter7_reg[3]),
        .R(1'b0));
  FDRE \src_buf_3_1_reg_591_pp1_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[4]_srl3_n_0 ),
        .Q(src_buf_3_1_reg_591_pp1_iter7_reg[4]),
        .R(1'b0));
  FDRE \src_buf_3_1_reg_591_pp1_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[5]_srl3_n_0 ),
        .Q(src_buf_3_1_reg_591_pp1_iter7_reg[5]),
        .R(1'b0));
  FDRE \src_buf_3_1_reg_591_pp1_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[6]_srl3_n_0 ),
        .Q(src_buf_3_1_reg_591_pp1_iter7_reg[6]),
        .R(1'b0));
  FDRE \src_buf_3_1_reg_591_pp1_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_1_reg_591_pp1_iter6_reg_reg[7]_srl3_n_0 ),
        .Q(src_buf_3_1_reg_591_pp1_iter7_reg[7]),
        .R(1'b0));
  FDRE \src_buf_3_1_reg_591_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_2_reg_578[0]),
        .Q(src_buf_3_1_reg_591[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_1_reg_591_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_2_reg_578[1]),
        .Q(src_buf_3_1_reg_591[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_1_reg_591_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_2_reg_578[2]),
        .Q(src_buf_3_1_reg_591[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_1_reg_591_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_2_reg_578[3]),
        .Q(src_buf_3_1_reg_591[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_1_reg_591_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_2_reg_578[4]),
        .Q(src_buf_3_1_reg_591[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_1_reg_591_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_2_reg_578[5]),
        .Q(src_buf_3_1_reg_591[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_1_reg_591_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_2_reg_578[6]),
        .Q(src_buf_3_1_reg_591[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_1_reg_591_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_2_reg_578[7]),
        .Q(src_buf_3_1_reg_591[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg[0]_srl3 " *) 
  SRL16E \src_buf_3_2_reg_578_pp1_iter6_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_2_reg_578[0]),
        .Q(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg[1]_srl3 " *) 
  SRL16E \src_buf_3_2_reg_578_pp1_iter6_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_2_reg_578[1]),
        .Q(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg[2]_srl3 " *) 
  SRL16E \src_buf_3_2_reg_578_pp1_iter6_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_2_reg_578[2]),
        .Q(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg[3]_srl3 " *) 
  SRL16E \src_buf_3_2_reg_578_pp1_iter6_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_2_reg_578[3]),
        .Q(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg[4]_srl3 " *) 
  SRL16E \src_buf_3_2_reg_578_pp1_iter6_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_2_reg_578[4]),
        .Q(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg[5]_srl3 " *) 
  SRL16E \src_buf_3_2_reg_578_pp1_iter6_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_2_reg_578[5]),
        .Q(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg[6]_srl3 " *) 
  SRL16E \src_buf_3_2_reg_578_pp1_iter6_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_2_reg_578[6]),
        .Q(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_2_reg_578_pp1_iter6_reg_reg[7]_srl3 " *) 
  SRL16E \src_buf_3_2_reg_578_pp1_iter6_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_2_reg_578[7]),
        .Q(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[7]_srl3_n_0 ));
  FDRE \src_buf_3_2_reg_578_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[0]_srl3_n_0 ),
        .Q(src_buf_3_2_reg_578_pp1_iter7_reg[0]),
        .R(1'b0));
  FDRE \src_buf_3_2_reg_578_pp1_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[1]_srl3_n_0 ),
        .Q(src_buf_3_2_reg_578_pp1_iter7_reg[1]),
        .R(1'b0));
  FDRE \src_buf_3_2_reg_578_pp1_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[2]_srl3_n_0 ),
        .Q(src_buf_3_2_reg_578_pp1_iter7_reg[2]),
        .R(1'b0));
  FDRE \src_buf_3_2_reg_578_pp1_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[3]_srl3_n_0 ),
        .Q(src_buf_3_2_reg_578_pp1_iter7_reg[3]),
        .R(1'b0));
  FDRE \src_buf_3_2_reg_578_pp1_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[4]_srl3_n_0 ),
        .Q(src_buf_3_2_reg_578_pp1_iter7_reg[4]),
        .R(1'b0));
  FDRE \src_buf_3_2_reg_578_pp1_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[5]_srl3_n_0 ),
        .Q(src_buf_3_2_reg_578_pp1_iter7_reg[5]),
        .R(1'b0));
  FDRE \src_buf_3_2_reg_578_pp1_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[6]_srl3_n_0 ),
        .Q(src_buf_3_2_reg_578_pp1_iter7_reg[6]),
        .R(1'b0));
  FDRE \src_buf_3_2_reg_578_pp1_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_2_reg_578_pp1_iter6_reg_reg[7]_srl3_n_0 ),
        .Q(src_buf_3_2_reg_578_pp1_iter7_reg[7]),
        .R(1'b0));
  FDRE \src_buf_3_2_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_3_reg_566[0]),
        .Q(src_buf_3_2_reg_578[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_2_reg_578_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_3_reg_566[1]),
        .Q(src_buf_3_2_reg_578[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_2_reg_578_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_3_reg_566[2]),
        .Q(src_buf_3_2_reg_578[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_2_reg_578_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_3_reg_566[3]),
        .Q(src_buf_3_2_reg_578[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_2_reg_578_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_3_reg_566[4]),
        .Q(src_buf_3_2_reg_578[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_2_reg_578_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_3_reg_566[5]),
        .Q(src_buf_3_2_reg_578[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_2_reg_578_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_3_reg_566[6]),
        .Q(src_buf_3_2_reg_578[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_2_reg_578_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_3_3_reg_566[7]),
        .Q(src_buf_3_2_reg_578[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg[0]_srl3 " *) 
  SRL16E \src_buf_3_3_reg_566_pp1_iter6_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_3_reg_566[0]),
        .Q(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg[1]_srl3 " *) 
  SRL16E \src_buf_3_3_reg_566_pp1_iter6_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_3_reg_566[1]),
        .Q(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg[2]_srl3 " *) 
  SRL16E \src_buf_3_3_reg_566_pp1_iter6_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_3_reg_566[2]),
        .Q(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg[3]_srl3 " *) 
  SRL16E \src_buf_3_3_reg_566_pp1_iter6_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_3_reg_566[3]),
        .Q(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg[4]_srl3 " *) 
  SRL16E \src_buf_3_3_reg_566_pp1_iter6_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_3_reg_566[4]),
        .Q(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg[5]_srl3 " *) 
  SRL16E \src_buf_3_3_reg_566_pp1_iter6_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_3_reg_566[5]),
        .Q(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg[6]_srl3 " *) 
  SRL16E \src_buf_3_3_reg_566_pp1_iter6_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_3_reg_566[6]),
        .Q(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_3_3_reg_566_pp1_iter6_reg_reg[7]_srl3 " *) 
  SRL16E \src_buf_3_3_reg_566_pp1_iter6_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_3_3_reg_566[7]),
        .Q(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[7]_srl3_n_0 ));
  FDRE \src_buf_3_3_reg_566_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[0]_srl3_n_0 ),
        .Q(src_buf_3_3_reg_566_pp1_iter7_reg[0]),
        .R(1'b0));
  FDRE \src_buf_3_3_reg_566_pp1_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[1]_srl3_n_0 ),
        .Q(src_buf_3_3_reg_566_pp1_iter7_reg[1]),
        .R(1'b0));
  FDRE \src_buf_3_3_reg_566_pp1_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[2]_srl3_n_0 ),
        .Q(src_buf_3_3_reg_566_pp1_iter7_reg[2]),
        .R(1'b0));
  FDRE \src_buf_3_3_reg_566_pp1_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[3]_srl3_n_0 ),
        .Q(src_buf_3_3_reg_566_pp1_iter7_reg[3]),
        .R(1'b0));
  FDRE \src_buf_3_3_reg_566_pp1_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[4]_srl3_n_0 ),
        .Q(src_buf_3_3_reg_566_pp1_iter7_reg[4]),
        .R(1'b0));
  FDRE \src_buf_3_3_reg_566_pp1_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[5]_srl3_n_0 ),
        .Q(src_buf_3_3_reg_566_pp1_iter7_reg[5]),
        .R(1'b0));
  FDRE \src_buf_3_3_reg_566_pp1_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[6]_srl3_n_0 ),
        .Q(src_buf_3_3_reg_566_pp1_iter7_reg[6]),
        .R(1'b0));
  FDRE \src_buf_3_3_reg_566_pp1_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_3_3_reg_566_pp1_iter6_reg_reg[7]_srl3_n_0 ),
        .Q(src_buf_3_3_reg_566_pp1_iter7_reg[7]),
        .R(1'b0));
  FDRE \src_buf_3_3_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_3_reg_1805[0]),
        .Q(src_buf_3_3_reg_566[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_3_reg_566_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_3_reg_1805[1]),
        .Q(src_buf_3_3_reg_566[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_3_reg_566_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_3_reg_1805[2]),
        .Q(src_buf_3_3_reg_566[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_3_reg_566_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_3_reg_1805[3]),
        .Q(src_buf_3_3_reg_566[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_3_reg_566_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_3_reg_1805[4]),
        .Q(src_buf_3_3_reg_566[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_3_reg_566_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_3_reg_1805[5]),
        .Q(src_buf_3_3_reg_566[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_3_reg_566_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_3_reg_1805[6]),
        .Q(src_buf_3_3_reg_566[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_3_3_reg_566_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_3_reg_1805[7]),
        .Q(src_buf_3_3_reg_566[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \src_buf_3_reg_604[7]_i_1 
       (.I0(tmp_8_fu_1012_p2),
        .I1(ap_CS_fsm_state9),
        .I2(tmp_4_reg_1737_pp1_iter7_reg),
        .I3(ap_enable_reg_pp1_iter8),
        .I4(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_3_reg_604[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \src_buf_3_reg_604[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone6_in),
        .I1(ap_enable_reg_pp1_iter8),
        .I2(tmp_4_reg_1737_pp1_iter7_reg),
        .O(src_buf_3_reg_6040));
  FDRE \src_buf_3_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_3_reg_6040),
        .D(src_buf_3_1_reg_591_pp1_iter7_reg[0]),
        .Q(\src_buf_3_reg_604_reg_n_0_[0] ),
        .R(\src_buf_3_reg_604[7]_i_1_n_0 ));
  FDRE \src_buf_3_reg_604_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_3_reg_6040),
        .D(src_buf_3_1_reg_591_pp1_iter7_reg[1]),
        .Q(\src_buf_3_reg_604_reg_n_0_[1] ),
        .R(\src_buf_3_reg_604[7]_i_1_n_0 ));
  FDRE \src_buf_3_reg_604_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_3_reg_6040),
        .D(src_buf_3_1_reg_591_pp1_iter7_reg[2]),
        .Q(\src_buf_3_reg_604_reg_n_0_[2] ),
        .R(\src_buf_3_reg_604[7]_i_1_n_0 ));
  FDRE \src_buf_3_reg_604_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_3_reg_6040),
        .D(src_buf_3_1_reg_591_pp1_iter7_reg[3]),
        .Q(\src_buf_3_reg_604_reg_n_0_[3] ),
        .R(\src_buf_3_reg_604[7]_i_1_n_0 ));
  FDRE \src_buf_3_reg_604_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_3_reg_6040),
        .D(src_buf_3_1_reg_591_pp1_iter7_reg[4]),
        .Q(\src_buf_3_reg_604_reg_n_0_[4] ),
        .R(\src_buf_3_reg_604[7]_i_1_n_0 ));
  FDRE \src_buf_3_reg_604_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_3_reg_6040),
        .D(src_buf_3_1_reg_591_pp1_iter7_reg[5]),
        .Q(\src_buf_3_reg_604_reg_n_0_[5] ),
        .R(\src_buf_3_reg_604[7]_i_1_n_0 ));
  FDRE \src_buf_3_reg_604_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_3_reg_6040),
        .D(src_buf_3_1_reg_591_pp1_iter7_reg[6]),
        .Q(\src_buf_3_reg_604_reg_n_0_[6] ),
        .R(\src_buf_3_reg_604[7]_i_1_n_0 ));
  FDRE \src_buf_3_reg_604_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_3_reg_6040),
        .D(src_buf_3_1_reg_591_pp1_iter7_reg[7]),
        .Q(\src_buf_3_reg_604_reg_n_0_[7] ),
        .R(\src_buf_3_reg_604[7]_i_1_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg[0]_srl4 " *) 
  SRL16E \src_buf_4_1_reg_769_pp1_iter7_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_1_reg_769[0]),
        .Q(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg[1]_srl4 " *) 
  SRL16E \src_buf_4_1_reg_769_pp1_iter7_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_1_reg_769[1]),
        .Q(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg[2]_srl4 " *) 
  SRL16E \src_buf_4_1_reg_769_pp1_iter7_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_1_reg_769[2]),
        .Q(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg[3]_srl4 " *) 
  SRL16E \src_buf_4_1_reg_769_pp1_iter7_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_1_reg_769[3]),
        .Q(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg[4]_srl4 " *) 
  SRL16E \src_buf_4_1_reg_769_pp1_iter7_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_1_reg_769[4]),
        .Q(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg[5]_srl4 " *) 
  SRL16E \src_buf_4_1_reg_769_pp1_iter7_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_1_reg_769[5]),
        .Q(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg[6]_srl4 " *) 
  SRL16E \src_buf_4_1_reg_769_pp1_iter7_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_1_reg_769[6]),
        .Q(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_1_reg_769_pp1_iter7_reg_reg[7]_srl4 " *) 
  SRL16E \src_buf_4_1_reg_769_pp1_iter7_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_1_reg_769[7]),
        .Q(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[7]_srl4_n_0 ));
  FDRE \src_buf_4_1_reg_769_pp1_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[0]_srl4_n_0 ),
        .Q(src_buf_4_1_reg_769_pp1_iter8_reg[0]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[1]_srl4_n_0 ),
        .Q(src_buf_4_1_reg_769_pp1_iter8_reg[1]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[2]_srl4_n_0 ),
        .Q(src_buf_4_1_reg_769_pp1_iter8_reg[2]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[3]_srl4_n_0 ),
        .Q(src_buf_4_1_reg_769_pp1_iter8_reg[3]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[4]_srl4_n_0 ),
        .Q(src_buf_4_1_reg_769_pp1_iter8_reg[4]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[5]_srl4_n_0 ),
        .Q(src_buf_4_1_reg_769_pp1_iter8_reg[5]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[6]_srl4_n_0 ),
        .Q(src_buf_4_1_reg_769_pp1_iter8_reg[6]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_1_reg_769_pp1_iter7_reg_reg[7]_srl4_n_0 ),
        .Q(src_buf_4_1_reg_769_pp1_iter8_reg[7]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_4_1_reg_769_pp1_iter8_reg[0]),
        .Q(src_buf_4_1_reg_769_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_4_1_reg_769_pp1_iter8_reg[1]),
        .Q(src_buf_4_1_reg_769_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_4_1_reg_769_pp1_iter8_reg[2]),
        .Q(src_buf_4_1_reg_769_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_4_1_reg_769_pp1_iter8_reg[3]),
        .Q(src_buf_4_1_reg_769_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_4_1_reg_769_pp1_iter8_reg[4]),
        .Q(src_buf_4_1_reg_769_pp1_iter9_reg[4]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_4_1_reg_769_pp1_iter8_reg[5]),
        .Q(src_buf_4_1_reg_769_pp1_iter9_reg[5]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_4_1_reg_769_pp1_iter8_reg[6]),
        .Q(src_buf_4_1_reg_769_pp1_iter9_reg[6]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_pp1_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_4_1_reg_769_pp1_iter8_reg[7]),
        .Q(src_buf_4_1_reg_769_pp1_iter9_reg[7]),
        .R(1'b0));
  FDRE \src_buf_4_1_reg_769_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_2_reg_782[0]),
        .Q(src_buf_4_1_reg_769[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_1_reg_769_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_2_reg_782[1]),
        .Q(src_buf_4_1_reg_769[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_1_reg_769_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_2_reg_782[2]),
        .Q(src_buf_4_1_reg_769[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_1_reg_769_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_2_reg_782[3]),
        .Q(src_buf_4_1_reg_769[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_1_reg_769_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_2_reg_782[4]),
        .Q(src_buf_4_1_reg_769[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_1_reg_769_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_2_reg_782[5]),
        .Q(src_buf_4_1_reg_769[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_1_reg_769_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_2_reg_782[6]),
        .Q(src_buf_4_1_reg_769[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_1_reg_769_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_2_reg_782[7]),
        .Q(src_buf_4_1_reg_769[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg[0]_srl5 " *) 
  SRL16E \src_buf_4_2_reg_782_pp1_iter8_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_2_reg_782[0]),
        .Q(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg[1]_srl5 " *) 
  SRL16E \src_buf_4_2_reg_782_pp1_iter8_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_2_reg_782[1]),
        .Q(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg[2]_srl5 " *) 
  SRL16E \src_buf_4_2_reg_782_pp1_iter8_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_2_reg_782[2]),
        .Q(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg[3]_srl5 " *) 
  SRL16E \src_buf_4_2_reg_782_pp1_iter8_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_2_reg_782[3]),
        .Q(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg[4]_srl5 " *) 
  SRL16E \src_buf_4_2_reg_782_pp1_iter8_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_2_reg_782[4]),
        .Q(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg[5]_srl5 " *) 
  SRL16E \src_buf_4_2_reg_782_pp1_iter8_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_2_reg_782[5]),
        .Q(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg[6]_srl5 " *) 
  SRL16E \src_buf_4_2_reg_782_pp1_iter8_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_2_reg_782[6]),
        .Q(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_2_reg_782_pp1_iter8_reg_reg[7]_srl5 " *) 
  SRL16E \src_buf_4_2_reg_782_pp1_iter8_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_2_reg_782[7]),
        .Q(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[7]_srl5_n_0 ));
  FDRE \src_buf_4_2_reg_782_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[0]_srl5_n_0 ),
        .Q(src_buf_4_2_reg_782_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \src_buf_4_2_reg_782_pp1_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[1]_srl5_n_0 ),
        .Q(src_buf_4_2_reg_782_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \src_buf_4_2_reg_782_pp1_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[2]_srl5_n_0 ),
        .Q(src_buf_4_2_reg_782_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \src_buf_4_2_reg_782_pp1_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[3]_srl5_n_0 ),
        .Q(src_buf_4_2_reg_782_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \src_buf_4_2_reg_782_pp1_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[4]_srl5_n_0 ),
        .Q(src_buf_4_2_reg_782_pp1_iter9_reg[4]),
        .R(1'b0));
  FDRE \src_buf_4_2_reg_782_pp1_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[5]_srl5_n_0 ),
        .Q(src_buf_4_2_reg_782_pp1_iter9_reg[5]),
        .R(1'b0));
  FDRE \src_buf_4_2_reg_782_pp1_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[6]_srl5_n_0 ),
        .Q(src_buf_4_2_reg_782_pp1_iter9_reg[6]),
        .R(1'b0));
  FDRE \src_buf_4_2_reg_782_pp1_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_2_reg_782_pp1_iter8_reg_reg[7]_srl5_n_0 ),
        .Q(src_buf_4_2_reg_782_pp1_iter9_reg[7]),
        .R(1'b0));
  FDRE \src_buf_4_2_reg_782_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_3_reg_795[0]),
        .Q(src_buf_4_2_reg_782[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_2_reg_782_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_3_reg_795[1]),
        .Q(src_buf_4_2_reg_782[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_2_reg_782_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_3_reg_795[2]),
        .Q(src_buf_4_2_reg_782[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_2_reg_782_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_3_reg_795[3]),
        .Q(src_buf_4_2_reg_782[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_2_reg_782_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_3_reg_795[4]),
        .Q(src_buf_4_2_reg_782[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_2_reg_782_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_3_reg_795[5]),
        .Q(src_buf_4_2_reg_782[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_2_reg_782_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_3_reg_795[6]),
        .Q(src_buf_4_2_reg_782[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_2_reg_782_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_4_3_reg_795[7]),
        .Q(src_buf_4_2_reg_782[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg[0]_srl5 " *) 
  SRL16E \src_buf_4_3_reg_795_pp1_iter8_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_3_reg_795[0]),
        .Q(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg[1]_srl5 " *) 
  SRL16E \src_buf_4_3_reg_795_pp1_iter8_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_3_reg_795[1]),
        .Q(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg[2]_srl5 " *) 
  SRL16E \src_buf_4_3_reg_795_pp1_iter8_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_3_reg_795[2]),
        .Q(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg[3]_srl5 " *) 
  SRL16E \src_buf_4_3_reg_795_pp1_iter8_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_3_reg_795[3]),
        .Q(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg[4]_srl5 " *) 
  SRL16E \src_buf_4_3_reg_795_pp1_iter8_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_3_reg_795[4]),
        .Q(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg[5]_srl5 " *) 
  SRL16E \src_buf_4_3_reg_795_pp1_iter8_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_3_reg_795[5]),
        .Q(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg[6]_srl5 " *) 
  SRL16E \src_buf_4_3_reg_795_pp1_iter8_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_3_reg_795[6]),
        .Q(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_4_3_reg_795_pp1_iter8_reg_reg[7]_srl5 " *) 
  SRL16E \src_buf_4_3_reg_795_pp1_iter8_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_4_3_reg_795[7]),
        .Q(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[7]_srl5_n_0 ));
  FDRE \src_buf_4_3_reg_795_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[0]_srl5_n_0 ),
        .Q(src_buf_4_3_reg_795_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \src_buf_4_3_reg_795_pp1_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[1]_srl5_n_0 ),
        .Q(src_buf_4_3_reg_795_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \src_buf_4_3_reg_795_pp1_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[2]_srl5_n_0 ),
        .Q(src_buf_4_3_reg_795_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \src_buf_4_3_reg_795_pp1_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[3]_srl5_n_0 ),
        .Q(src_buf_4_3_reg_795_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \src_buf_4_3_reg_795_pp1_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[4]_srl5_n_0 ),
        .Q(src_buf_4_3_reg_795_pp1_iter9_reg[4]),
        .R(1'b0));
  FDRE \src_buf_4_3_reg_795_pp1_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[5]_srl5_n_0 ),
        .Q(src_buf_4_3_reg_795_pp1_iter9_reg[5]),
        .R(1'b0));
  FDRE \src_buf_4_3_reg_795_pp1_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[6]_srl5_n_0 ),
        .Q(src_buf_4_3_reg_795_pp1_iter9_reg[6]),
        .R(1'b0));
  FDRE \src_buf_4_3_reg_795_pp1_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_4_3_reg_795_pp1_iter8_reg_reg[7]_srl5_n_0 ),
        .Q(src_buf_4_3_reg_795_pp1_iter9_reg[7]),
        .R(1'b0));
  FDRE \src_buf_4_3_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_4_reg_1812[0]),
        .Q(src_buf_4_3_reg_795[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_3_reg_795_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_4_reg_1812[1]),
        .Q(src_buf_4_3_reg_795[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_3_reg_795_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_4_reg_1812[2]),
        .Q(src_buf_4_3_reg_795[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_3_reg_795_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_4_reg_1812[3]),
        .Q(src_buf_4_3_reg_795[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_3_reg_795_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_4_reg_1812[4]),
        .Q(src_buf_4_3_reg_795[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_3_reg_795_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_4_reg_1812[5]),
        .Q(src_buf_4_3_reg_795[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_3_reg_795_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_4_reg_1812[6]),
        .Q(src_buf_4_3_reg_795[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_4_3_reg_795_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(src_buf_temp_copy_ex_4_reg_1812[7]),
        .Q(src_buf_4_3_reg_795[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \src_buf_4_reg_554[7]_i_1 
       (.I0(tmp_8_fu_1012_p2),
        .I1(ap_CS_fsm_state9),
        .I2(tmp_4_reg_1737_pp1_iter9_reg),
        .I3(ap_enable_reg_pp1_iter10),
        .I4(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_4_reg_554[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \src_buf_4_reg_554[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone6_in),
        .I1(ap_enable_reg_pp1_iter10),
        .I2(tmp_4_reg_1737_pp1_iter9_reg),
        .O(src_buf_4_reg_5540));
  FDRE \src_buf_4_reg_554_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_4_reg_5540),
        .D(src_buf_4_1_reg_769_pp1_iter9_reg[0]),
        .Q(\src_buf_4_reg_554_reg_n_0_[0] ),
        .R(\src_buf_4_reg_554[7]_i_1_n_0 ));
  FDRE \src_buf_4_reg_554_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_4_reg_5540),
        .D(src_buf_4_1_reg_769_pp1_iter9_reg[1]),
        .Q(\src_buf_4_reg_554_reg_n_0_[1] ),
        .R(\src_buf_4_reg_554[7]_i_1_n_0 ));
  FDRE \src_buf_4_reg_554_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_4_reg_5540),
        .D(src_buf_4_1_reg_769_pp1_iter9_reg[2]),
        .Q(\src_buf_4_reg_554_reg_n_0_[2] ),
        .R(\src_buf_4_reg_554[7]_i_1_n_0 ));
  FDRE \src_buf_4_reg_554_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_4_reg_5540),
        .D(src_buf_4_1_reg_769_pp1_iter9_reg[3]),
        .Q(\src_buf_4_reg_554_reg_n_0_[3] ),
        .R(\src_buf_4_reg_554[7]_i_1_n_0 ));
  FDRE \src_buf_4_reg_554_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_4_reg_5540),
        .D(src_buf_4_1_reg_769_pp1_iter9_reg[4]),
        .Q(\src_buf_4_reg_554_reg_n_0_[4] ),
        .R(\src_buf_4_reg_554[7]_i_1_n_0 ));
  FDRE \src_buf_4_reg_554_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_4_reg_5540),
        .D(src_buf_4_1_reg_769_pp1_iter9_reg[5]),
        .Q(\src_buf_4_reg_554_reg_n_0_[5] ),
        .R(\src_buf_4_reg_554[7]_i_1_n_0 ));
  FDRE \src_buf_4_reg_554_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_4_reg_5540),
        .D(src_buf_4_1_reg_769_pp1_iter9_reg[6]),
        .Q(\src_buf_4_reg_554_reg_n_0_[6] ),
        .R(\src_buf_4_reg_554[7]_i_1_n_0 ));
  FDRE \src_buf_4_reg_554_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_4_reg_5540),
        .D(src_buf_4_1_reg_769_pp1_iter9_reg[7]),
        .Q(\src_buf_4_reg_554_reg_n_0_[7] ),
        .R(\src_buf_4_reg_554[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_0_3_s_reg_1819[0]_i_1 
       (.I0(\src_buf_load_0_0_3_s_reg_1819[0]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[0]_i_3_n_0 ),
        .I2(p_0_in2_in),
        .I3(\p_0_out_inferred__10/i__carry_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[0]_i_4_n_0 ),
        .I5(\p_0_out_inferred__9/i__carry_n_0 ),
        .O(src_buf_load_0_0_3_s_fu_1254_p3[0]));
  LUT6 #(
    .INIT(64'hBBFCFCFC88303030)) 
    \src_buf_load_0_0_3_s_reg_1819[0]_i_2 
       (.I0(src_buf_0_2_reg_731[0]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_n_0),
        .I2(src_buf_reg_757[0]),
        .I3(tmp_4_reg_1737_pp1_iter3_reg),
        .I4(ap_enable_reg_pp1_iter4),
        .I5(\src_buf_0_1_reg_744_reg_n_0_[0] ),
        .O(\src_buf_load_0_0_3_s_reg_1819[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_0_3_s_reg_1819[0]_i_3 
       (.I0(src_buf_0_2_reg_731[0]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[0]),
        .O(\src_buf_load_0_0_3_s_reg_1819[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[0]_i_4 
       (.I0(src_buf_temp_copy_ex_reg_1784[0]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[0]),
        .O(\src_buf_load_0_0_3_s_reg_1819[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_0_3_s_reg_1819[1]_i_1 
       (.I0(\src_buf_load_0_0_3_s_reg_1819[1]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[1]_i_3_n_0 ),
        .I2(p_0_in2_in),
        .I3(\p_0_out_inferred__10/i__carry_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[1]_i_4_n_0 ),
        .I5(\p_0_out_inferred__9/i__carry_n_0 ),
        .O(src_buf_load_0_0_3_s_fu_1254_p3[1]));
  LUT6 #(
    .INIT(64'hBBFCFCFC88303030)) 
    \src_buf_load_0_0_3_s_reg_1819[1]_i_2 
       (.I0(src_buf_0_2_reg_731[1]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_n_0),
        .I2(src_buf_reg_757[1]),
        .I3(tmp_4_reg_1737_pp1_iter3_reg),
        .I4(ap_enable_reg_pp1_iter4),
        .I5(\src_buf_0_1_reg_744_reg_n_0_[1] ),
        .O(\src_buf_load_0_0_3_s_reg_1819[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[1]_i_3 
       (.I0(src_buf_0_3_reg_719[1]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_2_reg_731[1]),
        .O(\src_buf_load_0_0_3_s_reg_1819[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[1]_i_4 
       (.I0(src_buf_temp_copy_ex_reg_1784[1]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[1]),
        .O(\src_buf_load_0_0_3_s_reg_1819[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_0_3_s_reg_1819[2]_i_1 
       (.I0(\src_buf_load_0_0_3_s_reg_1819[2]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[2]_i_3_n_0 ),
        .I2(p_0_in2_in),
        .I3(\p_0_out_inferred__10/i__carry_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[2]_i_4_n_0 ),
        .I5(\p_0_out_inferred__9/i__carry_n_0 ),
        .O(src_buf_load_0_0_3_s_fu_1254_p3[2]));
  LUT6 #(
    .INIT(64'hBBFCFCFC88303030)) 
    \src_buf_load_0_0_3_s_reg_1819[2]_i_2 
       (.I0(src_buf_0_2_reg_731[2]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_n_0),
        .I2(src_buf_reg_757[2]),
        .I3(tmp_4_reg_1737_pp1_iter3_reg),
        .I4(ap_enable_reg_pp1_iter4),
        .I5(\src_buf_0_1_reg_744_reg_n_0_[2] ),
        .O(\src_buf_load_0_0_3_s_reg_1819[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_0_3_s_reg_1819[2]_i_3 
       (.I0(src_buf_0_2_reg_731[2]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[2]),
        .O(\src_buf_load_0_0_3_s_reg_1819[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[2]_i_4 
       (.I0(src_buf_temp_copy_ex_reg_1784[2]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[2]),
        .O(\src_buf_load_0_0_3_s_reg_1819[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_0_3_s_reg_1819[3]_i_1 
       (.I0(\src_buf_load_0_0_3_s_reg_1819[3]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[3]_i_3_n_0 ),
        .I2(p_0_in2_in),
        .I3(\p_0_out_inferred__10/i__carry_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[3]_i_4_n_0 ),
        .I5(\p_0_out_inferred__9/i__carry_n_0 ),
        .O(src_buf_load_0_0_3_s_fu_1254_p3[3]));
  LUT6 #(
    .INIT(64'hBBFCFCFC88303030)) 
    \src_buf_load_0_0_3_s_reg_1819[3]_i_2 
       (.I0(src_buf_0_2_reg_731[3]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_n_0),
        .I2(src_buf_reg_757[3]),
        .I3(tmp_4_reg_1737_pp1_iter3_reg),
        .I4(ap_enable_reg_pp1_iter4),
        .I5(\src_buf_0_1_reg_744_reg_n_0_[3] ),
        .O(\src_buf_load_0_0_3_s_reg_1819[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[3]_i_3 
       (.I0(src_buf_0_3_reg_719[3]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_2_reg_731[3]),
        .O(\src_buf_load_0_0_3_s_reg_1819[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[3]_i_4 
       (.I0(src_buf_temp_copy_ex_reg_1784[3]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[3]),
        .O(\src_buf_load_0_0_3_s_reg_1819[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_0_3_s_reg_1819[4]_i_1 
       (.I0(\src_buf_load_0_0_3_s_reg_1819[4]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[4]_i_3_n_0 ),
        .I2(p_0_in2_in),
        .I3(\p_0_out_inferred__10/i__carry_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[4]_i_4_n_0 ),
        .I5(\p_0_out_inferred__9/i__carry_n_0 ),
        .O(src_buf_load_0_0_3_s_fu_1254_p3[4]));
  LUT6 #(
    .INIT(64'hBBFCFCFC88303030)) 
    \src_buf_load_0_0_3_s_reg_1819[4]_i_2 
       (.I0(src_buf_0_2_reg_731[4]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_n_0),
        .I2(src_buf_reg_757[4]),
        .I3(tmp_4_reg_1737_pp1_iter3_reg),
        .I4(ap_enable_reg_pp1_iter4),
        .I5(\src_buf_0_1_reg_744_reg_n_0_[4] ),
        .O(\src_buf_load_0_0_3_s_reg_1819[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_0_3_s_reg_1819[4]_i_3 
       (.I0(src_buf_0_2_reg_731[4]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[4]),
        .O(\src_buf_load_0_0_3_s_reg_1819[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[4]_i_4 
       (.I0(src_buf_temp_copy_ex_reg_1784[4]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[4]),
        .O(\src_buf_load_0_0_3_s_reg_1819[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_0_3_s_reg_1819[5]_i_1 
       (.I0(\src_buf_load_0_0_3_s_reg_1819[5]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[5]_i_3_n_0 ),
        .I2(p_0_in2_in),
        .I3(\p_0_out_inferred__10/i__carry_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[5]_i_4_n_0 ),
        .I5(\p_0_out_inferred__9/i__carry_n_0 ),
        .O(src_buf_load_0_0_3_s_fu_1254_p3[5]));
  LUT6 #(
    .INIT(64'hBBFCFCFC88303030)) 
    \src_buf_load_0_0_3_s_reg_1819[5]_i_2 
       (.I0(src_buf_0_2_reg_731[5]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_n_0),
        .I2(src_buf_reg_757[5]),
        .I3(tmp_4_reg_1737_pp1_iter3_reg),
        .I4(ap_enable_reg_pp1_iter4),
        .I5(\src_buf_0_1_reg_744_reg_n_0_[5] ),
        .O(\src_buf_load_0_0_3_s_reg_1819[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[5]_i_3 
       (.I0(src_buf_0_3_reg_719[5]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_2_reg_731[5]),
        .O(\src_buf_load_0_0_3_s_reg_1819[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[5]_i_4 
       (.I0(src_buf_temp_copy_ex_reg_1784[5]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[5]),
        .O(\src_buf_load_0_0_3_s_reg_1819[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_0_3_s_reg_1819[6]_i_1 
       (.I0(\src_buf_load_0_0_3_s_reg_1819[6]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[6]_i_3_n_0 ),
        .I2(p_0_in2_in),
        .I3(\p_0_out_inferred__10/i__carry_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[6]_i_4_n_0 ),
        .I5(\p_0_out_inferred__9/i__carry_n_0 ),
        .O(src_buf_load_0_0_3_s_fu_1254_p3[6]));
  LUT6 #(
    .INIT(64'hBBFCFCFC88303030)) 
    \src_buf_load_0_0_3_s_reg_1819[6]_i_2 
       (.I0(src_buf_0_2_reg_731[6]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_n_0),
        .I2(src_buf_reg_757[6]),
        .I3(tmp_4_reg_1737_pp1_iter3_reg),
        .I4(ap_enable_reg_pp1_iter4),
        .I5(\src_buf_0_1_reg_744_reg_n_0_[6] ),
        .O(\src_buf_load_0_0_3_s_reg_1819[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_0_3_s_reg_1819[6]_i_3 
       (.I0(src_buf_0_2_reg_731[6]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[6]),
        .O(\src_buf_load_0_0_3_s_reg_1819[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[6]_i_4 
       (.I0(src_buf_temp_copy_ex_reg_1784[6]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[6]),
        .O(\src_buf_load_0_0_3_s_reg_1819[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_load_0_0_3_s_reg_1819[7]_i_1 
       (.I0(tmp_4_reg_1737_pp1_iter2_reg),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_load_0_0_3_s_reg_1819[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_0_3_s_reg_1819[7]_i_2 
       (.I0(\src_buf_load_0_0_3_s_reg_1819[7]_i_3_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[7]_i_4_n_0 ),
        .I2(p_0_in2_in),
        .I3(\p_0_out_inferred__10/i__carry_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[7]_i_5_n_0 ),
        .I5(\p_0_out_inferred__9/i__carry_n_0 ),
        .O(src_buf_load_0_0_3_s_fu_1254_p3[7]));
  LUT6 #(
    .INIT(64'hBBFCFCFC88303030)) 
    \src_buf_load_0_0_3_s_reg_1819[7]_i_3 
       (.I0(src_buf_0_2_reg_731[7]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_n_0),
        .I2(src_buf_reg_757[7]),
        .I3(tmp_4_reg_1737_pp1_iter3_reg),
        .I4(ap_enable_reg_pp1_iter4),
        .I5(\src_buf_0_1_reg_744_reg_n_0_[7] ),
        .O(\src_buf_load_0_0_3_s_reg_1819[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[7]_i_4 
       (.I0(src_buf_0_3_reg_719[7]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_2_reg_731[7]),
        .O(\src_buf_load_0_0_3_s_reg_1819[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \src_buf_load_0_0_3_s_reg_1819[7]_i_5 
       (.I0(src_buf_temp_copy_ex_reg_1784[7]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_3_reg_719[7]),
        .O(\src_buf_load_0_0_3_s_reg_1819[7]_i_5_n_0 ));
  FDRE \src_buf_load_0_0_3_s_reg_1819_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_0_3_s_reg_1819[7]_i_1_n_0 ),
        .D(src_buf_load_0_0_3_s_fu_1254_p3[0]),
        .Q(src_buf_load_0_0_3_s_reg_1819[0]),
        .R(1'b0));
  FDRE \src_buf_load_0_0_3_s_reg_1819_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_0_3_s_reg_1819[7]_i_1_n_0 ),
        .D(src_buf_load_0_0_3_s_fu_1254_p3[1]),
        .Q(src_buf_load_0_0_3_s_reg_1819[1]),
        .R(1'b0));
  FDRE \src_buf_load_0_0_3_s_reg_1819_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_0_3_s_reg_1819[7]_i_1_n_0 ),
        .D(src_buf_load_0_0_3_s_fu_1254_p3[2]),
        .Q(src_buf_load_0_0_3_s_reg_1819[2]),
        .R(1'b0));
  FDRE \src_buf_load_0_0_3_s_reg_1819_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_0_3_s_reg_1819[7]_i_1_n_0 ),
        .D(src_buf_load_0_0_3_s_fu_1254_p3[3]),
        .Q(src_buf_load_0_0_3_s_reg_1819[3]),
        .R(1'b0));
  FDRE \src_buf_load_0_0_3_s_reg_1819_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_0_3_s_reg_1819[7]_i_1_n_0 ),
        .D(src_buf_load_0_0_3_s_fu_1254_p3[4]),
        .Q(src_buf_load_0_0_3_s_reg_1819[4]),
        .R(1'b0));
  FDRE \src_buf_load_0_0_3_s_reg_1819_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_0_3_s_reg_1819[7]_i_1_n_0 ),
        .D(src_buf_load_0_0_3_s_fu_1254_p3[5]),
        .Q(src_buf_load_0_0_3_s_reg_1819[5]),
        .R(1'b0));
  FDRE \src_buf_load_0_0_3_s_reg_1819_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_0_3_s_reg_1819[7]_i_1_n_0 ),
        .D(src_buf_load_0_0_3_s_fu_1254_p3[6]),
        .Q(src_buf_load_0_0_3_s_reg_1819[6]),
        .R(1'b0));
  FDRE \src_buf_load_0_0_3_s_reg_1819_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_0_3_s_reg_1819[7]_i_1_n_0 ),
        .D(src_buf_load_0_0_3_s_fu_1254_p3[7]),
        .Q(src_buf_load_0_0_3_s_reg_1819[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFC000CAAFCAA0C)) 
    \src_buf_load_0_1_1_s_reg_1825[0]_i_1 
       (.I0(\src_buf_load_0_1_1_s_reg_1825[0]_i_2_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[0]_i_3_n_0 ),
        .I2(\p_0_out_inferred__11/i__carry_n_0 ),
        .I3(tmp_49_0_1_fu_1272_p2_carry_n_0),
        .I4(src_buf_1_1_reg_693[0]),
        .I5(\p_0_out_inferred__12/i__carry_n_0 ),
        .O(src_buf_load_0_1_1_s_fu_1292_p3[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_1_1_s_reg_1825[0]_i_2 
       (.I0(\src_buf_1_reg_706_reg_n_0_[0] ),
        .I1(tmp_4_reg_1737_pp1_iter4_reg),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(src_buf_1_1_reg_693_pp1_iter4_reg[0]),
        .O(\src_buf_load_0_1_1_s_reg_1825[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_1_1_s_reg_1825[0]_i_3 
       (.I0(src_buf_temp_copy_ex_reg_1784[0]),
        .I1(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I2(src_buf_load_0_0_3_s_reg_1819[0]),
        .O(\src_buf_load_0_1_1_s_reg_1825[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCAAFC000CAA0C)) 
    \src_buf_load_0_1_1_s_reg_1825[1]_i_1 
       (.I0(\src_buf_load_0_1_1_s_reg_1825[1]_i_2_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[1]_i_3_n_0 ),
        .I2(\p_0_out_inferred__11/i__carry_n_0 ),
        .I3(tmp_49_0_1_fu_1272_p2_carry_n_0),
        .I4(\p_0_out_inferred__12/i__carry_n_0 ),
        .I5(src_buf_1_1_reg_693[1]),
        .O(src_buf_load_0_1_1_s_fu_1292_p3[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_1_1_s_reg_1825[1]_i_2 
       (.I0(\src_buf_1_reg_706_reg_n_0_[1] ),
        .I1(tmp_4_reg_1737_pp1_iter4_reg),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(src_buf_1_1_reg_693_pp1_iter4_reg[1]),
        .O(\src_buf_load_0_1_1_s_reg_1825[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_1_1_s_reg_1825[1]_i_3 
       (.I0(src_buf_temp_copy_ex_reg_1784[1]),
        .I1(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I2(src_buf_load_0_0_3_s_reg_1819[1]),
        .O(\src_buf_load_0_1_1_s_reg_1825[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC000CAAFCAA0C)) 
    \src_buf_load_0_1_1_s_reg_1825[2]_i_1 
       (.I0(\src_buf_load_0_1_1_s_reg_1825[2]_i_2_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[2]_i_3_n_0 ),
        .I2(\p_0_out_inferred__11/i__carry_n_0 ),
        .I3(tmp_49_0_1_fu_1272_p2_carry_n_0),
        .I4(src_buf_1_1_reg_693[2]),
        .I5(\p_0_out_inferred__12/i__carry_n_0 ),
        .O(src_buf_load_0_1_1_s_fu_1292_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_1_1_s_reg_1825[2]_i_2 
       (.I0(\src_buf_1_reg_706_reg_n_0_[2] ),
        .I1(tmp_4_reg_1737_pp1_iter4_reg),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(src_buf_1_1_reg_693_pp1_iter4_reg[2]),
        .O(\src_buf_load_0_1_1_s_reg_1825[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_1_1_s_reg_1825[2]_i_3 
       (.I0(src_buf_temp_copy_ex_reg_1784[2]),
        .I1(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I2(src_buf_load_0_0_3_s_reg_1819[2]),
        .O(\src_buf_load_0_1_1_s_reg_1825[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCAAFC000CAA0C)) 
    \src_buf_load_0_1_1_s_reg_1825[3]_i_1 
       (.I0(\src_buf_load_0_1_1_s_reg_1825[3]_i_2_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[3]_i_3_n_0 ),
        .I2(\p_0_out_inferred__11/i__carry_n_0 ),
        .I3(tmp_49_0_1_fu_1272_p2_carry_n_0),
        .I4(\p_0_out_inferred__12/i__carry_n_0 ),
        .I5(src_buf_1_1_reg_693[3]),
        .O(src_buf_load_0_1_1_s_fu_1292_p3[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_1_1_s_reg_1825[3]_i_2 
       (.I0(\src_buf_1_reg_706_reg_n_0_[3] ),
        .I1(tmp_4_reg_1737_pp1_iter4_reg),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(src_buf_1_1_reg_693_pp1_iter4_reg[3]),
        .O(\src_buf_load_0_1_1_s_reg_1825[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_1_1_s_reg_1825[3]_i_3 
       (.I0(src_buf_temp_copy_ex_reg_1784[3]),
        .I1(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I2(src_buf_load_0_0_3_s_reg_1819[3]),
        .O(\src_buf_load_0_1_1_s_reg_1825[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC000CAAFCAA0C)) 
    \src_buf_load_0_1_1_s_reg_1825[4]_i_1 
       (.I0(\src_buf_load_0_1_1_s_reg_1825[4]_i_2_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[4]_i_3_n_0 ),
        .I2(\p_0_out_inferred__11/i__carry_n_0 ),
        .I3(tmp_49_0_1_fu_1272_p2_carry_n_0),
        .I4(src_buf_1_1_reg_693[4]),
        .I5(\p_0_out_inferred__12/i__carry_n_0 ),
        .O(src_buf_load_0_1_1_s_fu_1292_p3[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_1_1_s_reg_1825[4]_i_2 
       (.I0(\src_buf_1_reg_706_reg_n_0_[4] ),
        .I1(tmp_4_reg_1737_pp1_iter4_reg),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(src_buf_1_1_reg_693_pp1_iter4_reg[4]),
        .O(\src_buf_load_0_1_1_s_reg_1825[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_1_1_s_reg_1825[4]_i_3 
       (.I0(src_buf_temp_copy_ex_reg_1784[4]),
        .I1(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I2(src_buf_load_0_0_3_s_reg_1819[4]),
        .O(\src_buf_load_0_1_1_s_reg_1825[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCAAFC000CAA0C)) 
    \src_buf_load_0_1_1_s_reg_1825[5]_i_1 
       (.I0(\src_buf_load_0_1_1_s_reg_1825[5]_i_2_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[5]_i_3_n_0 ),
        .I2(\p_0_out_inferred__11/i__carry_n_0 ),
        .I3(tmp_49_0_1_fu_1272_p2_carry_n_0),
        .I4(\p_0_out_inferred__12/i__carry_n_0 ),
        .I5(src_buf_1_1_reg_693[5]),
        .O(src_buf_load_0_1_1_s_fu_1292_p3[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_1_1_s_reg_1825[5]_i_2 
       (.I0(\src_buf_1_reg_706_reg_n_0_[5] ),
        .I1(tmp_4_reg_1737_pp1_iter4_reg),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(src_buf_1_1_reg_693_pp1_iter4_reg[5]),
        .O(\src_buf_load_0_1_1_s_reg_1825[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_1_1_s_reg_1825[5]_i_3 
       (.I0(src_buf_temp_copy_ex_reg_1784[5]),
        .I1(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I2(src_buf_load_0_0_3_s_reg_1819[5]),
        .O(\src_buf_load_0_1_1_s_reg_1825[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC000CAAFCAA0C)) 
    \src_buf_load_0_1_1_s_reg_1825[6]_i_1 
       (.I0(\src_buf_load_0_1_1_s_reg_1825[6]_i_2_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[6]_i_3_n_0 ),
        .I2(\p_0_out_inferred__11/i__carry_n_0 ),
        .I3(tmp_49_0_1_fu_1272_p2_carry_n_0),
        .I4(src_buf_1_1_reg_693[6]),
        .I5(\p_0_out_inferred__12/i__carry_n_0 ),
        .O(src_buf_load_0_1_1_s_fu_1292_p3[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_1_1_s_reg_1825[6]_i_2 
       (.I0(\src_buf_1_reg_706_reg_n_0_[6] ),
        .I1(tmp_4_reg_1737_pp1_iter4_reg),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(src_buf_1_1_reg_693_pp1_iter4_reg[6]),
        .O(\src_buf_load_0_1_1_s_reg_1825[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_1_1_s_reg_1825[6]_i_3 
       (.I0(src_buf_temp_copy_ex_reg_1784[6]),
        .I1(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I2(src_buf_load_0_0_3_s_reg_1819[6]),
        .O(\src_buf_load_0_1_1_s_reg_1825[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_load_0_1_1_s_reg_1825[7]_i_1 
       (.I0(tmp_4_reg_1737_pp1_iter3_reg),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_load_0_1_1_s_reg_1825[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCAAFC000CAA0C)) 
    \src_buf_load_0_1_1_s_reg_1825[7]_i_2 
       (.I0(\src_buf_load_0_1_1_s_reg_1825[7]_i_3_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[7]_i_4_n_0 ),
        .I2(\p_0_out_inferred__11/i__carry_n_0 ),
        .I3(tmp_49_0_1_fu_1272_p2_carry_n_0),
        .I4(\p_0_out_inferred__12/i__carry_n_0 ),
        .I5(src_buf_1_1_reg_693[7]),
        .O(src_buf_load_0_1_1_s_fu_1292_p3[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_1_1_s_reg_1825[7]_i_3 
       (.I0(\src_buf_1_reg_706_reg_n_0_[7] ),
        .I1(tmp_4_reg_1737_pp1_iter4_reg),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(src_buf_1_1_reg_693_pp1_iter4_reg[7]),
        .O(\src_buf_load_0_1_1_s_reg_1825[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_1_1_s_reg_1825[7]_i_4 
       (.I0(src_buf_temp_copy_ex_reg_1784[7]),
        .I1(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I2(src_buf_load_0_0_3_s_reg_1819[7]),
        .O(\src_buf_load_0_1_1_s_reg_1825[7]_i_4_n_0 ));
  FDRE \src_buf_load_0_1_1_s_reg_1825_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_1_s_reg_1825[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_1_s_fu_1292_p3[0]),
        .Q(src_buf_load_0_1_1_s_reg_1825[0]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_1_s_reg_1825_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_1_s_reg_1825[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_1_s_fu_1292_p3[1]),
        .Q(src_buf_load_0_1_1_s_reg_1825[1]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_1_s_reg_1825_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_1_s_reg_1825[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_1_s_fu_1292_p3[2]),
        .Q(src_buf_load_0_1_1_s_reg_1825[2]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_1_s_reg_1825_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_1_s_reg_1825[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_1_s_fu_1292_p3[3]),
        .Q(src_buf_load_0_1_1_s_reg_1825[3]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_1_s_reg_1825_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_1_s_reg_1825[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_1_s_fu_1292_p3[4]),
        .Q(src_buf_load_0_1_1_s_reg_1825[4]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_1_s_reg_1825_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_1_s_reg_1825[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_1_s_fu_1292_p3[5]),
        .Q(src_buf_load_0_1_1_s_reg_1825[5]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_1_s_reg_1825_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_1_s_reg_1825[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_1_s_fu_1292_p3[6]),
        .Q(src_buf_load_0_1_1_s_reg_1825[6]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_1_s_reg_1825_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_1_s_reg_1825[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_1_s_fu_1292_p3[7]),
        .Q(src_buf_load_0_1_1_s_reg_1825[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \src_buf_load_0_1_4_s_reg_1831[0]_i_1 
       (.I0(\p_0_out_inferred__14/i__carry_n_0 ),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[0]),
        .I2(tmp_49_0_1_3_fu_1312_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[0]),
        .I4(\p_0_out_inferred__13/i__carry_n_0 ),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[0]),
        .O(src_buf_load_0_1_4_s_fu_1331_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_load_0_1_4_s_reg_1831[0]_i_2 
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[0]),
        .I1(src_buf_load_0_1_1_s_reg_1825[0]),
        .I2(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .O(src_buf_load_0_1_2_s_fu_1305_p3__23[0]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \src_buf_load_0_1_4_s_reg_1831[1]_i_1 
       (.I0(\p_0_out_inferred__14/i__carry_n_0 ),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[1]),
        .I2(tmp_49_0_1_3_fu_1312_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[1]),
        .I4(\p_0_out_inferred__13/i__carry_n_0 ),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[1]),
        .O(src_buf_load_0_1_4_s_fu_1331_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_load_0_1_4_s_reg_1831[1]_i_2 
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[1]),
        .I1(src_buf_load_0_1_1_s_reg_1825[1]),
        .I2(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .O(src_buf_load_0_1_2_s_fu_1305_p3__23[1]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \src_buf_load_0_1_4_s_reg_1831[2]_i_1 
       (.I0(\p_0_out_inferred__14/i__carry_n_0 ),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[2]),
        .I2(tmp_49_0_1_3_fu_1312_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[2]),
        .I4(\p_0_out_inferred__13/i__carry_n_0 ),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[2]),
        .O(src_buf_load_0_1_4_s_fu_1331_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_load_0_1_4_s_reg_1831[2]_i_2 
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[2]),
        .I1(src_buf_load_0_1_1_s_reg_1825[2]),
        .I2(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .O(src_buf_load_0_1_2_s_fu_1305_p3__23[2]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \src_buf_load_0_1_4_s_reg_1831[3]_i_1 
       (.I0(\p_0_out_inferred__14/i__carry_n_0 ),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[3]),
        .I2(tmp_49_0_1_3_fu_1312_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[3]),
        .I4(\p_0_out_inferred__13/i__carry_n_0 ),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[3]),
        .O(src_buf_load_0_1_4_s_fu_1331_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_load_0_1_4_s_reg_1831[3]_i_2 
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[3]),
        .I1(src_buf_load_0_1_1_s_reg_1825[3]),
        .I2(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .O(src_buf_load_0_1_2_s_fu_1305_p3__23[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \src_buf_load_0_1_4_s_reg_1831[4]_i_1 
       (.I0(\p_0_out_inferred__14/i__carry_n_0 ),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[4]),
        .I2(tmp_49_0_1_3_fu_1312_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[4]),
        .I4(\p_0_out_inferred__13/i__carry_n_0 ),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[4]),
        .O(src_buf_load_0_1_4_s_fu_1331_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_load_0_1_4_s_reg_1831[4]_i_2 
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[4]),
        .I1(src_buf_load_0_1_1_s_reg_1825[4]),
        .I2(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .O(src_buf_load_0_1_2_s_fu_1305_p3__23[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \src_buf_load_0_1_4_s_reg_1831[5]_i_1 
       (.I0(\p_0_out_inferred__14/i__carry_n_0 ),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[5]),
        .I2(tmp_49_0_1_3_fu_1312_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[5]),
        .I4(\p_0_out_inferred__13/i__carry_n_0 ),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[5]),
        .O(src_buf_load_0_1_4_s_fu_1331_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_load_0_1_4_s_reg_1831[5]_i_2 
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[5]),
        .I1(src_buf_load_0_1_1_s_reg_1825[5]),
        .I2(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .O(src_buf_load_0_1_2_s_fu_1305_p3__23[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \src_buf_load_0_1_4_s_reg_1831[6]_i_1 
       (.I0(\p_0_out_inferred__14/i__carry_n_0 ),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[6]),
        .I2(tmp_49_0_1_3_fu_1312_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[6]),
        .I4(\p_0_out_inferred__13/i__carry_n_0 ),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[6]),
        .O(src_buf_load_0_1_4_s_fu_1331_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_load_0_1_4_s_reg_1831[6]_i_2 
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[6]),
        .I1(src_buf_load_0_1_1_s_reg_1825[6]),
        .I2(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .O(src_buf_load_0_1_2_s_fu_1305_p3__23[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_load_0_1_4_s_reg_1831[7]_i_1 
       (.I0(tmp_4_reg_1737_pp1_iter4_reg),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_load_0_1_4_s_reg_1831[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \src_buf_load_0_1_4_s_reg_1831[7]_i_2 
       (.I0(\p_0_out_inferred__14/i__carry_n_0 ),
        .I1(src_buf_1_3_reg_668_pp1_iter4_reg[7]),
        .I2(tmp_49_0_1_3_fu_1312_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[7]),
        .I4(\p_0_out_inferred__13/i__carry_n_0 ),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[7]),
        .O(src_buf_load_0_1_4_s_fu_1331_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_load_0_1_4_s_reg_1831[7]_i_3 
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[7]),
        .I1(src_buf_load_0_1_1_s_reg_1825[7]),
        .I2(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .O(src_buf_load_0_1_2_s_fu_1305_p3__23[7]));
  FDRE \src_buf_load_0_1_4_s_reg_1831_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_4_s_reg_1831[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_4_s_fu_1331_p3[0]),
        .Q(src_buf_load_0_1_4_s_reg_1831[0]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_4_s_reg_1831_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_4_s_reg_1831[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_4_s_fu_1331_p3[1]),
        .Q(src_buf_load_0_1_4_s_reg_1831[1]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_4_s_reg_1831_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_4_s_reg_1831[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_4_s_fu_1331_p3[2]),
        .Q(src_buf_load_0_1_4_s_reg_1831[2]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_4_s_reg_1831_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_4_s_reg_1831[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_4_s_fu_1331_p3[3]),
        .Q(src_buf_load_0_1_4_s_reg_1831[3]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_4_s_reg_1831_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_4_s_reg_1831[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_4_s_fu_1331_p3[4]),
        .Q(src_buf_load_0_1_4_s_reg_1831[4]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_4_s_reg_1831_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_4_s_reg_1831[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_4_s_fu_1331_p3[5]),
        .Q(src_buf_load_0_1_4_s_reg_1831[5]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_4_s_reg_1831_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_4_s_reg_1831[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_4_s_fu_1331_p3[6]),
        .Q(src_buf_load_0_1_4_s_reg_1831[6]),
        .R(1'b0));
  FDRE \src_buf_load_0_1_4_s_reg_1831_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_1_4_s_reg_1831[7]_i_1_n_0 ),
        .D(src_buf_load_0_1_4_s_fu_1331_p3[7]),
        .Q(src_buf_load_0_1_4_s_reg_1831[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_2_2_s_reg_1837[0]_i_1 
       (.I0(\src_buf_load_0_2_2_s_reg_1837[0]_i_2_n_0 ),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[0]),
        .I2(tmp_49_0_2_1_fu_1350_p2_carry_n_0),
        .I3(\p_0_out_inferred__16/i__carry_n_0 ),
        .I4(src_buf_2_2_reg_629_pp1_iter5_reg[0]),
        .I5(\p_0_out_inferred__15/i__carry_n_0 ),
        .O(src_buf_load_0_2_2_s_fu_1370_p3[0]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \src_buf_load_0_2_2_s_reg_1837[0]_i_2 
       (.I0(\src_buf_2_reg_655_reg_n_0_[0] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[0]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[0]),
        .O(\src_buf_load_0_2_2_s_reg_1837[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFACA00C00ACA)) 
    \src_buf_load_0_2_2_s_reg_1837[1]_i_1 
       (.I0(\src_buf_load_0_2_2_s_reg_1837[1]_i_2_n_0 ),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[1]),
        .I2(tmp_49_0_2_1_fu_1350_p2_carry_n_0),
        .I3(\p_0_out_inferred__16/i__carry_n_0 ),
        .I4(\p_0_out_inferred__15/i__carry_n_0 ),
        .I5(src_buf_2_2_reg_629_pp1_iter5_reg[1]),
        .O(src_buf_load_0_2_2_s_fu_1370_p3[1]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \src_buf_load_0_2_2_s_reg_1837[1]_i_2 
       (.I0(\src_buf_2_reg_655_reg_n_0_[1] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[1]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[1]),
        .O(\src_buf_load_0_2_2_s_reg_1837[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFACA00C00ACA)) 
    \src_buf_load_0_2_2_s_reg_1837[2]_i_1 
       (.I0(\src_buf_load_0_2_2_s_reg_1837[2]_i_2_n_0 ),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[2]),
        .I2(tmp_49_0_2_1_fu_1350_p2_carry_n_0),
        .I3(\p_0_out_inferred__16/i__carry_n_0 ),
        .I4(\p_0_out_inferred__15/i__carry_n_0 ),
        .I5(src_buf_2_2_reg_629_pp1_iter5_reg[2]),
        .O(src_buf_load_0_2_2_s_fu_1370_p3[2]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \src_buf_load_0_2_2_s_reg_1837[2]_i_2 
       (.I0(\src_buf_2_reg_655_reg_n_0_[2] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[2]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[2]),
        .O(\src_buf_load_0_2_2_s_reg_1837[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_2_2_s_reg_1837[3]_i_1 
       (.I0(\src_buf_load_0_2_2_s_reg_1837[3]_i_2_n_0 ),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[3]),
        .I2(tmp_49_0_2_1_fu_1350_p2_carry_n_0),
        .I3(\p_0_out_inferred__16/i__carry_n_0 ),
        .I4(src_buf_2_2_reg_629_pp1_iter5_reg[3]),
        .I5(\p_0_out_inferred__15/i__carry_n_0 ),
        .O(src_buf_load_0_2_2_s_fu_1370_p3[3]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \src_buf_load_0_2_2_s_reg_1837[3]_i_2 
       (.I0(\src_buf_2_reg_655_reg_n_0_[3] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[3]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[3]),
        .O(\src_buf_load_0_2_2_s_reg_1837[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFACA00C00ACA)) 
    \src_buf_load_0_2_2_s_reg_1837[4]_i_1 
       (.I0(\src_buf_load_0_2_2_s_reg_1837[4]_i_2_n_0 ),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[4]),
        .I2(tmp_49_0_2_1_fu_1350_p2_carry_n_0),
        .I3(\p_0_out_inferred__16/i__carry_n_0 ),
        .I4(\p_0_out_inferred__15/i__carry_n_0 ),
        .I5(src_buf_2_2_reg_629_pp1_iter5_reg[4]),
        .O(src_buf_load_0_2_2_s_fu_1370_p3[4]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \src_buf_load_0_2_2_s_reg_1837[4]_i_2 
       (.I0(\src_buf_2_reg_655_reg_n_0_[4] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[4]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[4]),
        .O(\src_buf_load_0_2_2_s_reg_1837[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_2_2_s_reg_1837[5]_i_1 
       (.I0(\src_buf_load_0_2_2_s_reg_1837[5]_i_2_n_0 ),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[5]),
        .I2(tmp_49_0_2_1_fu_1350_p2_carry_n_0),
        .I3(\p_0_out_inferred__16/i__carry_n_0 ),
        .I4(src_buf_2_2_reg_629_pp1_iter5_reg[5]),
        .I5(\p_0_out_inferred__15/i__carry_n_0 ),
        .O(src_buf_load_0_2_2_s_fu_1370_p3[5]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \src_buf_load_0_2_2_s_reg_1837[5]_i_2 
       (.I0(\src_buf_2_reg_655_reg_n_0_[5] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[5]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[5]),
        .O(\src_buf_load_0_2_2_s_reg_1837[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCF00C0FACA0ACA)) 
    \src_buf_load_0_2_2_s_reg_1837[6]_i_1 
       (.I0(\src_buf_load_0_2_2_s_reg_1837[6]_i_2_n_0 ),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[6]),
        .I2(tmp_49_0_2_1_fu_1350_p2_carry_n_0),
        .I3(\p_0_out_inferred__16/i__carry_n_0 ),
        .I4(src_buf_2_2_reg_629_pp1_iter5_reg[6]),
        .I5(\p_0_out_inferred__15/i__carry_n_0 ),
        .O(src_buf_load_0_2_2_s_fu_1370_p3[6]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \src_buf_load_0_2_2_s_reg_1837[6]_i_2 
       (.I0(\src_buf_2_reg_655_reg_n_0_[6] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[6]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[6]),
        .O(\src_buf_load_0_2_2_s_reg_1837[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_load_0_2_2_s_reg_1837[7]_i_1 
       (.I0(tmp_4_reg_1737_pp1_iter5_reg),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_load_0_2_2_s_reg_1837[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFACA00C00ACA)) 
    \src_buf_load_0_2_2_s_reg_1837[7]_i_2 
       (.I0(\src_buf_load_0_2_2_s_reg_1837[7]_i_3_n_0 ),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[7]),
        .I2(tmp_49_0_2_1_fu_1350_p2_carry_n_0),
        .I3(\p_0_out_inferred__16/i__carry_n_0 ),
        .I4(\p_0_out_inferred__15/i__carry_n_0 ),
        .I5(src_buf_2_2_reg_629_pp1_iter5_reg[7]),
        .O(src_buf_load_0_2_2_s_fu_1370_p3[7]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \src_buf_load_0_2_2_s_reg_1837[7]_i_3 
       (.I0(\src_buf_2_reg_655_reg_n_0_[7] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[7]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_n_0),
        .I5(src_buf_load_0_1_4_s_reg_1831[7]),
        .O(\src_buf_load_0_2_2_s_reg_1837[7]_i_3_n_0 ));
  FDRE \src_buf_load_0_2_2_s_reg_1837_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_2_2_s_reg_1837[7]_i_1_n_0 ),
        .D(src_buf_load_0_2_2_s_fu_1370_p3[0]),
        .Q(src_buf_load_0_2_2_s_reg_1837[0]),
        .R(1'b0));
  FDRE \src_buf_load_0_2_2_s_reg_1837_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_2_2_s_reg_1837[7]_i_1_n_0 ),
        .D(src_buf_load_0_2_2_s_fu_1370_p3[1]),
        .Q(src_buf_load_0_2_2_s_reg_1837[1]),
        .R(1'b0));
  FDRE \src_buf_load_0_2_2_s_reg_1837_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_2_2_s_reg_1837[7]_i_1_n_0 ),
        .D(src_buf_load_0_2_2_s_fu_1370_p3[2]),
        .Q(src_buf_load_0_2_2_s_reg_1837[2]),
        .R(1'b0));
  FDRE \src_buf_load_0_2_2_s_reg_1837_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_2_2_s_reg_1837[7]_i_1_n_0 ),
        .D(src_buf_load_0_2_2_s_fu_1370_p3[3]),
        .Q(src_buf_load_0_2_2_s_reg_1837[3]),
        .R(1'b0));
  FDRE \src_buf_load_0_2_2_s_reg_1837_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_2_2_s_reg_1837[7]_i_1_n_0 ),
        .D(src_buf_load_0_2_2_s_fu_1370_p3[4]),
        .Q(src_buf_load_0_2_2_s_reg_1837[4]),
        .R(1'b0));
  FDRE \src_buf_load_0_2_2_s_reg_1837_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_2_2_s_reg_1837[7]_i_1_n_0 ),
        .D(src_buf_load_0_2_2_s_fu_1370_p3[5]),
        .Q(src_buf_load_0_2_2_s_reg_1837[5]),
        .R(1'b0));
  FDRE \src_buf_load_0_2_2_s_reg_1837_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_2_2_s_reg_1837[7]_i_1_n_0 ),
        .D(src_buf_load_0_2_2_s_fu_1370_p3[6]),
        .Q(src_buf_load_0_2_2_s_reg_1837[6]),
        .R(1'b0));
  FDRE \src_buf_load_0_2_2_s_reg_1837_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_2_2_s_reg_1837[7]_i_1_n_0 ),
        .D(src_buf_load_0_2_2_s_fu_1370_p3[7]),
        .Q(src_buf_load_0_2_2_s_reg_1837[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACAAACAAFCFA0C0)) 
    \src_buf_load_0_3_0_s_reg_1843[0]_i_1 
       (.I0(\src_buf_load_0_3_0_s_reg_1843[0]_i_2_n_0 ),
        .I1(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[0]),
        .I2(tmp_49_0_2_4_fu_1390_p2_carry_n_0),
        .I3(\p_0_out_inferred__18/i__carry_n_0 ),
        .I4(\src_buf_load_0_3_0_s_reg_1843[0]_i_3_n_0 ),
        .I5(\p_0_out_inferred__17/i__carry_n_0 ),
        .O(src_buf_load_0_3_0_s_fu_1408_p3[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_3_0_s_reg_1843[0]_i_2 
       (.I0(\src_buf_3_reg_604_reg_n_0_[0] ),
        .I1(tmp_4_reg_1737_pp1_iter7_reg),
        .I2(ap_enable_reg_pp1_iter8),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[0]),
        .O(\src_buf_load_0_3_0_s_reg_1843[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_0_s_reg_1843[0]_i_3 
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[0]),
        .I1(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I2(src_buf_load_0_2_2_s_reg_1837[0]),
        .O(\src_buf_load_0_3_0_s_reg_1843[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACFFAC00AC)) 
    \src_buf_load_0_3_0_s_reg_1843[1]_i_1 
       (.I0(\src_buf_load_0_3_0_s_reg_1843[1]_i_2_n_0 ),
        .I1(\src_buf_load_0_3_0_s_reg_1843[1]_i_3_n_0 ),
        .I2(\p_0_out_inferred__17/i__carry_n_0 ),
        .I3(tmp_49_0_2_4_fu_1390_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[1]),
        .I5(\p_0_out_inferred__18/i__carry_n_0 ),
        .O(src_buf_load_0_3_0_s_fu_1408_p3[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_3_0_s_reg_1843[1]_i_2 
       (.I0(\src_buf_3_reg_604_reg_n_0_[1] ),
        .I1(tmp_4_reg_1737_pp1_iter7_reg),
        .I2(ap_enable_reg_pp1_iter8),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[1]),
        .O(\src_buf_load_0_3_0_s_reg_1843[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_0_s_reg_1843[1]_i_3 
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[1]),
        .I1(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I2(src_buf_load_0_2_2_s_reg_1837[1]),
        .O(\src_buf_load_0_3_0_s_reg_1843[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAACAAACAAFCFA0C0)) 
    \src_buf_load_0_3_0_s_reg_1843[2]_i_1 
       (.I0(\src_buf_load_0_3_0_s_reg_1843[2]_i_2_n_0 ),
        .I1(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[2]),
        .I2(tmp_49_0_2_4_fu_1390_p2_carry_n_0),
        .I3(\p_0_out_inferred__18/i__carry_n_0 ),
        .I4(\src_buf_load_0_3_0_s_reg_1843[2]_i_3_n_0 ),
        .I5(\p_0_out_inferred__17/i__carry_n_0 ),
        .O(src_buf_load_0_3_0_s_fu_1408_p3[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_3_0_s_reg_1843[2]_i_2 
       (.I0(\src_buf_3_reg_604_reg_n_0_[2] ),
        .I1(tmp_4_reg_1737_pp1_iter7_reg),
        .I2(ap_enable_reg_pp1_iter8),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[2]),
        .O(\src_buf_load_0_3_0_s_reg_1843[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_0_s_reg_1843[2]_i_3 
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[2]),
        .I1(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I2(src_buf_load_0_2_2_s_reg_1837[2]),
        .O(\src_buf_load_0_3_0_s_reg_1843[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACFFAC00AC)) 
    \src_buf_load_0_3_0_s_reg_1843[3]_i_1 
       (.I0(\src_buf_load_0_3_0_s_reg_1843[3]_i_2_n_0 ),
        .I1(\src_buf_load_0_3_0_s_reg_1843[3]_i_3_n_0 ),
        .I2(\p_0_out_inferred__17/i__carry_n_0 ),
        .I3(tmp_49_0_2_4_fu_1390_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[3]),
        .I5(\p_0_out_inferred__18/i__carry_n_0 ),
        .O(src_buf_load_0_3_0_s_fu_1408_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_3_0_s_reg_1843[3]_i_2 
       (.I0(\src_buf_3_reg_604_reg_n_0_[3] ),
        .I1(tmp_4_reg_1737_pp1_iter7_reg),
        .I2(ap_enable_reg_pp1_iter8),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[3]),
        .O(\src_buf_load_0_3_0_s_reg_1843[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_0_s_reg_1843[3]_i_3 
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[3]),
        .I1(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I2(src_buf_load_0_2_2_s_reg_1837[3]),
        .O(\src_buf_load_0_3_0_s_reg_1843[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACFFAC00AC)) 
    \src_buf_load_0_3_0_s_reg_1843[4]_i_1 
       (.I0(\src_buf_load_0_3_0_s_reg_1843[4]_i_2_n_0 ),
        .I1(\src_buf_load_0_3_0_s_reg_1843[4]_i_3_n_0 ),
        .I2(\p_0_out_inferred__17/i__carry_n_0 ),
        .I3(tmp_49_0_2_4_fu_1390_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[4]),
        .I5(\p_0_out_inferred__18/i__carry_n_0 ),
        .O(src_buf_load_0_3_0_s_fu_1408_p3[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_3_0_s_reg_1843[4]_i_2 
       (.I0(\src_buf_3_reg_604_reg_n_0_[4] ),
        .I1(tmp_4_reg_1737_pp1_iter7_reg),
        .I2(ap_enable_reg_pp1_iter8),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[4]),
        .O(\src_buf_load_0_3_0_s_reg_1843[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_0_s_reg_1843[4]_i_3 
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[4]),
        .I1(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I2(src_buf_load_0_2_2_s_reg_1837[4]),
        .O(\src_buf_load_0_3_0_s_reg_1843[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAACAAACAAFCFA0C0)) 
    \src_buf_load_0_3_0_s_reg_1843[5]_i_1 
       (.I0(\src_buf_load_0_3_0_s_reg_1843[5]_i_2_n_0 ),
        .I1(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[5]),
        .I2(tmp_49_0_2_4_fu_1390_p2_carry_n_0),
        .I3(\p_0_out_inferred__18/i__carry_n_0 ),
        .I4(\src_buf_load_0_3_0_s_reg_1843[5]_i_3_n_0 ),
        .I5(\p_0_out_inferred__17/i__carry_n_0 ),
        .O(src_buf_load_0_3_0_s_fu_1408_p3[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_3_0_s_reg_1843[5]_i_2 
       (.I0(\src_buf_3_reg_604_reg_n_0_[5] ),
        .I1(tmp_4_reg_1737_pp1_iter7_reg),
        .I2(ap_enable_reg_pp1_iter8),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[5]),
        .O(\src_buf_load_0_3_0_s_reg_1843[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_0_s_reg_1843[5]_i_3 
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[5]),
        .I1(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I2(src_buf_load_0_2_2_s_reg_1837[5]),
        .O(\src_buf_load_0_3_0_s_reg_1843[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAACAAACAAFCFA0C0)) 
    \src_buf_load_0_3_0_s_reg_1843[6]_i_1 
       (.I0(\src_buf_load_0_3_0_s_reg_1843[6]_i_2_n_0 ),
        .I1(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[6]),
        .I2(tmp_49_0_2_4_fu_1390_p2_carry_n_0),
        .I3(\p_0_out_inferred__18/i__carry_n_0 ),
        .I4(\src_buf_load_0_3_0_s_reg_1843[6]_i_3_n_0 ),
        .I5(\p_0_out_inferred__17/i__carry_n_0 ),
        .O(src_buf_load_0_3_0_s_fu_1408_p3[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_3_0_s_reg_1843[6]_i_2 
       (.I0(\src_buf_3_reg_604_reg_n_0_[6] ),
        .I1(tmp_4_reg_1737_pp1_iter7_reg),
        .I2(ap_enable_reg_pp1_iter8),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[6]),
        .O(\src_buf_load_0_3_0_s_reg_1843[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_0_s_reg_1843[6]_i_3 
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[6]),
        .I1(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I2(src_buf_load_0_2_2_s_reg_1837[6]),
        .O(\src_buf_load_0_3_0_s_reg_1843[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_load_0_3_0_s_reg_1843[7]_i_1 
       (.I0(tmp_4_reg_1737_pp1_iter6_reg),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_load_0_3_0_s_reg_1843[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACFFAC00AC)) 
    \src_buf_load_0_3_0_s_reg_1843[7]_i_2 
       (.I0(\src_buf_load_0_3_0_s_reg_1843[7]_i_3_n_0 ),
        .I1(\src_buf_load_0_3_0_s_reg_1843[7]_i_4_n_0 ),
        .I2(\p_0_out_inferred__17/i__carry_n_0 ),
        .I3(tmp_49_0_2_4_fu_1390_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[7]),
        .I5(\p_0_out_inferred__18/i__carry_n_0 ),
        .O(src_buf_load_0_3_0_s_fu_1408_p3[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_3_0_s_reg_1843[7]_i_3 
       (.I0(\src_buf_3_reg_604_reg_n_0_[7] ),
        .I1(tmp_4_reg_1737_pp1_iter7_reg),
        .I2(ap_enable_reg_pp1_iter8),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[7]),
        .O(\src_buf_load_0_3_0_s_reg_1843[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_0_s_reg_1843[7]_i_4 
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[7]),
        .I1(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I2(src_buf_load_0_2_2_s_reg_1837[7]),
        .O(\src_buf_load_0_3_0_s_reg_1843[7]_i_4_n_0 ));
  FDRE \src_buf_load_0_3_0_s_reg_1843_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_0_s_reg_1843[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_0_s_fu_1408_p3[0]),
        .Q(src_buf_load_0_3_0_s_reg_1843[0]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_0_s_reg_1843_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_0_s_reg_1843[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_0_s_fu_1408_p3[1]),
        .Q(src_buf_load_0_3_0_s_reg_1843[1]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_0_s_reg_1843_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_0_s_reg_1843[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_0_s_fu_1408_p3[2]),
        .Q(src_buf_load_0_3_0_s_reg_1843[2]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_0_s_reg_1843_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_0_s_reg_1843[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_0_s_fu_1408_p3[3]),
        .Q(src_buf_load_0_3_0_s_reg_1843[3]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_0_s_reg_1843_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_0_s_reg_1843[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_0_s_fu_1408_p3[4]),
        .Q(src_buf_load_0_3_0_s_reg_1843[4]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_0_s_reg_1843_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_0_s_reg_1843[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_0_s_fu_1408_p3[5]),
        .Q(src_buf_load_0_3_0_s_reg_1843[5]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_0_s_reg_1843_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_0_s_reg_1843[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_0_s_fu_1408_p3[6]),
        .Q(src_buf_load_0_3_0_s_reg_1843[6]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_0_s_reg_1843_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_0_s_reg_1843[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_0_s_fu_1408_p3[7]),
        .Q(src_buf_load_0_3_0_s_reg_1843[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAACAAACFFAC00AC)) 
    \src_buf_load_0_3_3_s_reg_1849[0]_i_1 
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[0]),
        .I1(\src_buf_load_0_3_3_s_reg_1849[0]_i_2_n_0 ),
        .I2(\p_0_out_inferred__19/i__carry_n_0 ),
        .I3(tmp_49_0_3_2_fu_1428_p2_carry_n_0),
        .I4(src_buf_3_2_reg_578_pp1_iter7_reg[0]),
        .I5(\p_0_out_inferred__20/i__carry_n_0 ),
        .O(src_buf_load_0_3_3_s_fu_1448_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_3_s_reg_1849[0]_i_2 
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[0]),
        .I1(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I2(src_buf_load_0_3_0_s_reg_1843[0]),
        .O(\src_buf_load_0_3_3_s_reg_1849[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACFFAC00AC)) 
    \src_buf_load_0_3_3_s_reg_1849[1]_i_1 
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[1]),
        .I1(\src_buf_load_0_3_3_s_reg_1849[1]_i_2_n_0 ),
        .I2(\p_0_out_inferred__19/i__carry_n_0 ),
        .I3(tmp_49_0_3_2_fu_1428_p2_carry_n_0),
        .I4(src_buf_3_2_reg_578_pp1_iter7_reg[1]),
        .I5(\p_0_out_inferred__20/i__carry_n_0 ),
        .O(src_buf_load_0_3_3_s_fu_1448_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_3_s_reg_1849[1]_i_2 
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[1]),
        .I1(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I2(src_buf_load_0_3_0_s_reg_1843[1]),
        .O(\src_buf_load_0_3_3_s_reg_1849[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACFFAC00AC)) 
    \src_buf_load_0_3_3_s_reg_1849[2]_i_1 
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[2]),
        .I1(\src_buf_load_0_3_3_s_reg_1849[2]_i_2_n_0 ),
        .I2(\p_0_out_inferred__19/i__carry_n_0 ),
        .I3(tmp_49_0_3_2_fu_1428_p2_carry_n_0),
        .I4(src_buf_3_2_reg_578_pp1_iter7_reg[2]),
        .I5(\p_0_out_inferred__20/i__carry_n_0 ),
        .O(src_buf_load_0_3_3_s_fu_1448_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_3_s_reg_1849[2]_i_2 
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[2]),
        .I1(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I2(src_buf_load_0_3_0_s_reg_1843[2]),
        .O(\src_buf_load_0_3_3_s_reg_1849[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFACA00C00ACA)) 
    \src_buf_load_0_3_3_s_reg_1849[3]_i_1 
       (.I0(\src_buf_load_0_3_3_s_reg_1849[3]_i_2_n_0 ),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[3]),
        .I2(tmp_49_0_3_2_fu_1428_p2_carry_n_0),
        .I3(\p_0_out_inferred__20/i__carry_n_0 ),
        .I4(\p_0_out_inferred__19/i__carry_n_0 ),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[3]),
        .O(src_buf_load_0_3_3_s_fu_1448_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_3_s_reg_1849[3]_i_2 
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[3]),
        .I1(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I2(src_buf_load_0_3_0_s_reg_1843[3]),
        .O(\src_buf_load_0_3_3_s_reg_1849[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACFFAC00AC)) 
    \src_buf_load_0_3_3_s_reg_1849[4]_i_1 
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[4]),
        .I1(\src_buf_load_0_3_3_s_reg_1849[4]_i_2_n_0 ),
        .I2(\p_0_out_inferred__19/i__carry_n_0 ),
        .I3(tmp_49_0_3_2_fu_1428_p2_carry_n_0),
        .I4(src_buf_3_2_reg_578_pp1_iter7_reg[4]),
        .I5(\p_0_out_inferred__20/i__carry_n_0 ),
        .O(src_buf_load_0_3_3_s_fu_1448_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_3_s_reg_1849[4]_i_2 
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[4]),
        .I1(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I2(src_buf_load_0_3_0_s_reg_1843[4]),
        .O(\src_buf_load_0_3_3_s_reg_1849[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFACA00C00ACA)) 
    \src_buf_load_0_3_3_s_reg_1849[5]_i_1 
       (.I0(\src_buf_load_0_3_3_s_reg_1849[5]_i_2_n_0 ),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[5]),
        .I2(tmp_49_0_3_2_fu_1428_p2_carry_n_0),
        .I3(\p_0_out_inferred__20/i__carry_n_0 ),
        .I4(\p_0_out_inferred__19/i__carry_n_0 ),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[5]),
        .O(src_buf_load_0_3_3_s_fu_1448_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_3_s_reg_1849[5]_i_2 
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[5]),
        .I1(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I2(src_buf_load_0_3_0_s_reg_1843[5]),
        .O(\src_buf_load_0_3_3_s_reg_1849[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACFFAC00AC)) 
    \src_buf_load_0_3_3_s_reg_1849[6]_i_1 
       (.I0(src_buf_3_3_reg_566_pp1_iter7_reg[6]),
        .I1(\src_buf_load_0_3_3_s_reg_1849[6]_i_2_n_0 ),
        .I2(\p_0_out_inferred__19/i__carry_n_0 ),
        .I3(tmp_49_0_3_2_fu_1428_p2_carry_n_0),
        .I4(src_buf_3_2_reg_578_pp1_iter7_reg[6]),
        .I5(\p_0_out_inferred__20/i__carry_n_0 ),
        .O(src_buf_load_0_3_3_s_fu_1448_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_3_s_reg_1849[6]_i_2 
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[6]),
        .I1(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I2(src_buf_load_0_3_0_s_reg_1843[6]),
        .O(\src_buf_load_0_3_3_s_reg_1849[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_load_0_3_3_s_reg_1849[7]_i_1 
       (.I0(tmp_4_reg_1737_pp1_iter7_reg),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_load_0_3_3_s_reg_1849[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFFACA00C00ACA)) 
    \src_buf_load_0_3_3_s_reg_1849[7]_i_2 
       (.I0(\src_buf_load_0_3_3_s_reg_1849[7]_i_3_n_0 ),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[7]),
        .I2(tmp_49_0_3_2_fu_1428_p2_carry_n_0),
        .I3(\p_0_out_inferred__20/i__carry_n_0 ),
        .I4(\p_0_out_inferred__19/i__carry_n_0 ),
        .I5(src_buf_3_3_reg_566_pp1_iter7_reg[7]),
        .O(src_buf_load_0_3_3_s_fu_1448_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_3_3_s_reg_1849[7]_i_3 
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[7]),
        .I1(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I2(src_buf_load_0_3_0_s_reg_1843[7]),
        .O(\src_buf_load_0_3_3_s_reg_1849[7]_i_3_n_0 ));
  FDRE \src_buf_load_0_3_3_s_reg_1849_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_3_s_reg_1849[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_3_s_fu_1448_p3[0]),
        .Q(src_buf_load_0_3_3_s_reg_1849[0]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_3_s_reg_1849_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_3_s_reg_1849[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_3_s_fu_1448_p3[1]),
        .Q(src_buf_load_0_3_3_s_reg_1849[1]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_3_s_reg_1849_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_3_s_reg_1849[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_3_s_fu_1448_p3[2]),
        .Q(src_buf_load_0_3_3_s_reg_1849[2]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_3_s_reg_1849_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_3_s_reg_1849[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_3_s_fu_1448_p3[3]),
        .Q(src_buf_load_0_3_3_s_reg_1849[3]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_3_s_reg_1849_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_3_s_reg_1849[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_3_s_fu_1448_p3[4]),
        .Q(src_buf_load_0_3_3_s_reg_1849[4]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_3_s_reg_1849_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_3_s_reg_1849[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_3_s_fu_1448_p3[5]),
        .Q(src_buf_load_0_3_3_s_reg_1849[5]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_3_s_reg_1849_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_3_s_reg_1849[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_3_s_fu_1448_p3[6]),
        .Q(src_buf_load_0_3_3_s_reg_1849[6]),
        .R(1'b0));
  FDRE \src_buf_load_0_3_3_s_reg_1849_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_3_3_s_reg_1849[7]_i_1_n_0 ),
        .D(src_buf_load_0_3_3_s_fu_1448_p3[7]),
        .Q(src_buf_load_0_3_3_s_reg_1849[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFC000CAAFCAA0C)) 
    \src_buf_load_0_4_1_s_reg_1855[0]_i_1 
       (.I0(\src_buf_load_0_4_1_s_reg_1855[0]_i_2_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[0]_i_3_n_0 ),
        .I2(\p_0_out_inferred__21/i__carry_n_0 ),
        .I3(tmp_49_0_4_fu_1466_p2_carry_n_0),
        .I4(src_buf_4_1_reg_769_pp1_iter8_reg[0]),
        .I5(\p_0_out_inferred__22/i__carry_n_0 ),
        .O(src_buf_load_0_4_1_s_fu_1486_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_4_1_s_reg_1855[0]_i_2 
       (.I0(\src_buf_4_reg_554_reg_n_0_[0] ),
        .I1(tmp_4_reg_1737_pp1_iter9_reg),
        .I2(ap_enable_reg_pp1_iter10),
        .I3(src_buf_4_1_reg_769_pp1_iter9_reg[0]),
        .O(\src_buf_load_0_4_1_s_reg_1855[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_4_1_s_reg_1855[0]_i_3 
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[0]),
        .I1(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I2(src_buf_load_0_3_3_s_reg_1849[0]),
        .O(\src_buf_load_0_4_1_s_reg_1855[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCAAFC000CAA0C)) 
    \src_buf_load_0_4_1_s_reg_1855[1]_i_1 
       (.I0(\src_buf_load_0_4_1_s_reg_1855[1]_i_2_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[1]_i_3_n_0 ),
        .I2(\p_0_out_inferred__21/i__carry_n_0 ),
        .I3(tmp_49_0_4_fu_1466_p2_carry_n_0),
        .I4(\p_0_out_inferred__22/i__carry_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[1]),
        .O(src_buf_load_0_4_1_s_fu_1486_p3[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_4_1_s_reg_1855[1]_i_2 
       (.I0(\src_buf_4_reg_554_reg_n_0_[1] ),
        .I1(tmp_4_reg_1737_pp1_iter9_reg),
        .I2(ap_enable_reg_pp1_iter10),
        .I3(src_buf_4_1_reg_769_pp1_iter9_reg[1]),
        .O(\src_buf_load_0_4_1_s_reg_1855[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_4_1_s_reg_1855[1]_i_3 
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[1]),
        .I1(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I2(src_buf_load_0_3_3_s_reg_1849[1]),
        .O(\src_buf_load_0_4_1_s_reg_1855[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC000CAAFCAA0C)) 
    \src_buf_load_0_4_1_s_reg_1855[2]_i_1 
       (.I0(\src_buf_load_0_4_1_s_reg_1855[2]_i_2_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[2]_i_3_n_0 ),
        .I2(\p_0_out_inferred__21/i__carry_n_0 ),
        .I3(tmp_49_0_4_fu_1466_p2_carry_n_0),
        .I4(src_buf_4_1_reg_769_pp1_iter8_reg[2]),
        .I5(\p_0_out_inferred__22/i__carry_n_0 ),
        .O(src_buf_load_0_4_1_s_fu_1486_p3[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_4_1_s_reg_1855[2]_i_2 
       (.I0(\src_buf_4_reg_554_reg_n_0_[2] ),
        .I1(tmp_4_reg_1737_pp1_iter9_reg),
        .I2(ap_enable_reg_pp1_iter10),
        .I3(src_buf_4_1_reg_769_pp1_iter9_reg[2]),
        .O(\src_buf_load_0_4_1_s_reg_1855[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_4_1_s_reg_1855[2]_i_3 
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[2]),
        .I1(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I2(src_buf_load_0_3_3_s_reg_1849[2]),
        .O(\src_buf_load_0_4_1_s_reg_1855[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCAAFC000CAA0C)) 
    \src_buf_load_0_4_1_s_reg_1855[3]_i_1 
       (.I0(\src_buf_load_0_4_1_s_reg_1855[3]_i_2_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[3]_i_3_n_0 ),
        .I2(\p_0_out_inferred__21/i__carry_n_0 ),
        .I3(tmp_49_0_4_fu_1466_p2_carry_n_0),
        .I4(\p_0_out_inferred__22/i__carry_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[3]),
        .O(src_buf_load_0_4_1_s_fu_1486_p3[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_4_1_s_reg_1855[3]_i_2 
       (.I0(\src_buf_4_reg_554_reg_n_0_[3] ),
        .I1(tmp_4_reg_1737_pp1_iter9_reg),
        .I2(ap_enable_reg_pp1_iter10),
        .I3(src_buf_4_1_reg_769_pp1_iter9_reg[3]),
        .O(\src_buf_load_0_4_1_s_reg_1855[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_4_1_s_reg_1855[3]_i_3 
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[3]),
        .I1(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I2(src_buf_load_0_3_3_s_reg_1849[3]),
        .O(\src_buf_load_0_4_1_s_reg_1855[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC000CAAFCAA0C)) 
    \src_buf_load_0_4_1_s_reg_1855[4]_i_1 
       (.I0(\src_buf_load_0_4_1_s_reg_1855[4]_i_2_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[4]_i_3_n_0 ),
        .I2(\p_0_out_inferred__21/i__carry_n_0 ),
        .I3(tmp_49_0_4_fu_1466_p2_carry_n_0),
        .I4(src_buf_4_1_reg_769_pp1_iter8_reg[4]),
        .I5(\p_0_out_inferred__22/i__carry_n_0 ),
        .O(src_buf_load_0_4_1_s_fu_1486_p3[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_4_1_s_reg_1855[4]_i_2 
       (.I0(\src_buf_4_reg_554_reg_n_0_[4] ),
        .I1(tmp_4_reg_1737_pp1_iter9_reg),
        .I2(ap_enable_reg_pp1_iter10),
        .I3(src_buf_4_1_reg_769_pp1_iter9_reg[4]),
        .O(\src_buf_load_0_4_1_s_reg_1855[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_4_1_s_reg_1855[4]_i_3 
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[4]),
        .I1(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I2(src_buf_load_0_3_3_s_reg_1849[4]),
        .O(\src_buf_load_0_4_1_s_reg_1855[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCAAFC000CAA0C)) 
    \src_buf_load_0_4_1_s_reg_1855[5]_i_1 
       (.I0(\src_buf_load_0_4_1_s_reg_1855[5]_i_2_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[5]_i_3_n_0 ),
        .I2(\p_0_out_inferred__21/i__carry_n_0 ),
        .I3(tmp_49_0_4_fu_1466_p2_carry_n_0),
        .I4(\p_0_out_inferred__22/i__carry_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[5]),
        .O(src_buf_load_0_4_1_s_fu_1486_p3[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_4_1_s_reg_1855[5]_i_2 
       (.I0(\src_buf_4_reg_554_reg_n_0_[5] ),
        .I1(tmp_4_reg_1737_pp1_iter9_reg),
        .I2(ap_enable_reg_pp1_iter10),
        .I3(src_buf_4_1_reg_769_pp1_iter9_reg[5]),
        .O(\src_buf_load_0_4_1_s_reg_1855[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_4_1_s_reg_1855[5]_i_3 
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[5]),
        .I1(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I2(src_buf_load_0_3_3_s_reg_1849[5]),
        .O(\src_buf_load_0_4_1_s_reg_1855[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC000CAAFCAA0C)) 
    \src_buf_load_0_4_1_s_reg_1855[6]_i_1 
       (.I0(\src_buf_load_0_4_1_s_reg_1855[6]_i_2_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[6]_i_3_n_0 ),
        .I2(\p_0_out_inferred__21/i__carry_n_0 ),
        .I3(tmp_49_0_4_fu_1466_p2_carry_n_0),
        .I4(src_buf_4_1_reg_769_pp1_iter8_reg[6]),
        .I5(\p_0_out_inferred__22/i__carry_n_0 ),
        .O(src_buf_load_0_4_1_s_fu_1486_p3[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_4_1_s_reg_1855[6]_i_2 
       (.I0(\src_buf_4_reg_554_reg_n_0_[6] ),
        .I1(tmp_4_reg_1737_pp1_iter9_reg),
        .I2(ap_enable_reg_pp1_iter10),
        .I3(src_buf_4_1_reg_769_pp1_iter9_reg[6]),
        .O(\src_buf_load_0_4_1_s_reg_1855[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_4_1_s_reg_1855[6]_i_3 
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[6]),
        .I1(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I2(src_buf_load_0_3_3_s_reg_1849[6]),
        .O(\src_buf_load_0_4_1_s_reg_1855[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_load_0_4_1_s_reg_1855[7]_i_1 
       (.I0(tmp_4_reg_1737_pp1_iter8_reg),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .O(\src_buf_load_0_4_1_s_reg_1855[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCAAFC000CAA0C)) 
    \src_buf_load_0_4_1_s_reg_1855[7]_i_2 
       (.I0(\src_buf_load_0_4_1_s_reg_1855[7]_i_3_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[7]_i_4_n_0 ),
        .I2(\p_0_out_inferred__21/i__carry_n_0 ),
        .I3(tmp_49_0_4_fu_1466_p2_carry_n_0),
        .I4(\p_0_out_inferred__22/i__carry_n_0 ),
        .I5(src_buf_4_1_reg_769_pp1_iter8_reg[7]),
        .O(src_buf_load_0_4_1_s_fu_1486_p3[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \src_buf_load_0_4_1_s_reg_1855[7]_i_3 
       (.I0(\src_buf_4_reg_554_reg_n_0_[7] ),
        .I1(tmp_4_reg_1737_pp1_iter9_reg),
        .I2(ap_enable_reg_pp1_iter10),
        .I3(src_buf_4_1_reg_769_pp1_iter9_reg[7]),
        .O(\src_buf_load_0_4_1_s_reg_1855[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_load_0_4_1_s_reg_1855[7]_i_4 
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[7]),
        .I1(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I2(src_buf_load_0_3_3_s_reg_1849[7]),
        .O(\src_buf_load_0_4_1_s_reg_1855[7]_i_4_n_0 ));
  FDRE \src_buf_load_0_4_1_s_reg_1855_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_4_1_s_reg_1855[7]_i_1_n_0 ),
        .D(src_buf_load_0_4_1_s_fu_1486_p3[0]),
        .Q(src_buf_load_0_4_1_s_reg_1855[0]),
        .R(1'b0));
  FDRE \src_buf_load_0_4_1_s_reg_1855_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_4_1_s_reg_1855[7]_i_1_n_0 ),
        .D(src_buf_load_0_4_1_s_fu_1486_p3[1]),
        .Q(src_buf_load_0_4_1_s_reg_1855[1]),
        .R(1'b0));
  FDRE \src_buf_load_0_4_1_s_reg_1855_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_4_1_s_reg_1855[7]_i_1_n_0 ),
        .D(src_buf_load_0_4_1_s_fu_1486_p3[2]),
        .Q(src_buf_load_0_4_1_s_reg_1855[2]),
        .R(1'b0));
  FDRE \src_buf_load_0_4_1_s_reg_1855_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_4_1_s_reg_1855[7]_i_1_n_0 ),
        .D(src_buf_load_0_4_1_s_fu_1486_p3[3]),
        .Q(src_buf_load_0_4_1_s_reg_1855[3]),
        .R(1'b0));
  FDRE \src_buf_load_0_4_1_s_reg_1855_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_4_1_s_reg_1855[7]_i_1_n_0 ),
        .D(src_buf_load_0_4_1_s_fu_1486_p3[4]),
        .Q(src_buf_load_0_4_1_s_reg_1855[4]),
        .R(1'b0));
  FDRE \src_buf_load_0_4_1_s_reg_1855_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_4_1_s_reg_1855[7]_i_1_n_0 ),
        .D(src_buf_load_0_4_1_s_fu_1486_p3[5]),
        .Q(src_buf_load_0_4_1_s_reg_1855[5]),
        .R(1'b0));
  FDRE \src_buf_load_0_4_1_s_reg_1855_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_4_1_s_reg_1855[7]_i_1_n_0 ),
        .D(src_buf_load_0_4_1_s_fu_1486_p3[6]),
        .Q(src_buf_load_0_4_1_s_reg_1855[6]),
        .R(1'b0));
  FDRE \src_buf_load_0_4_1_s_reg_1855_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf_load_0_4_1_s_reg_1855[7]_i_1_n_0 ),
        .D(src_buf_load_0_4_1_s_fu_1486_p3[7]),
        .Q(src_buf_load_0_4_1_s_reg_1855[7]),
        .R(1'b0));
  FDRE \src_buf_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(\src_buf_0_1_reg_744_reg_n_0_[0] ),
        .Q(src_buf_reg_757[0]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_reg_757_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(\src_buf_0_1_reg_744_reg_n_0_[1] ),
        .Q(src_buf_reg_757[1]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_reg_757_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(\src_buf_0_1_reg_744_reg_n_0_[2] ),
        .Q(src_buf_reg_757[2]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_reg_757_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(\src_buf_0_1_reg_744_reg_n_0_[3] ),
        .Q(src_buf_reg_757[3]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_reg_757_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(\src_buf_0_1_reg_744_reg_n_0_[4] ),
        .Q(src_buf_reg_757[4]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_reg_757_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(\src_buf_0_1_reg_744_reg_n_0_[5] ),
        .Q(src_buf_reg_757[5]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_reg_757_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(\src_buf_0_1_reg_744_reg_n_0_[6] ),
        .Q(src_buf_reg_757[6]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  FDRE \src_buf_reg_757_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_7440),
        .D(\src_buf_0_1_reg_744_reg_n_0_[7] ),
        .Q(src_buf_reg_757[7]),
        .R(\src_buf_0_3_reg_719[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_1_reg_1791[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\src_buf_temp_copy_ex_1_reg_1791[0]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_18_reg_1722[2]),
        .O(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[0]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_1_reg_1791[0]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [0]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [0]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [0]),
        .I3(tmp_18_reg_1722[1]),
        .I4(tmp_18_reg_1722[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [0]),
        .O(\src_buf_temp_copy_ex_1_reg_1791[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_1_reg_1791[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\src_buf_temp_copy_ex_1_reg_1791[1]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_18_reg_1722[2]),
        .O(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[1]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \src_buf_temp_copy_ex_1_reg_1791[1]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [1]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [1]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [1]),
        .I3(tmp_18_reg_1722[1]),
        .I4(tmp_18_reg_1722[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [1]),
        .O(\src_buf_temp_copy_ex_1_reg_1791[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_1_reg_1791[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\src_buf_temp_copy_ex_1_reg_1791[2]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_18_reg_1722[2]),
        .O(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[2]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \src_buf_temp_copy_ex_1_reg_1791[2]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [2]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [2]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [2]),
        .I3(tmp_18_reg_1722[1]),
        .I4(tmp_18_reg_1722[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [2]),
        .O(\src_buf_temp_copy_ex_1_reg_1791[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_1_reg_1791[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\src_buf_temp_copy_ex_1_reg_1791[3]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_18_reg_1722[2]),
        .O(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[3]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \src_buf_temp_copy_ex_1_reg_1791[3]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [3]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [3]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [3]),
        .I3(tmp_18_reg_1722[1]),
        .I4(tmp_18_reg_1722[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [3]),
        .O(\src_buf_temp_copy_ex_1_reg_1791[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_1_reg_1791[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\src_buf_temp_copy_ex_1_reg_1791[4]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_18_reg_1722[2]),
        .O(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[4]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_1_reg_1791[4]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [4]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [4]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [4]),
        .I3(tmp_18_reg_1722[1]),
        .I4(tmp_18_reg_1722[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [4]),
        .O(\src_buf_temp_copy_ex_1_reg_1791[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_1_reg_1791[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\src_buf_temp_copy_ex_1_reg_1791[5]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_18_reg_1722[2]),
        .O(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[5]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \src_buf_temp_copy_ex_1_reg_1791[5]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [5]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [5]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [5]),
        .I3(tmp_18_reg_1722[1]),
        .I4(tmp_18_reg_1722[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [5]),
        .O(\src_buf_temp_copy_ex_1_reg_1791[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_1_reg_1791[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\src_buf_temp_copy_ex_1_reg_1791[6]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_18_reg_1722[2]),
        .O(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[6]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \src_buf_temp_copy_ex_1_reg_1791[6]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [6]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [6]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [6]),
        .I3(tmp_18_reg_1722[1]),
        .I4(tmp_18_reg_1722[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [6]),
        .O(\src_buf_temp_copy_ex_1_reg_1791[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_1_reg_1791[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\src_buf_temp_copy_ex_1_reg_1791[7]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_18_reg_1722[2]),
        .O(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[7]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_1_reg_1791[7]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [7]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [7]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [7]),
        .I3(tmp_18_reg_1722[1]),
        .I4(tmp_18_reg_1722[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [7]),
        .O(\src_buf_temp_copy_ex_1_reg_1791[7]_i_2_n_0 ));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_temp_copy_ex_1_reg_1791[0]),
        .Q(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_temp_copy_ex_1_reg_1791[1]),
        .Q(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_temp_copy_ex_1_reg_1791[2]),
        .Q(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[2]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_temp_copy_ex_1_reg_1791[3]),
        .Q(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[3]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_temp_copy_ex_1_reg_1791[4]),
        .Q(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[4]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_temp_copy_ex_1_reg_1791[5]),
        .Q(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[5]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_temp_copy_ex_1_reg_1791[6]),
        .Q(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[6]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(src_buf_temp_copy_ex_1_reg_1791[7]),
        .Q(src_buf_temp_copy_ex_1_reg_1791_pp1_iter4_reg[7]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[0]),
        .Q(src_buf_temp_copy_ex_1_reg_1791[0]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[1]),
        .Q(src_buf_temp_copy_ex_1_reg_1791[1]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[2]),
        .Q(src_buf_temp_copy_ex_1_reg_1791[2]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[3]),
        .Q(src_buf_temp_copy_ex_1_reg_1791[3]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[4]),
        .Q(src_buf_temp_copy_ex_1_reg_1791[4]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[5]),
        .Q(src_buf_temp_copy_ex_1_reg_1791[5]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[6]),
        .Q(src_buf_temp_copy_ex_1_reg_1791[6]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_1_reg_1791_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_1_xfExtractPixels_fu_813_val1_V_read[7]),
        .Q(src_buf_temp_copy_ex_1_reg_1791[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_2_reg_1798[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\src_buf_temp_copy_ex_2_reg_1798[0]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_19_reg_1727[2]),
        .O(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[0]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \src_buf_temp_copy_ex_2_reg_1798[0]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [0]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [0]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [0]),
        .I3(tmp_19_reg_1727[1]),
        .I4(tmp_19_reg_1727[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [0]),
        .O(\src_buf_temp_copy_ex_2_reg_1798[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_2_reg_1798[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\src_buf_temp_copy_ex_2_reg_1798[1]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_19_reg_1727[2]),
        .O(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[1]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_2_reg_1798[1]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [1]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [1]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [1]),
        .I3(tmp_19_reg_1727[1]),
        .I4(tmp_19_reg_1727[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [1]),
        .O(\src_buf_temp_copy_ex_2_reg_1798[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_2_reg_1798[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\src_buf_temp_copy_ex_2_reg_1798[2]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_19_reg_1727[2]),
        .O(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[2]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_2_reg_1798[2]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [2]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [2]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [2]),
        .I3(tmp_19_reg_1727[1]),
        .I4(tmp_19_reg_1727[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [2]),
        .O(\src_buf_temp_copy_ex_2_reg_1798[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_2_reg_1798[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\src_buf_temp_copy_ex_2_reg_1798[3]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_19_reg_1727[2]),
        .O(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[3]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_2_reg_1798[3]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [3]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [3]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [3]),
        .I3(tmp_19_reg_1727[1]),
        .I4(tmp_19_reg_1727[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [3]),
        .O(\src_buf_temp_copy_ex_2_reg_1798[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_2_reg_1798[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\src_buf_temp_copy_ex_2_reg_1798[4]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_19_reg_1727[2]),
        .O(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[4]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \src_buf_temp_copy_ex_2_reg_1798[4]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [4]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [4]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [4]),
        .I3(tmp_19_reg_1727[1]),
        .I4(tmp_19_reg_1727[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [4]),
        .O(\src_buf_temp_copy_ex_2_reg_1798[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_2_reg_1798[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\src_buf_temp_copy_ex_2_reg_1798[5]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_19_reg_1727[2]),
        .O(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[5]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \src_buf_temp_copy_ex_2_reg_1798[5]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [5]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [5]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [5]),
        .I3(tmp_19_reg_1727[1]),
        .I4(tmp_19_reg_1727[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [5]),
        .O(\src_buf_temp_copy_ex_2_reg_1798[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_2_reg_1798[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\src_buf_temp_copy_ex_2_reg_1798[6]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_19_reg_1727[2]),
        .O(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[6]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_2_reg_1798[6]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [6]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [6]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [6]),
        .I3(tmp_19_reg_1727[1]),
        .I4(tmp_19_reg_1727[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [6]),
        .O(\src_buf_temp_copy_ex_2_reg_1798[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_2_reg_1798[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\src_buf_temp_copy_ex_2_reg_1798[7]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_19_reg_1727[2]),
        .O(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[7]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \src_buf_temp_copy_ex_2_reg_1798[7]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [7]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [7]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [7]),
        .I3(tmp_19_reg_1727[1]),
        .I4(tmp_19_reg_1727[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [7]),
        .O(\src_buf_temp_copy_ex_2_reg_1798[7]_i_2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[0]_srl2 " *) 
  SRL16E \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_2_reg_1798[0]),
        .Q(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[1]_srl2 " *) 
  SRL16E \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_2_reg_1798[1]),
        .Q(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[2]_srl2 " *) 
  SRL16E \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_2_reg_1798[2]),
        .Q(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[3]_srl2 " *) 
  SRL16E \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_2_reg_1798[3]),
        .Q(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[4]_srl2 " *) 
  SRL16E \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_2_reg_1798[4]),
        .Q(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[5]_srl2 " *) 
  SRL16E \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_2_reg_1798[5]),
        .Q(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[6]_srl2 " *) 
  SRL16E \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_2_reg_1798[6]),
        .Q(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[7]_srl2 " *) 
  SRL16E \src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_2_reg_1798[7]),
        .Q(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[7]_srl2_n_0 ));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[0]_srl2_n_0 ),
        .Q(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[1]_srl2_n_0 ),
        .Q(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[2]_srl2_n_0 ),
        .Q(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[3]_srl2_n_0 ),
        .Q(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[4]_srl2_n_0 ),
        .Q(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[5]_srl2_n_0 ),
        .Q(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[6]_srl2_n_0 ),
        .Q(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_2_reg_1798_pp1_iter5_reg_reg[7]_srl2_n_0 ),
        .Q(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[0]),
        .Q(src_buf_temp_copy_ex_2_reg_1798[0]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[1]),
        .Q(src_buf_temp_copy_ex_2_reg_1798[1]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[2]),
        .Q(src_buf_temp_copy_ex_2_reg_1798[2]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[3]),
        .Q(src_buf_temp_copy_ex_2_reg_1798[3]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[4]),
        .Q(src_buf_temp_copy_ex_2_reg_1798[4]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[5]),
        .Q(src_buf_temp_copy_ex_2_reg_1798[5]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[6]),
        .Q(src_buf_temp_copy_ex_2_reg_1798[6]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_2_reg_1798_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_2_xfExtractPixels_fu_818_val1_V_read[7]),
        .Q(src_buf_temp_copy_ex_2_reg_1798[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_3_reg_1805[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\src_buf_temp_copy_ex_3_reg_1805[0]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_20_reg_1732[2]),
        .O(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[0]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_3_reg_1805[0]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [0]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [0]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [0]),
        .I3(tmp_20_reg_1732[1]),
        .I4(tmp_20_reg_1732[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [0]),
        .O(\src_buf_temp_copy_ex_3_reg_1805[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_3_reg_1805[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\src_buf_temp_copy_ex_3_reg_1805[1]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_20_reg_1732[2]),
        .O(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[1]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \src_buf_temp_copy_ex_3_reg_1805[1]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [1]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [1]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [1]),
        .I3(tmp_20_reg_1732[1]),
        .I4(tmp_20_reg_1732[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [1]),
        .O(\src_buf_temp_copy_ex_3_reg_1805[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_3_reg_1805[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\src_buf_temp_copy_ex_3_reg_1805[2]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_20_reg_1732[2]),
        .O(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[2]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \src_buf_temp_copy_ex_3_reg_1805[2]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [2]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [2]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [2]),
        .I3(tmp_20_reg_1732[1]),
        .I4(tmp_20_reg_1732[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [2]),
        .O(\src_buf_temp_copy_ex_3_reg_1805[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_3_reg_1805[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\src_buf_temp_copy_ex_3_reg_1805[3]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_20_reg_1732[2]),
        .O(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[3]));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \src_buf_temp_copy_ex_3_reg_1805[3]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [3]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [3]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [3]),
        .I3(tmp_20_reg_1732[1]),
        .I4(tmp_20_reg_1732[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [3]),
        .O(\src_buf_temp_copy_ex_3_reg_1805[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_3_reg_1805[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\src_buf_temp_copy_ex_3_reg_1805[4]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_20_reg_1732[2]),
        .O(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[4]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_3_reg_1805[4]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [4]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [4]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [4]),
        .I3(tmp_20_reg_1732[1]),
        .I4(tmp_20_reg_1732[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [4]),
        .O(\src_buf_temp_copy_ex_3_reg_1805[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_3_reg_1805[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\src_buf_temp_copy_ex_3_reg_1805[5]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_20_reg_1732[2]),
        .O(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[5]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \src_buf_temp_copy_ex_3_reg_1805[5]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [5]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [5]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [5]),
        .I3(tmp_20_reg_1732[1]),
        .I4(tmp_20_reg_1732[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [5]),
        .O(\src_buf_temp_copy_ex_3_reg_1805[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_3_reg_1805[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\src_buf_temp_copy_ex_3_reg_1805[6]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_20_reg_1732[2]),
        .O(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[6]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_3_reg_1805[6]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [6]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [6]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [6]),
        .I3(tmp_20_reg_1732[1]),
        .I4(tmp_20_reg_1732[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [6]),
        .O(\src_buf_temp_copy_ex_3_reg_1805[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_3_reg_1805[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\src_buf_temp_copy_ex_3_reg_1805[7]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_20_reg_1732[2]),
        .O(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[7]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \src_buf_temp_copy_ex_3_reg_1805[7]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [7]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [7]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [7]),
        .I3(tmp_20_reg_1732[1]),
        .I4(tmp_20_reg_1732[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [7]),
        .O(\src_buf_temp_copy_ex_3_reg_1805[7]_i_2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[0]_srl4 " *) 
  SRL16E \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_3_reg_1805[0]),
        .Q(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[1]_srl4 " *) 
  SRL16E \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_3_reg_1805[1]),
        .Q(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[2]_srl4 " *) 
  SRL16E \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_3_reg_1805[2]),
        .Q(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[3]_srl4 " *) 
  SRL16E \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_3_reg_1805[3]),
        .Q(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[4]_srl4 " *) 
  SRL16E \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_3_reg_1805[4]),
        .Q(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[5]_srl4 " *) 
  SRL16E \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_3_reg_1805[5]),
        .Q(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[6]_srl4 " *) 
  SRL16E \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_3_reg_1805[6]),
        .Q(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[7]_srl4 " *) 
  SRL16E \src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_3_reg_1805[7]),
        .Q(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[7]_srl4_n_0 ));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[0]_srl4_n_0 ),
        .Q(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[0]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[1]_srl4_n_0 ),
        .Q(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[1]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[2]_srl4_n_0 ),
        .Q(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[2]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[3]_srl4_n_0 ),
        .Q(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[3]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[4]_srl4_n_0 ),
        .Q(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[4]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[5]_srl4_n_0 ),
        .Q(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[5]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[6]_srl4_n_0 ),
        .Q(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[6]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_3_reg_1805_pp1_iter7_reg_reg[7]_srl4_n_0 ),
        .Q(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[7]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[0]),
        .Q(src_buf_temp_copy_ex_3_reg_1805[0]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[1]),
        .Q(src_buf_temp_copy_ex_3_reg_1805[1]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[2]),
        .Q(src_buf_temp_copy_ex_3_reg_1805[2]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[3]),
        .Q(src_buf_temp_copy_ex_3_reg_1805[3]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[4]),
        .Q(src_buf_temp_copy_ex_3_reg_1805[4]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[5]),
        .Q(src_buf_temp_copy_ex_3_reg_1805[5]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[6]),
        .Q(src_buf_temp_copy_ex_3_reg_1805[6]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_3_reg_1805_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_3_xfExtractPixels_fu_823_val1_V_read[7]),
        .Q(src_buf_temp_copy_ex_3_reg_1805[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_4_reg_1812[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812[0]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_13_reg_1712[2]),
        .O(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[0]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \src_buf_temp_copy_ex_4_reg_1812[0]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [0]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [0]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [0]),
        .I3(tmp_13_reg_1712[0]),
        .I4(tmp_13_reg_1712[1]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [0]),
        .O(\src_buf_temp_copy_ex_4_reg_1812[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_4_reg_1812[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812[1]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_13_reg_1712[2]),
        .O(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[1]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_4_reg_1812[1]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [1]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [1]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [1]),
        .I3(tmp_13_reg_1712[1]),
        .I4(tmp_13_reg_1712[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [1]),
        .O(\src_buf_temp_copy_ex_4_reg_1812[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_4_reg_1812[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812[2]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_13_reg_1712[2]),
        .O(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[2]));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \src_buf_temp_copy_ex_4_reg_1812[2]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [2]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [2]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [2]),
        .I3(tmp_13_reg_1712[0]),
        .I4(tmp_13_reg_1712[1]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [2]),
        .O(\src_buf_temp_copy_ex_4_reg_1812[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_4_reg_1812[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812[3]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_13_reg_1712[2]),
        .O(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[3]));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \src_buf_temp_copy_ex_4_reg_1812[3]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [3]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [3]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [3]),
        .I3(tmp_13_reg_1712[0]),
        .I4(tmp_13_reg_1712[1]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [3]),
        .O(\src_buf_temp_copy_ex_4_reg_1812[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_4_reg_1812[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812[4]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_13_reg_1712[2]),
        .O(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[4]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \src_buf_temp_copy_ex_4_reg_1812[4]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [4]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [4]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [4]),
        .I3(tmp_13_reg_1712[0]),
        .I4(tmp_13_reg_1712[1]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [4]),
        .O(\src_buf_temp_copy_ex_4_reg_1812[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_4_reg_1812[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812[5]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_13_reg_1712[2]),
        .O(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[5]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_4_reg_1812[5]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [5]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [5]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [5]),
        .I3(tmp_13_reg_1712[1]),
        .I4(tmp_13_reg_1712[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [5]),
        .O(\src_buf_temp_copy_ex_4_reg_1812[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_4_reg_1812[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812[6]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_13_reg_1712[2]),
        .O(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[6]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \src_buf_temp_copy_ex_4_reg_1812[6]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [6]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [6]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [6]),
        .I3(tmp_13_reg_1712[0]),
        .I4(tmp_13_reg_1712[1]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [6]),
        .O(\src_buf_temp_copy_ex_4_reg_1812[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_4_reg_1812[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812[7]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_13_reg_1712[2]),
        .O(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[7]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_4_reg_1812[7]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [7]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [7]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [7]),
        .I3(tmp_13_reg_1712[1]),
        .I4(tmp_13_reg_1712[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [7]),
        .O(\src_buf_temp_copy_ex_4_reg_1812[7]_i_2_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[0]_srl5 " *) 
  SRL16E \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_4_reg_1812[0]),
        .Q(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[1]_srl5 " *) 
  SRL16E \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_4_reg_1812[1]),
        .Q(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[2]_srl5 " *) 
  SRL16E \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_4_reg_1812[2]),
        .Q(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[3]_srl5 " *) 
  SRL16E \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_4_reg_1812[3]),
        .Q(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[4]_srl5 " *) 
  SRL16E \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_4_reg_1812[4]),
        .Q(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[5]_srl5 " *) 
  SRL16E \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_4_reg_1812[5]),
        .Q(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[6]_srl5 " *) 
  SRL16E \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_4_reg_1812[6]),
        .Q(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\dilation_accel_U0/grp_dilate_fu_80/grp_xfdilate_fu_58/src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[7]_srl5 " *) 
  SRL16E \src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(src_buf_temp_copy_ex_4_reg_1812[7]),
        .Q(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[7]_srl5_n_0 ));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[0]_srl5_n_0 ),
        .Q(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[1]_srl5_n_0 ),
        .Q(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[2]_srl5_n_0 ),
        .Q(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[3]_srl5_n_0 ),
        .Q(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[4]_srl5_n_0 ),
        .Q(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[4]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[5]_srl5_n_0 ),
        .Q(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[5]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[6]_srl5_n_0 ),
        .Q(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[6]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(\src_buf_temp_copy_ex_4_reg_1812_pp1_iter8_reg_reg[7]_srl5_n_0 ),
        .Q(src_buf_temp_copy_ex_4_reg_1812_pp1_iter9_reg[7]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[0]),
        .Q(src_buf_temp_copy_ex_4_reg_1812[0]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[1]),
        .Q(src_buf_temp_copy_ex_4_reg_1812[1]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[2]),
        .Q(src_buf_temp_copy_ex_4_reg_1812[2]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[3]),
        .Q(src_buf_temp_copy_ex_4_reg_1812[3]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[4]),
        .Q(src_buf_temp_copy_ex_4_reg_1812[4]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[5]),
        .Q(src_buf_temp_copy_ex_4_reg_1812[5]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[6]),
        .Q(src_buf_temp_copy_ex_4_reg_1812[6]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_4_reg_1812_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_4_xfExtractPixels_fu_828_val1_V_read[7]),
        .Q(src_buf_temp_copy_ex_4_reg_1812[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_reg_1784[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\src_buf_temp_copy_ex_reg_1784[0]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_17_reg_1717[2]),
        .O(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[0]));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \src_buf_temp_copy_ex_reg_1784[0]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [0]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [0]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [0]),
        .I3(tmp_17_reg_1717[1]),
        .I4(tmp_17_reg_1717[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [0]),
        .O(\src_buf_temp_copy_ex_reg_1784[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_reg_1784[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\src_buf_temp_copy_ex_reg_1784[1]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_17_reg_1717[2]),
        .O(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[1]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_reg_1784[1]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [1]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [1]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [1]),
        .I3(tmp_17_reg_1717[1]),
        .I4(tmp_17_reg_1717[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [1]),
        .O(\src_buf_temp_copy_ex_reg_1784[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_reg_1784[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\src_buf_temp_copy_ex_reg_1784[2]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_17_reg_1717[2]),
        .O(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[2]));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \src_buf_temp_copy_ex_reg_1784[2]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [2]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [2]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [2]),
        .I3(tmp_17_reg_1717[1]),
        .I4(tmp_17_reg_1717[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [2]),
        .O(\src_buf_temp_copy_ex_reg_1784[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_reg_1784[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\src_buf_temp_copy_ex_reg_1784[3]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_17_reg_1717[2]),
        .O(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[3]));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \src_buf_temp_copy_ex_reg_1784[3]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [3]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [3]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [3]),
        .I3(tmp_17_reg_1717[1]),
        .I4(tmp_17_reg_1717[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [3]),
        .O(\src_buf_temp_copy_ex_reg_1784[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_reg_1784[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\src_buf_temp_copy_ex_reg_1784[4]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_17_reg_1717[2]),
        .O(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[4]));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \src_buf_temp_copy_ex_reg_1784[4]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [4]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [4]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [4]),
        .I3(tmp_17_reg_1717[1]),
        .I4(tmp_17_reg_1717[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [4]),
        .O(\src_buf_temp_copy_ex_reg_1784[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_reg_1784[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\src_buf_temp_copy_ex_reg_1784[5]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_17_reg_1717[2]),
        .O(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[5]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_reg_1784[5]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [5]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [5]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [5]),
        .I3(tmp_17_reg_1717[1]),
        .I4(tmp_17_reg_1717[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [5]),
        .O(\src_buf_temp_copy_ex_reg_1784[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_reg_1784[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\src_buf_temp_copy_ex_reg_1784[6]_i_2_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_17_reg_1717[2]),
        .O(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[6]));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \src_buf_temp_copy_ex_reg_1784[6]_i_2 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [6]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [6]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [6]),
        .I3(tmp_17_reg_1717[1]),
        .I4(tmp_17_reg_1717[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [6]),
        .O(\src_buf_temp_copy_ex_reg_1784[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \src_buf_temp_copy_ex_reg_1784[7]_i_1 
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(ap_block_pp1_stage0_subdone6_in),
        .I2(tmp_4_reg_1737_pp1_iter2_reg),
        .O(src_buf_temp_copy_ex_1_reg_17910));
  LUT4 #(
    .INIT(16'hA030)) 
    \src_buf_temp_copy_ex_reg_1784[7]_i_2 
       (.I0(DOBDO[7]),
        .I1(\src_buf_temp_copy_ex_reg_1784[7]_i_3_n_0 ),
        .I2(tmp_10_reg_1746_pp1_iter2_reg),
        .I3(tmp_17_reg_1717[2]),
        .O(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[7]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \src_buf_temp_copy_ex_reg_1784[7]_i_3 
       (.I0(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_0 [7]),
        .I1(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_1 [7]),
        .I2(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_2 [7]),
        .I3(tmp_17_reg_1717[1]),
        .I4(tmp_17_reg_1717[0]),
        .I5(\src_buf_temp_copy_ex_4_reg_1812_reg[7]_3 [7]),
        .O(\src_buf_temp_copy_ex_reg_1784[7]_i_3_n_0 ));
  FDRE \src_buf_temp_copy_ex_reg_1784_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[0]),
        .Q(src_buf_temp_copy_ex_reg_1784[0]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_reg_1784_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[1]),
        .Q(src_buf_temp_copy_ex_reg_1784[1]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_reg_1784_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[2]),
        .Q(src_buf_temp_copy_ex_reg_1784[2]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_reg_1784_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[3]),
        .Q(src_buf_temp_copy_ex_reg_1784[3]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_reg_1784_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[4]),
        .Q(src_buf_temp_copy_ex_reg_1784[4]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_reg_1784_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[5]),
        .Q(src_buf_temp_copy_ex_reg_1784[5]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_reg_1784_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[6]),
        .Q(src_buf_temp_copy_ex_reg_1784[6]),
        .R(1'b0));
  FDRE \src_buf_temp_copy_ex_reg_1784_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_temp_copy_ex_1_reg_17910),
        .D(src_buf_temp_copy_ex_xfExtractPixels_fu_808_val1_V_read[7]),
        .Q(src_buf_temp_copy_ex_reg_1784[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_420[0]_i_1 
       (.I0(t_V_1_reg_420[0]),
        .O(i_row_V_fu_940_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_420[1]_i_1 
       (.I0(t_V_1_reg_420[1]),
        .I1(t_V_1_reg_420[0]),
        .O(i_row_V_fu_940_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_420[2]_i_1 
       (.I0(t_V_1_reg_420[2]),
        .I1(t_V_1_reg_420[0]),
        .I2(t_V_1_reg_420[1]),
        .O(i_row_V_fu_940_p2[2]));
  FDRE \t_V_1_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_row_V_fu_940_p2[0]),
        .Q(t_V_1_reg_420[0]),
        .R(load));
  FDSE \t_V_1_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_row_V_fu_940_p2[1]),
        .Q(t_V_1_reg_420[1]),
        .S(load));
  FDRE \t_V_1_reg_420_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_row_V_fu_940_p2[2]),
        .Q(t_V_1_reg_420[2]),
        .R(load));
  LUT5 #(
    .INIT(32'h00D0D0D0)) 
    \t_V_2_reg_464[0]_i_1 
       (.I0(t_V_3_reg_453[1]),
        .I1(t_V_3_reg_453[0]),
        .I2(ap_CS_fsm_state7),
        .I3(tmp_2_fu_987_p2),
        .I4(ap_CS_fsm_state8),
        .O(\t_V_2_reg_464[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \t_V_2_reg_464[0]_i_2 
       (.I0(tmp_2_fu_987_p2),
        .I1(ap_CS_fsm_state8),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_464[0]_i_4 
       (.I0(t_V_2_reg_464_reg[0]),
        .O(\t_V_2_reg_464[0]_i_4_n_0 ));
  FDRE \t_V_2_reg_464_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[0]_i_3_n_7 ),
        .Q(t_V_2_reg_464_reg[0]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_464_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_2_reg_464_reg[0]_i_3_n_0 ,\t_V_2_reg_464_reg[0]_i_3_n_1 ,\t_V_2_reg_464_reg[0]_i_3_n_2 ,\t_V_2_reg_464_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_464_reg[0]_i_3_n_4 ,\t_V_2_reg_464_reg[0]_i_3_n_5 ,\t_V_2_reg_464_reg[0]_i_3_n_6 ,\t_V_2_reg_464_reg[0]_i_3_n_7 }),
        .S({t_V_2_reg_464_reg[3:1],\t_V_2_reg_464[0]_i_4_n_0 }));
  FDRE \t_V_2_reg_464_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[8]_i_1_n_5 ),
        .Q(t_V_2_reg_464_reg[10]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_464_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[8]_i_1_n_4 ),
        .Q(t_V_2_reg_464_reg[11]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_464_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[12]_i_1_n_7 ),
        .Q(t_V_2_reg_464_reg[12]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_464_reg[12]_i_1 
       (.CI(\t_V_2_reg_464_reg[8]_i_1_n_0 ),
        .CO(\NLW_t_V_2_reg_464_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_V_2_reg_464_reg[12]_i_1_O_UNCONNECTED [3:1],\t_V_2_reg_464_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,t_V_2_reg_464_reg[12]}));
  FDRE \t_V_2_reg_464_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[0]_i_3_n_6 ),
        .Q(t_V_2_reg_464_reg[1]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_464_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[0]_i_3_n_5 ),
        .Q(t_V_2_reg_464_reg[2]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_464_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[0]_i_3_n_4 ),
        .Q(t_V_2_reg_464_reg[3]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_464_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[4]_i_1_n_7 ),
        .Q(t_V_2_reg_464_reg[4]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_464_reg[4]_i_1 
       (.CI(\t_V_2_reg_464_reg[0]_i_3_n_0 ),
        .CO({\t_V_2_reg_464_reg[4]_i_1_n_0 ,\t_V_2_reg_464_reg[4]_i_1_n_1 ,\t_V_2_reg_464_reg[4]_i_1_n_2 ,\t_V_2_reg_464_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_464_reg[4]_i_1_n_4 ,\t_V_2_reg_464_reg[4]_i_1_n_5 ,\t_V_2_reg_464_reg[4]_i_1_n_6 ,\t_V_2_reg_464_reg[4]_i_1_n_7 }),
        .S(t_V_2_reg_464_reg[7:4]));
  FDRE \t_V_2_reg_464_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[4]_i_1_n_6 ),
        .Q(t_V_2_reg_464_reg[5]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_464_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[4]_i_1_n_5 ),
        .Q(t_V_2_reg_464_reg[6]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_464_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[4]_i_1_n_4 ),
        .Q(t_V_2_reg_464_reg[7]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_464_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[8]_i_1_n_7 ),
        .Q(t_V_2_reg_464_reg[8]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_464_reg[8]_i_1 
       (.CI(\t_V_2_reg_464_reg[4]_i_1_n_0 ),
        .CO({\t_V_2_reg_464_reg[8]_i_1_n_0 ,\t_V_2_reg_464_reg[8]_i_1_n_1 ,\t_V_2_reg_464_reg[8]_i_1_n_2 ,\t_V_2_reg_464_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_464_reg[8]_i_1_n_4 ,\t_V_2_reg_464_reg[8]_i_1_n_5 ,\t_V_2_reg_464_reg[8]_i_1_n_6 ,\t_V_2_reg_464_reg[8]_i_1_n_7 }),
        .S(t_V_2_reg_464_reg[11:8]));
  FDRE \t_V_2_reg_464_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\t_V_2_reg_464_reg[8]_i_1_n_6 ),
        .Q(t_V_2_reg_464_reg[9]),
        .R(\t_V_2_reg_464[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \t_V_3_reg_453[0]_i_1 
       (.I0(t_V_3_reg_453[0]),
        .I1(tmp_2_fu_987_p2),
        .I2(ap_CS_fsm_state8),
        .I3(i_row_V_1_reg_1677[0]),
        .I4(ap_NS_fsm168_out),
        .O(\t_V_3_reg_453[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \t_V_3_reg_453[1]_i_1 
       (.I0(t_V_3_reg_453[1]),
        .I1(tmp_2_fu_987_p2),
        .I2(ap_CS_fsm_state8),
        .I3(i_row_V_1_reg_1677[1]),
        .I4(ap_NS_fsm168_out),
        .O(\t_V_3_reg_453[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_3_reg_453[1]_i_2 
       (.I0(p_0_in0),
        .I1(t_V_1_reg_420[1]),
        .I2(t_V_1_reg_420[2]),
        .I3(t_V_1_reg_420[0]),
        .O(ap_NS_fsm168_out));
  FDRE \t_V_3_reg_453_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\t_V_3_reg_453[0]_i_1_n_0 ),
        .Q(t_V_3_reg_453[0]),
        .R(1'b0));
  FDRE \t_V_3_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\t_V_3_reg_453[1]_i_1_n_0 ),
        .Q(t_V_3_reg_453[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_4_reg_530[0]_i_1 
       (.I0(t_V_3_reg_453[1]),
        .I1(t_V_3_reg_453[0]),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state22),
        .O(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_530[0]_i_3 
       (.I0(t_V_4_reg_530_reg[0]),
        .O(\t_V_4_reg_530[0]_i_3_n_0 ));
  FDRE \t_V_4_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[0]_i_2_n_7 ),
        .Q(t_V_4_reg_530_reg[0]),
        .R(clear));
  CARRY4 \t_V_4_reg_530_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\t_V_4_reg_530_reg[0]_i_2_n_0 ,\t_V_4_reg_530_reg[0]_i_2_n_1 ,\t_V_4_reg_530_reg[0]_i_2_n_2 ,\t_V_4_reg_530_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_4_reg_530_reg[0]_i_2_n_4 ,\t_V_4_reg_530_reg[0]_i_2_n_5 ,\t_V_4_reg_530_reg[0]_i_2_n_6 ,\t_V_4_reg_530_reg[0]_i_2_n_7 }),
        .S({t_V_4_reg_530_reg[3:1],\t_V_4_reg_530[0]_i_3_n_0 }));
  FDRE \t_V_4_reg_530_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[8]_i_1_n_5 ),
        .Q(t_V_4_reg_530_reg[10]),
        .R(clear));
  FDRE \t_V_4_reg_530_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[8]_i_1_n_4 ),
        .Q(t_V_4_reg_530_reg[11]),
        .R(clear));
  FDRE \t_V_4_reg_530_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[12]_i_1_n_7 ),
        .Q(t_V_4_reg_530_reg[12]),
        .R(clear));
  CARRY4 \t_V_4_reg_530_reg[12]_i_1 
       (.CI(\t_V_4_reg_530_reg[8]_i_1_n_0 ),
        .CO(\NLW_t_V_4_reg_530_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_V_4_reg_530_reg[12]_i_1_O_UNCONNECTED [3:1],\t_V_4_reg_530_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,t_V_4_reg_530_reg[12]}));
  FDSE \t_V_4_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[0]_i_2_n_6 ),
        .Q(t_V_4_reg_530_reg[1]),
        .S(clear));
  FDRE \t_V_4_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[0]_i_2_n_5 ),
        .Q(t_V_4_reg_530_reg[2]),
        .R(clear));
  FDRE \t_V_4_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[0]_i_2_n_4 ),
        .Q(t_V_4_reg_530_reg[3]),
        .R(clear));
  FDRE \t_V_4_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[4]_i_1_n_7 ),
        .Q(t_V_4_reg_530_reg[4]),
        .R(clear));
  CARRY4 \t_V_4_reg_530_reg[4]_i_1 
       (.CI(\t_V_4_reg_530_reg[0]_i_2_n_0 ),
        .CO({\t_V_4_reg_530_reg[4]_i_1_n_0 ,\t_V_4_reg_530_reg[4]_i_1_n_1 ,\t_V_4_reg_530_reg[4]_i_1_n_2 ,\t_V_4_reg_530_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_530_reg[4]_i_1_n_4 ,\t_V_4_reg_530_reg[4]_i_1_n_5 ,\t_V_4_reg_530_reg[4]_i_1_n_6 ,\t_V_4_reg_530_reg[4]_i_1_n_7 }),
        .S(t_V_4_reg_530_reg[7:4]));
  FDRE \t_V_4_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[4]_i_1_n_6 ),
        .Q(t_V_4_reg_530_reg[5]),
        .R(clear));
  FDRE \t_V_4_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[4]_i_1_n_5 ),
        .Q(t_V_4_reg_530_reg[6]),
        .R(clear));
  FDRE \t_V_4_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[4]_i_1_n_4 ),
        .Q(t_V_4_reg_530_reg[7]),
        .R(clear));
  FDRE \t_V_4_reg_530_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[8]_i_1_n_7 ),
        .Q(t_V_4_reg_530_reg[8]),
        .R(clear));
  CARRY4 \t_V_4_reg_530_reg[8]_i_1 
       (.CI(\t_V_4_reg_530_reg[4]_i_1_n_0 ),
        .CO({\t_V_4_reg_530_reg[8]_i_1_n_0 ,\t_V_4_reg_530_reg[8]_i_1_n_1 ,\t_V_4_reg_530_reg[8]_i_1_n_2 ,\t_V_4_reg_530_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_530_reg[8]_i_1_n_4 ,\t_V_4_reg_530_reg[8]_i_1_n_5 ,\t_V_4_reg_530_reg[8]_i_1_n_6 ,\t_V_4_reg_530_reg[8]_i_1_n_7 }),
        .S(t_V_4_reg_530_reg[11:8]));
  FDRE \t_V_4_reg_530_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\t_V_4_reg_530_reg[8]_i_1_n_6 ),
        .Q(t_V_4_reg_530_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \t_V_5_reg_542[12]_i_1 
       (.I0(tmp_8_fu_1012_p2),
        .I1(ap_CS_fsm_state9),
        .I2(ap_block_pp1_stage0_subdone6_in),
        .I3(tmp_4_reg_1737),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_enable_reg_pp1_iter1),
        .O(\t_V_5_reg_542[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \t_V_5_reg_542[12]_i_2 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(tmp_4_reg_1737),
        .I3(ap_block_pp1_stage0_subdone6_in),
        .O(\t_V_5_reg_542[12]_i_2_n_0 ));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [0]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [10]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg_n_0_[11] ),
        .Q(sel0[10]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg_n_0_[12] ),
        .Q(sel0[11]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [1]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [2]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [3]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [4]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [5]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [6]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [7]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [8]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(\t_V_5_reg_542_reg[10]_0 [9]),
        .Q(\t_V_5_reg_542_pp1_iter1_reg_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \t_V_5_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[0]),
        .Q(\t_V_5_reg_542_reg[10]_0 [0]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[10] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[10]),
        .Q(\t_V_5_reg_542_reg[10]_0 [10]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[11] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[11]),
        .Q(\t_V_5_reg_542_reg_n_0_[11] ),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[12] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[12]),
        .Q(\t_V_5_reg_542_reg_n_0_[12] ),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[1]),
        .Q(\t_V_5_reg_542_reg[10]_0 [1]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[2]),
        .Q(\t_V_5_reg_542_reg[10]_0 [2]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[3]),
        .Q(\t_V_5_reg_542_reg[10]_0 [3]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[4]),
        .Q(\t_V_5_reg_542_reg[10]_0 [4]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[5]),
        .Q(\t_V_5_reg_542_reg[10]_0 [5]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[6]),
        .Q(\t_V_5_reg_542_reg[10]_0 [6]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[7]),
        .Q(\t_V_5_reg_542_reg[10]_0 [7]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[8] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[8]),
        .Q(\t_V_5_reg_542_reg[10]_0 [8]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  FDRE \t_V_5_reg_542_reg[9] 
       (.C(ap_clk),
        .CE(\t_V_5_reg_542[12]_i_2_n_0 ),
        .D(col_V_reg_1741_reg[9]),
        .Q(\t_V_5_reg_542_reg[10]_0 [9]),
        .R(\t_V_5_reg_542[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8A88AAAAAAAAAAAA)) 
    \t_V_reg_442[0]_i_1 
       (.I0(p_0_in1_in),
        .I1(ap_condition_pp0_exit_iter0_state4),
        .I2(imgInput1_data_V_cha_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\t_V_reg_442[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45000000)) 
    \t_V_reg_442[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state4),
        .I1(imgInput1_data_V_cha_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\t_V_reg_442[0]_i_2_n_0 ));
  FDRE \t_V_reg_442_reg[0] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry_n_7 ),
        .Q(t_V_reg_442_reg[0]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  FDRE \t_V_reg_442_reg[10] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry__1_n_5 ),
        .Q(t_V_reg_442_reg[10]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  FDRE \t_V_reg_442_reg[1] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry_n_6 ),
        .Q(t_V_reg_442_reg[1]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  FDRE \t_V_reg_442_reg[2] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry_n_5 ),
        .Q(t_V_reg_442_reg[2]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  FDRE \t_V_reg_442_reg[3] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry_n_4 ),
        .Q(t_V_reg_442_reg[3]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  FDRE \t_V_reg_442_reg[4] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry__0_n_7 ),
        .Q(t_V_reg_442_reg[4]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  FDRE \t_V_reg_442_reg[5] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry__0_n_6 ),
        .Q(t_V_reg_442_reg[5]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  FDRE \t_V_reg_442_reg[6] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry__0_n_5 ),
        .Q(t_V_reg_442_reg[6]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  FDRE \t_V_reg_442_reg[7] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry__0_n_4 ),
        .Q(t_V_reg_442_reg[7]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  FDRE \t_V_reg_442_reg[8] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry__1_n_7 ),
        .Q(t_V_reg_442_reg[8]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  FDRE \t_V_reg_442_reg[9] 
       (.C(ap_clk),
        .CE(\t_V_reg_442[0]_i_2_n_0 ),
        .D(\i_/i_/i___75_carry__1_n_6 ),
        .Q(t_V_reg_442_reg[9]),
        .R(\t_V_reg_442[0]_i_1_n_0 ));
  CARRY4 tmp_10_fu_1061_p2_carry
       (.CI(1'b0),
        .CO({tmp_10_fu_1061_p2_carry_n_0,tmp_10_fu_1061_p2_carry_n_1,tmp_10_fu_1061_p2_carry_n_2,tmp_10_fu_1061_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_1061_p2_carry_i_1_n_0,tmp_10_fu_1061_p2_carry_i_2_n_0,tmp_10_fu_1061_p2_carry_i_3_n_0,tmp_10_fu_1061_p2_carry_i_4_n_0}),
        .O(NLW_tmp_10_fu_1061_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_10_fu_1061_p2_carry_i_5_n_0,tmp_10_fu_1061_p2_carry_i_6_n_0,tmp_10_fu_1061_p2_carry_i_7_n_0,tmp_10_fu_1061_p2_carry_i_8_n_0}));
  CARRY4 tmp_10_fu_1061_p2_carry__0
       (.CI(tmp_10_fu_1061_p2_carry_n_0),
        .CO({tmp_10_fu_1061_p2,tmp_10_fu_1061_p2_carry__0_n_1,tmp_10_fu_1061_p2_carry__0_n_2,tmp_10_fu_1061_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_fu_1061_p2_carry__0_i_1_n_0,tmp_10_fu_1061_p2_carry__0_i_2_n_0,tmp_10_fu_1061_p2_carry__0_i_3_n_0,tmp_10_fu_1061_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_10_fu_1061_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_10_fu_1061_p2_carry__0_i_5_n_0,tmp_10_fu_1061_p2_carry__0_i_6_n_0,tmp_10_fu_1061_p2_carry__0_i_7_n_0,tmp_10_fu_1061_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_10_fu_1061_p2_carry__0_i_1
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [15]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [14]),
        .O(tmp_10_fu_1061_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    tmp_10_fu_1061_p2_carry__0_i_2
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [13]),
        .I1(col_V_reg_1741_reg[12]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(\t_V_5_reg_542_reg_n_0_[12] ),
        .I4(\op_assign_cast7_reg_1615_reg[15]_0 [12]),
        .O(tmp_10_fu_1061_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_10_fu_1061_p2_carry__0_i_3
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [10]),
        .I1(\t_V_5_reg_542_reg[10]_0 [10]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[10]),
        .I4(tmp_12_cast_fu_1046_p1[11]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [11]),
        .O(tmp_10_fu_1061_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_10_fu_1061_p2_carry__0_i_4
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [8]),
        .I1(\t_V_5_reg_542_reg[10]_0 [8]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[8]),
        .I4(tmp_12_cast_fu_1046_p1[9]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [9]),
        .O(tmp_10_fu_1061_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_10_fu_1061_p2_carry__0_i_5
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [14]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [15]),
        .O(tmp_10_fu_1061_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h0000B847)) 
    tmp_10_fu_1061_p2_carry__0_i_6
       (.I0(col_V_reg_1741_reg[12]),
        .I1(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I2(\t_V_5_reg_542_reg_n_0_[12] ),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [12]),
        .I4(\op_assign_cast7_reg_1615_reg[15]_0 [13]),
        .O(tmp_10_fu_1061_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_10_fu_1061_p2_carry__0_i_7
       (.I0(tmp_12_cast_fu_1046_p1[10]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [10]),
        .I2(\t_V_5_reg_542_reg_n_0_[11] ),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[11]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [11]),
        .O(tmp_10_fu_1061_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_10_fu_1061_p2_carry__0_i_8
       (.I0(tmp_12_cast_fu_1046_p1[8]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [8]),
        .I2(\t_V_5_reg_542_reg[10]_0 [9]),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[9]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [9]),
        .O(tmp_10_fu_1061_p2_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_10_fu_1061_p2_carry_i_1
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [6]),
        .I1(\t_V_5_reg_542_reg[10]_0 [6]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[6]),
        .I4(tmp_12_cast_fu_1046_p1[7]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [7]),
        .O(tmp_10_fu_1061_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_10_fu_1061_p2_carry_i_2
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [4]),
        .I1(\t_V_5_reg_542_reg[10]_0 [4]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[4]),
        .I4(tmp_12_cast_fu_1046_p1[5]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [5]),
        .O(tmp_10_fu_1061_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_10_fu_1061_p2_carry_i_3
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [2]),
        .I1(\t_V_5_reg_542_reg[10]_0 [2]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[2]),
        .I4(tmp_12_cast_fu_1046_p1[3]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [3]),
        .O(tmp_10_fu_1061_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_10_fu_1061_p2_carry_i_4
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [0]),
        .I1(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I2(col_V_reg_1741_reg[0]),
        .I3(\t_V_5_reg_542_reg[10]_0 [0]),
        .I4(tmp_12_cast_fu_1046_p1[1]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [1]),
        .O(tmp_10_fu_1061_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_10_fu_1061_p2_carry_i_5
       (.I0(tmp_12_cast_fu_1046_p1[6]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [6]),
        .I2(\t_V_5_reg_542_reg[10]_0 [7]),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[7]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [7]),
        .O(tmp_10_fu_1061_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_10_fu_1061_p2_carry_i_6
       (.I0(tmp_12_cast_fu_1046_p1[4]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [4]),
        .I2(\t_V_5_reg_542_reg[10]_0 [5]),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[5]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [5]),
        .O(tmp_10_fu_1061_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_10_fu_1061_p2_carry_i_7
       (.I0(tmp_12_cast_fu_1046_p1[2]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [2]),
        .I2(\t_V_5_reg_542_reg[10]_0 [3]),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[3]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [3]),
        .O(tmp_10_fu_1061_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_10_fu_1061_p2_carry_i_8
       (.I0(tmp_4_fu_1050_p2_carry_i_17_n_0),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [0]),
        .I2(\t_V_5_reg_542_reg[10]_0 [1]),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[1]),
        .I5(\op_assign_cast7_reg_1615_reg[15]_0 [1]),
        .O(tmp_10_fu_1061_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_10_reg_1746[0]_i_1 
       (.I0(tmp_10_fu_1061_p2),
        .I1(tmp_4_fu_1050_p2),
        .I2(ap_block_pp1_stage0_subdone6_in),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(tmp_10_reg_1746),
        .O(\tmp_10_reg_1746[0]_i_1_n_0 ));
  FDRE \tmp_10_reg_1746_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(tmp_10_reg_1746),
        .Q(tmp_10_reg_1746_pp1_iter1_reg),
        .R(1'b0));
  FDRE \tmp_10_reg_1746_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(tmp_10_reg_1746_pp1_iter1_reg),
        .Q(tmp_10_reg_1746_pp1_iter2_reg),
        .R(1'b0));
  FDRE \tmp_10_reg_1746_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_10_reg_1746[0]_i_1_n_0 ),
        .Q(tmp_10_reg_1746),
        .R(1'b0));
  FDRE \tmp_13_reg_1712_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_3_V_1_reg_475_reg_n_0_[0] ),
        .Q(tmp_13_reg_1712[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_1712_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_3_V_1_reg_475_reg_n_0_[1] ),
        .Q(tmp_13_reg_1712[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_1712_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_3_V_1_reg_475_reg_n_0_[2] ),
        .Q(tmp_13_reg_1712[2]),
        .R(1'b0));
  FDRE \tmp_17_reg_1717_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\zero_ind_V_reg_518_reg_n_0_[0] ),
        .Q(tmp_17_reg_1717[0]),
        .R(1'b0));
  FDRE \tmp_17_reg_1717_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\zero_ind_V_reg_518_reg_n_0_[1] ),
        .Q(tmp_17_reg_1717[1]),
        .R(1'b0));
  FDRE \tmp_17_reg_1717_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\zero_ind_V_reg_518_reg_n_0_[2] ),
        .Q(tmp_17_reg_1717[2]),
        .R(1'b0));
  FDRE \tmp_18_reg_1722_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_0_V_reg_507_reg_n_0_[0] ),
        .Q(tmp_18_reg_1722[0]),
        .R(1'b0));
  FDRE \tmp_18_reg_1722_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_0_V_reg_507_reg_n_0_[1] ),
        .Q(tmp_18_reg_1722[1]),
        .R(1'b0));
  FDRE \tmp_18_reg_1722_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_0_V_reg_507_reg_n_0_[2] ),
        .Q(tmp_18_reg_1722[2]),
        .R(1'b0));
  FDRE \tmp_19_reg_1727_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_1_V_reg_496_reg_n_0_[0] ),
        .Q(tmp_19_reg_1727[0]),
        .R(1'b0));
  FDRE \tmp_19_reg_1727_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_1_V_reg_496_reg_n_0_[1] ),
        .Q(tmp_19_reg_1727[1]),
        .R(1'b0));
  FDRE \tmp_19_reg_1727_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_1_V_reg_496_reg_n_0_[2] ),
        .Q(tmp_19_reg_1727[2]),
        .R(1'b0));
  FDRE \tmp_20_reg_1732_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_2_V_reg_485_reg_n_0_[0] ),
        .Q(tmp_20_reg_1732[0]),
        .R(1'b0));
  FDRE \tmp_20_reg_1732_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_2_V_reg_485_reg_n_0_[1] ),
        .Q(tmp_20_reg_1732[1]),
        .R(1'b0));
  FDRE \tmp_20_reg_1732_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\row_ind_2_V_reg_485_reg_n_0_[2] ),
        .Q(tmp_20_reg_1732[2]),
        .R(1'b0));
  CARRY4 tmp_2_fu_987_p2_carry
       (.CI(1'b0),
        .CO({tmp_2_fu_987_p2_carry_n_0,tmp_2_fu_987_p2_carry_n_1,tmp_2_fu_987_p2_carry_n_2,tmp_2_fu_987_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_2_fu_987_p2_carry_i_1_n_0,tmp_2_fu_987_p2_carry_i_2_n_0,tmp_2_fu_987_p2_carry_i_3_n_0,tmp_2_fu_987_p2_carry_i_4_n_0}),
        .O(NLW_tmp_2_fu_987_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_2_fu_987_p2_carry_i_5_n_0,tmp_2_fu_987_p2_carry_i_6_n_0,tmp_2_fu_987_p2_carry_i_7_n_0,tmp_2_fu_987_p2_carry_i_8_n_0}));
  CARRY4 tmp_2_fu_987_p2_carry__0
       (.CI(tmp_2_fu_987_p2_carry_n_0),
        .CO({tmp_2_fu_987_p2,tmp_2_fu_987_p2_carry__0_n_1,tmp_2_fu_987_p2_carry__0_n_2,tmp_2_fu_987_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_2_fu_987_p2_carry__0_i_1_n_0,tmp_2_fu_987_p2_carry__0_i_2_n_0,tmp_2_fu_987_p2_carry__0_i_3_n_0,tmp_2_fu_987_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_2_fu_987_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_2_fu_987_p2_carry__0_i_5_n_0,tmp_2_fu_987_p2_carry__0_i_6_n_0,tmp_2_fu_987_p2_carry__0_i_7_n_0,tmp_2_fu_987_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_2_fu_987_p2_carry__0_i_1
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [15]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [14]),
        .O(tmp_2_fu_987_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    tmp_2_fu_987_p2_carry__0_i_2
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [13]),
        .I1(t_V_2_reg_464_reg[12]),
        .I2(\op_assign_cast7_reg_1615_reg[15]_0 [12]),
        .O(tmp_2_fu_987_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_2_fu_987_p2_carry__0_i_3
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [10]),
        .I1(t_V_2_reg_464_reg[10]),
        .I2(t_V_2_reg_464_reg[11]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [11]),
        .O(tmp_2_fu_987_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_2_fu_987_p2_carry__0_i_4
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [8]),
        .I1(t_V_2_reg_464_reg[8]),
        .I2(t_V_2_reg_464_reg[9]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [9]),
        .O(tmp_2_fu_987_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_2_fu_987_p2_carry__0_i_5
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [14]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [15]),
        .O(tmp_2_fu_987_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_2_fu_987_p2_carry__0_i_6
       (.I0(t_V_2_reg_464_reg[12]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [12]),
        .I2(\op_assign_cast7_reg_1615_reg[15]_0 [13]),
        .O(tmp_2_fu_987_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_fu_987_p2_carry__0_i_7
       (.I0(t_V_2_reg_464_reg[10]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [10]),
        .I2(t_V_2_reg_464_reg[11]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [11]),
        .O(tmp_2_fu_987_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_fu_987_p2_carry__0_i_8
       (.I0(t_V_2_reg_464_reg[8]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [8]),
        .I2(t_V_2_reg_464_reg[9]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [9]),
        .O(tmp_2_fu_987_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_2_fu_987_p2_carry_i_1
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [6]),
        .I1(t_V_2_reg_464_reg[6]),
        .I2(t_V_2_reg_464_reg[7]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [7]),
        .O(tmp_2_fu_987_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_2_fu_987_p2_carry_i_2
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [4]),
        .I1(t_V_2_reg_464_reg[4]),
        .I2(t_V_2_reg_464_reg[5]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [5]),
        .O(tmp_2_fu_987_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_2_fu_987_p2_carry_i_3
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [2]),
        .I1(t_V_2_reg_464_reg[2]),
        .I2(t_V_2_reg_464_reg[3]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [3]),
        .O(tmp_2_fu_987_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_2_fu_987_p2_carry_i_4
       (.I0(\op_assign_cast7_reg_1615_reg[15]_0 [0]),
        .I1(t_V_2_reg_464_reg[0]),
        .I2(t_V_2_reg_464_reg[1]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [1]),
        .O(tmp_2_fu_987_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_fu_987_p2_carry_i_5
       (.I0(t_V_2_reg_464_reg[6]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [6]),
        .I2(t_V_2_reg_464_reg[7]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [7]),
        .O(tmp_2_fu_987_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_fu_987_p2_carry_i_6
       (.I0(t_V_2_reg_464_reg[4]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [4]),
        .I2(t_V_2_reg_464_reg[5]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [5]),
        .O(tmp_2_fu_987_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_fu_987_p2_carry_i_7
       (.I0(t_V_2_reg_464_reg[2]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [2]),
        .I2(t_V_2_reg_464_reg[3]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [3]),
        .O(tmp_2_fu_987_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_2_fu_987_p2_carry_i_8
       (.I0(t_V_2_reg_464_reg[0]),
        .I1(\op_assign_cast7_reg_1615_reg[15]_0 [0]),
        .I2(t_V_2_reg_464_reg[1]),
        .I3(\op_assign_cast7_reg_1615_reg[15]_0 [1]),
        .O(tmp_2_fu_987_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_0_1_fu_1220_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_0_1_fu_1220_p2_carry_n_0,tmp_49_0_0_1_fu_1220_p2_carry_n_1,tmp_49_0_0_1_fu_1220_p2_carry_n_2,tmp_49_0_0_1_fu_1220_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_0_1_fu_1220_p2_carry_i_1_n_0,tmp_49_0_0_1_fu_1220_p2_carry_i_2_n_0,tmp_49_0_0_1_fu_1220_p2_carry_i_3_n_0,tmp_49_0_0_1_fu_1220_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_0_1_fu_1220_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_0_1_fu_1220_p2_carry_i_5_n_0,tmp_49_0_0_1_fu_1220_p2_carry_i_6_n_0,tmp_49_0_0_1_fu_1220_p2_carry_i_7_n_0,tmp_49_0_0_1_fu_1220_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h500CFFFF0000500C)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_1
       (.I0(src_buf_reg_757[6]),
        .I1(src_buf_0_2_reg_731[6]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[6] ),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_10_n_0),
        .I5(tmp_49_0_0_1_fu_1220_p2_carry_i_11_n_0),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_10
       (.I0(src_buf_reg_757[7]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[7] ),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_11
       (.I0(\src_buf_0_1_reg_744_reg_n_0_[7] ),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_2_reg_731[7]),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_12
       (.I0(src_buf_reg_757[5]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[5] ),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_13
       (.I0(\src_buf_0_1_reg_744_reg_n_0_[5] ),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_2_reg_731[5]),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_14
       (.I0(src_buf_reg_757[3]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[3] ),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_15
       (.I0(\src_buf_0_1_reg_744_reg_n_0_[3] ),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_2_reg_731[3]),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_16
       (.I0(src_buf_reg_757[1]),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[1] ),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_17
       (.I0(\src_buf_0_1_reg_744_reg_n_0_[1] ),
        .I1(tmp_4_reg_1737_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(src_buf_0_2_reg_731[1]),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h500CFFFF0000500C)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_2
       (.I0(src_buf_reg_757[4]),
        .I1(src_buf_0_2_reg_731[4]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[4] ),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_12_n_0),
        .I5(tmp_49_0_0_1_fu_1220_p2_carry_i_13_n_0),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h500CFFFF0000500C)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_3
       (.I0(src_buf_reg_757[2]),
        .I1(src_buf_0_2_reg_731[2]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[2] ),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_14_n_0),
        .I5(tmp_49_0_0_1_fu_1220_p2_carry_i_15_n_0),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h500CFFFF0000500C)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_4
       (.I0(src_buf_reg_757[0]),
        .I1(src_buf_0_2_reg_731[0]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[0] ),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_16_n_0),
        .I5(tmp_49_0_0_1_fu_1220_p2_carry_i_17_n_0),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_5
       (.I0(src_buf_reg_757[6]),
        .I1(src_buf_0_2_reg_731[6]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[6] ),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_10_n_0),
        .I5(tmp_49_0_0_1_fu_1220_p2_carry_i_11_n_0),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_6
       (.I0(src_buf_reg_757[4]),
        .I1(src_buf_0_2_reg_731[4]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[4] ),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_12_n_0),
        .I5(tmp_49_0_0_1_fu_1220_p2_carry_i_13_n_0),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_7
       (.I0(src_buf_reg_757[2]),
        .I1(src_buf_0_2_reg_731[2]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[2] ),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_14_n_0),
        .I5(tmp_49_0_0_1_fu_1220_p2_carry_i_15_n_0),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_8
       (.I0(src_buf_reg_757[0]),
        .I1(src_buf_0_2_reg_731[0]),
        .I2(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I3(\src_buf_0_1_reg_744_reg_n_0_[0] ),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_16_n_0),
        .I5(tmp_49_0_0_1_fu_1220_p2_carry_i_17_n_0),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_49_0_0_1_fu_1220_p2_carry_i_9
       (.I0(tmp_4_reg_1737_pp1_iter3_reg),
        .I1(ap_enable_reg_pp1_iter4),
        .O(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0));
  CARRY4 tmp_49_0_0_2_fu_1234_p2_carry
       (.CI(1'b0),
        .CO({p_0_in2_in,tmp_49_0_0_2_fu_1234_p2_carry_n_1,tmp_49_0_0_2_fu_1234_p2_carry_n_2,tmp_49_0_0_2_fu_1234_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_0_2_fu_1234_p2_carry_i_1_n_0,tmp_49_0_0_2_fu_1234_p2_carry_i_2_n_0,tmp_49_0_0_2_fu_1234_p2_carry_i_3_n_0,tmp_49_0_0_2_fu_1234_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_0_2_fu_1234_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_0_2_fu_1234_p2_carry_i_5_n_0,tmp_49_0_0_2_fu_1234_p2_carry_i_6_n_0,tmp_49_0_0_2_fu_1234_p2_carry_i_7_n_0,tmp_49_0_0_2_fu_1234_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    tmp_49_0_0_2_fu_1234_p2_carry_i_1
       (.I0(src_buf_0_3_reg_719[6]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I2(src_buf_0_2_reg_731[6]),
        .I3(\src_buf_load_0_0_3_s_reg_1819[6]_i_2_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[7]_i_3_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[7]_i_4_n_0 ),
        .O(tmp_49_0_0_2_fu_1234_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    tmp_49_0_0_2_fu_1234_p2_carry_i_2
       (.I0(src_buf_0_3_reg_719[4]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I2(src_buf_0_2_reg_731[4]),
        .I3(\src_buf_load_0_0_3_s_reg_1819[4]_i_2_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[5]_i_2_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[5]_i_3_n_0 ),
        .O(tmp_49_0_0_2_fu_1234_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    tmp_49_0_0_2_fu_1234_p2_carry_i_3
       (.I0(src_buf_0_3_reg_719[2]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I2(src_buf_0_2_reg_731[2]),
        .I3(\src_buf_load_0_0_3_s_reg_1819[2]_i_2_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[3]_i_2_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[3]_i_3_n_0 ),
        .O(tmp_49_0_0_2_fu_1234_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    tmp_49_0_0_2_fu_1234_p2_carry_i_4
       (.I0(src_buf_0_3_reg_719[0]),
        .I1(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I2(src_buf_0_2_reg_731[0]),
        .I3(\src_buf_load_0_0_3_s_reg_1819[0]_i_2_n_0 ),
        .I4(\src_buf_load_0_0_3_s_reg_1819[1]_i_2_n_0 ),
        .I5(\src_buf_load_0_0_3_s_reg_1819[1]_i_3_n_0 ),
        .O(tmp_49_0_0_2_fu_1234_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    tmp_49_0_0_2_fu_1234_p2_carry_i_5
       (.I0(\src_buf_load_0_0_3_s_reg_1819[6]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[6]_i_3_n_0 ),
        .I2(\src_buf_load_0_0_3_s_reg_1819[7]_i_3_n_0 ),
        .I3(src_buf_0_2_reg_731[7]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_0_3_reg_719[7]),
        .O(tmp_49_0_0_2_fu_1234_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    tmp_49_0_0_2_fu_1234_p2_carry_i_6
       (.I0(\src_buf_load_0_0_3_s_reg_1819[4]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[4]_i_3_n_0 ),
        .I2(\src_buf_load_0_0_3_s_reg_1819[5]_i_2_n_0 ),
        .I3(src_buf_0_2_reg_731[5]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_0_3_reg_719[5]),
        .O(tmp_49_0_0_2_fu_1234_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    tmp_49_0_0_2_fu_1234_p2_carry_i_7
       (.I0(\src_buf_load_0_0_3_s_reg_1819[2]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[2]_i_3_n_0 ),
        .I2(\src_buf_load_0_0_3_s_reg_1819[3]_i_2_n_0 ),
        .I3(src_buf_0_2_reg_731[3]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_0_3_reg_719[3]),
        .O(tmp_49_0_0_2_fu_1234_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    tmp_49_0_0_2_fu_1234_p2_carry_i_8
       (.I0(\src_buf_load_0_0_3_s_reg_1819[0]_i_2_n_0 ),
        .I1(\src_buf_load_0_0_3_s_reg_1819[0]_i_3_n_0 ),
        .I2(\src_buf_load_0_0_3_s_reg_1819[1]_i_2_n_0 ),
        .I3(src_buf_0_2_reg_731[1]),
        .I4(tmp_49_0_0_1_fu_1220_p2_carry_i_9_n_0),
        .I5(src_buf_0_3_reg_719[1]),
        .O(tmp_49_0_0_2_fu_1234_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_0_4_fu_1262_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_0_4_fu_1262_p2_carry_n_0,tmp_49_0_0_4_fu_1262_p2_carry_n_1,tmp_49_0_0_4_fu_1262_p2_carry_n_2,tmp_49_0_0_4_fu_1262_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_0_4_fu_1262_p2_carry_i_1_n_0,tmp_49_0_0_4_fu_1262_p2_carry_i_2_n_0,tmp_49_0_0_4_fu_1262_p2_carry_i_3_n_0,tmp_49_0_0_4_fu_1262_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_0_4_fu_1262_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_0_4_fu_1262_p2_carry_i_5_n_0,tmp_49_0_0_4_fu_1262_p2_carry_i_6_n_0,tmp_49_0_0_4_fu_1262_p2_carry_i_7_n_0,tmp_49_0_0_4_fu_1262_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_0_4_fu_1262_p2_carry_i_1
       (.I0(src_buf_temp_copy_ex_reg_1784[6]),
        .I1(src_buf_load_0_0_3_s_reg_1819[6]),
        .I2(src_buf_load_0_0_3_s_reg_1819[7]),
        .I3(src_buf_temp_copy_ex_reg_1784[7]),
        .O(tmp_49_0_0_4_fu_1262_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_0_4_fu_1262_p2_carry_i_2
       (.I0(src_buf_temp_copy_ex_reg_1784[4]),
        .I1(src_buf_load_0_0_3_s_reg_1819[4]),
        .I2(src_buf_load_0_0_3_s_reg_1819[5]),
        .I3(src_buf_temp_copy_ex_reg_1784[5]),
        .O(tmp_49_0_0_4_fu_1262_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_0_4_fu_1262_p2_carry_i_3
       (.I0(src_buf_temp_copy_ex_reg_1784[2]),
        .I1(src_buf_load_0_0_3_s_reg_1819[2]),
        .I2(src_buf_load_0_0_3_s_reg_1819[3]),
        .I3(src_buf_temp_copy_ex_reg_1784[3]),
        .O(tmp_49_0_0_4_fu_1262_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_0_4_fu_1262_p2_carry_i_4
       (.I0(src_buf_temp_copy_ex_reg_1784[0]),
        .I1(src_buf_load_0_0_3_s_reg_1819[0]),
        .I2(src_buf_load_0_0_3_s_reg_1819[1]),
        .I3(src_buf_temp_copy_ex_reg_1784[1]),
        .O(tmp_49_0_0_4_fu_1262_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_0_4_fu_1262_p2_carry_i_5
       (.I0(src_buf_load_0_0_3_s_reg_1819[6]),
        .I1(src_buf_temp_copy_ex_reg_1784[6]),
        .I2(src_buf_load_0_0_3_s_reg_1819[7]),
        .I3(src_buf_temp_copy_ex_reg_1784[7]),
        .O(tmp_49_0_0_4_fu_1262_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_0_4_fu_1262_p2_carry_i_6
       (.I0(src_buf_load_0_0_3_s_reg_1819[4]),
        .I1(src_buf_temp_copy_ex_reg_1784[4]),
        .I2(src_buf_load_0_0_3_s_reg_1819[5]),
        .I3(src_buf_temp_copy_ex_reg_1784[5]),
        .O(tmp_49_0_0_4_fu_1262_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_0_4_fu_1262_p2_carry_i_7
       (.I0(src_buf_load_0_0_3_s_reg_1819[2]),
        .I1(src_buf_temp_copy_ex_reg_1784[2]),
        .I2(src_buf_load_0_0_3_s_reg_1819[3]),
        .I3(src_buf_temp_copy_ex_reg_1784[3]),
        .O(tmp_49_0_0_4_fu_1262_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_0_4_fu_1262_p2_carry_i_8
       (.I0(src_buf_load_0_0_3_s_reg_1819[0]),
        .I1(src_buf_temp_copy_ex_reg_1784[0]),
        .I2(src_buf_load_0_0_3_s_reg_1819[1]),
        .I3(src_buf_temp_copy_ex_reg_1784[1]),
        .O(tmp_49_0_0_4_fu_1262_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_1_2_fu_1300_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_1_2_fu_1300_p2_carry_n_0,tmp_49_0_1_2_fu_1300_p2_carry_n_1,tmp_49_0_1_2_fu_1300_p2_carry_n_2,tmp_49_0_1_2_fu_1300_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_1_2_fu_1300_p2_carry_i_1_n_0,tmp_49_0_1_2_fu_1300_p2_carry_i_2_n_0,tmp_49_0_1_2_fu_1300_p2_carry_i_3_n_0,tmp_49_0_1_2_fu_1300_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_1_2_fu_1300_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_1_2_fu_1300_p2_carry_i_5_n_0,tmp_49_0_1_2_fu_1300_p2_carry_i_6_n_0,tmp_49_0_1_2_fu_1300_p2_carry_i_7_n_0,tmp_49_0_1_2_fu_1300_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_1_2_fu_1300_p2_carry_i_1
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[6]),
        .I1(src_buf_load_0_1_1_s_reg_1825[6]),
        .I2(src_buf_load_0_1_1_s_reg_1825[7]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[7]),
        .O(tmp_49_0_1_2_fu_1300_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_1_2_fu_1300_p2_carry_i_2
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[4]),
        .I1(src_buf_load_0_1_1_s_reg_1825[4]),
        .I2(src_buf_load_0_1_1_s_reg_1825[5]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[5]),
        .O(tmp_49_0_1_2_fu_1300_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_1_2_fu_1300_p2_carry_i_3
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[2]),
        .I1(src_buf_load_0_1_1_s_reg_1825[2]),
        .I2(src_buf_load_0_1_1_s_reg_1825[3]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[3]),
        .O(tmp_49_0_1_2_fu_1300_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_1_2_fu_1300_p2_carry_i_4
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[0]),
        .I1(src_buf_load_0_1_1_s_reg_1825[0]),
        .I2(src_buf_load_0_1_1_s_reg_1825[1]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[1]),
        .O(tmp_49_0_1_2_fu_1300_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_1_2_fu_1300_p2_carry_i_5
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[6]),
        .I1(src_buf_load_0_1_1_s_reg_1825[6]),
        .I2(src_buf_1_2_reg_680_pp1_iter4_reg[7]),
        .I3(src_buf_load_0_1_1_s_reg_1825[7]),
        .O(tmp_49_0_1_2_fu_1300_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_1_2_fu_1300_p2_carry_i_6
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[4]),
        .I1(src_buf_load_0_1_1_s_reg_1825[4]),
        .I2(src_buf_1_2_reg_680_pp1_iter4_reg[5]),
        .I3(src_buf_load_0_1_1_s_reg_1825[5]),
        .O(tmp_49_0_1_2_fu_1300_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_1_2_fu_1300_p2_carry_i_7
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[2]),
        .I1(src_buf_load_0_1_1_s_reg_1825[2]),
        .I2(src_buf_1_2_reg_680_pp1_iter4_reg[3]),
        .I3(src_buf_load_0_1_1_s_reg_1825[3]),
        .O(tmp_49_0_1_2_fu_1300_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_1_2_fu_1300_p2_carry_i_8
       (.I0(src_buf_1_2_reg_680_pp1_iter4_reg[0]),
        .I1(src_buf_load_0_1_1_s_reg_1825[0]),
        .I2(src_buf_1_2_reg_680_pp1_iter4_reg[1]),
        .I3(src_buf_load_0_1_1_s_reg_1825[1]),
        .O(tmp_49_0_1_2_fu_1300_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_1_3_fu_1312_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_1_3_fu_1312_p2_carry_n_0,tmp_49_0_1_3_fu_1312_p2_carry_n_1,tmp_49_0_1_3_fu_1312_p2_carry_n_2,tmp_49_0_1_3_fu_1312_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_1_3_fu_1312_p2_carry_i_1_n_0,tmp_49_0_1_3_fu_1312_p2_carry_i_2_n_0,tmp_49_0_1_3_fu_1312_p2_carry_i_3_n_0,tmp_49_0_1_3_fu_1312_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_1_3_fu_1312_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_1_3_fu_1312_p2_carry_i_5_n_0,tmp_49_0_1_3_fu_1312_p2_carry_i_6_n_0,tmp_49_0_1_3_fu_1312_p2_carry_i_7_n_0,tmp_49_0_1_3_fu_1312_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_49_0_1_3_fu_1312_p2_carry_i_1
       (.I0(src_buf_1_3_reg_668_pp1_iter4_reg[6]),
        .I1(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I2(src_buf_load_0_1_1_s_reg_1825[6]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[6]),
        .I4(src_buf_load_0_1_2_s_fu_1305_p3__23[7]),
        .I5(src_buf_1_3_reg_668_pp1_iter4_reg[7]),
        .O(tmp_49_0_1_3_fu_1312_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_49_0_1_3_fu_1312_p2_carry_i_2
       (.I0(src_buf_1_3_reg_668_pp1_iter4_reg[4]),
        .I1(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I2(src_buf_load_0_1_1_s_reg_1825[4]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[4]),
        .I4(src_buf_load_0_1_2_s_fu_1305_p3__23[5]),
        .I5(src_buf_1_3_reg_668_pp1_iter4_reg[5]),
        .O(tmp_49_0_1_3_fu_1312_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_49_0_1_3_fu_1312_p2_carry_i_3
       (.I0(src_buf_1_3_reg_668_pp1_iter4_reg[2]),
        .I1(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I2(src_buf_load_0_1_1_s_reg_1825[2]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[2]),
        .I4(src_buf_load_0_1_2_s_fu_1305_p3__23[3]),
        .I5(src_buf_1_3_reg_668_pp1_iter4_reg[3]),
        .O(tmp_49_0_1_3_fu_1312_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_49_0_1_3_fu_1312_p2_carry_i_4
       (.I0(src_buf_1_3_reg_668_pp1_iter4_reg[0]),
        .I1(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I2(src_buf_load_0_1_1_s_reg_1825[0]),
        .I3(src_buf_1_2_reg_680_pp1_iter4_reg[0]),
        .I4(src_buf_load_0_1_2_s_fu_1305_p3__23[1]),
        .I5(src_buf_1_3_reg_668_pp1_iter4_reg[1]),
        .O(tmp_49_0_1_3_fu_1312_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_49_0_1_3_fu_1312_p2_carry_i_5
       (.I0(src_buf_1_3_reg_668_pp1_iter4_reg[6]),
        .I1(src_buf_1_2_reg_680_pp1_iter4_reg[6]),
        .I2(src_buf_load_0_1_1_s_reg_1825[6]),
        .I3(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I4(src_buf_1_3_reg_668_pp1_iter4_reg[7]),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[7]),
        .O(tmp_49_0_1_3_fu_1312_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_49_0_1_3_fu_1312_p2_carry_i_6
       (.I0(src_buf_1_3_reg_668_pp1_iter4_reg[4]),
        .I1(src_buf_1_2_reg_680_pp1_iter4_reg[4]),
        .I2(src_buf_load_0_1_1_s_reg_1825[4]),
        .I3(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I4(src_buf_1_3_reg_668_pp1_iter4_reg[5]),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[5]),
        .O(tmp_49_0_1_3_fu_1312_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_49_0_1_3_fu_1312_p2_carry_i_7
       (.I0(src_buf_1_3_reg_668_pp1_iter4_reg[2]),
        .I1(src_buf_1_2_reg_680_pp1_iter4_reg[2]),
        .I2(src_buf_load_0_1_1_s_reg_1825[2]),
        .I3(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I4(src_buf_1_3_reg_668_pp1_iter4_reg[3]),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[3]),
        .O(tmp_49_0_1_3_fu_1312_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_49_0_1_3_fu_1312_p2_carry_i_8
       (.I0(src_buf_1_3_reg_668_pp1_iter4_reg[0]),
        .I1(src_buf_1_2_reg_680_pp1_iter4_reg[0]),
        .I2(src_buf_load_0_1_1_s_reg_1825[0]),
        .I3(tmp_49_0_1_2_fu_1300_p2_carry_n_0),
        .I4(src_buf_1_3_reg_668_pp1_iter4_reg[1]),
        .I5(src_buf_load_0_1_2_s_fu_1305_p3__23[1]),
        .O(tmp_49_0_1_3_fu_1312_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_1_fu_1272_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_1_fu_1272_p2_carry_n_0,tmp_49_0_1_fu_1272_p2_carry_n_1,tmp_49_0_1_fu_1272_p2_carry_n_2,tmp_49_0_1_fu_1272_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_1_fu_1272_p2_carry_i_1_n_0,tmp_49_0_1_fu_1272_p2_carry_i_2_n_0,tmp_49_0_1_fu_1272_p2_carry_i_3_n_0,tmp_49_0_1_fu_1272_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_1_fu_1272_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_1_fu_1272_p2_carry_i_5_n_0,tmp_49_0_1_fu_1272_p2_carry_i_6_n_0,tmp_49_0_1_fu_1272_p2_carry_i_7_n_0,tmp_49_0_1_fu_1272_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_1_fu_1272_p2_carry_i_1
       (.I0(\src_buf_load_0_1_1_s_reg_1825[6]_i_2_n_0 ),
        .I1(src_buf_load_0_0_3_s_reg_1819[6]),
        .I2(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_reg_1784[6]),
        .I4(\src_buf_load_0_1_1_s_reg_1825[7]_i_4_n_0 ),
        .I5(\src_buf_load_0_1_1_s_reg_1825[7]_i_3_n_0 ),
        .O(tmp_49_0_1_fu_1272_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_1_fu_1272_p2_carry_i_2
       (.I0(\src_buf_load_0_1_1_s_reg_1825[4]_i_2_n_0 ),
        .I1(src_buf_load_0_0_3_s_reg_1819[4]),
        .I2(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_reg_1784[4]),
        .I4(\src_buf_load_0_1_1_s_reg_1825[5]_i_3_n_0 ),
        .I5(\src_buf_load_0_1_1_s_reg_1825[5]_i_2_n_0 ),
        .O(tmp_49_0_1_fu_1272_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_1_fu_1272_p2_carry_i_3
       (.I0(\src_buf_load_0_1_1_s_reg_1825[2]_i_2_n_0 ),
        .I1(src_buf_load_0_0_3_s_reg_1819[2]),
        .I2(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_reg_1784[2]),
        .I4(\src_buf_load_0_1_1_s_reg_1825[3]_i_3_n_0 ),
        .I5(\src_buf_load_0_1_1_s_reg_1825[3]_i_2_n_0 ),
        .O(tmp_49_0_1_fu_1272_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_1_fu_1272_p2_carry_i_4
       (.I0(\src_buf_load_0_1_1_s_reg_1825[0]_i_2_n_0 ),
        .I1(src_buf_load_0_0_3_s_reg_1819[0]),
        .I2(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_reg_1784[0]),
        .I4(\src_buf_load_0_1_1_s_reg_1825[1]_i_3_n_0 ),
        .I5(\src_buf_load_0_1_1_s_reg_1825[1]_i_2_n_0 ),
        .O(tmp_49_0_1_fu_1272_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_1_fu_1272_p2_carry_i_5
       (.I0(\src_buf_load_0_1_1_s_reg_1825[6]_i_3_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[6]_i_2_n_0 ),
        .I2(src_buf_load_0_0_3_s_reg_1819[7]),
        .I3(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_reg_1784[7]),
        .I5(\src_buf_load_0_1_1_s_reg_1825[7]_i_3_n_0 ),
        .O(tmp_49_0_1_fu_1272_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_1_fu_1272_p2_carry_i_6
       (.I0(\src_buf_load_0_1_1_s_reg_1825[4]_i_3_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[4]_i_2_n_0 ),
        .I2(src_buf_load_0_0_3_s_reg_1819[5]),
        .I3(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_reg_1784[5]),
        .I5(\src_buf_load_0_1_1_s_reg_1825[5]_i_2_n_0 ),
        .O(tmp_49_0_1_fu_1272_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_1_fu_1272_p2_carry_i_7
       (.I0(\src_buf_load_0_1_1_s_reg_1825[2]_i_3_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[2]_i_2_n_0 ),
        .I2(src_buf_load_0_0_3_s_reg_1819[3]),
        .I3(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_reg_1784[3]),
        .I5(\src_buf_load_0_1_1_s_reg_1825[3]_i_2_n_0 ),
        .O(tmp_49_0_1_fu_1272_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_1_fu_1272_p2_carry_i_8
       (.I0(\src_buf_load_0_1_1_s_reg_1825[0]_i_3_n_0 ),
        .I1(\src_buf_load_0_1_1_s_reg_1825[0]_i_2_n_0 ),
        .I2(src_buf_load_0_0_3_s_reg_1819[1]),
        .I3(tmp_49_0_0_4_fu_1262_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_reg_1784[1]),
        .I5(\src_buf_load_0_1_1_s_reg_1825[1]_i_2_n_0 ),
        .O(tmp_49_0_1_fu_1272_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_2_1_fu_1350_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_2_1_fu_1350_p2_carry_n_0,tmp_49_0_2_1_fu_1350_p2_carry_n_1,tmp_49_0_2_1_fu_1350_p2_carry_n_2,tmp_49_0_2_1_fu_1350_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_2_1_fu_1350_p2_carry_i_1_n_0,tmp_49_0_2_1_fu_1350_p2_carry_i_2_n_0,tmp_49_0_2_1_fu_1350_p2_carry_i_3_n_0,tmp_49_0_2_1_fu_1350_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_2_1_fu_1350_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_2_1_fu_1350_p2_carry_i_5_n_0,tmp_49_0_2_1_fu_1350_p2_carry_i_6_n_0,tmp_49_0_2_1_fu_1350_p2_carry_i_7_n_0,tmp_49_0_2_1_fu_1350_p2_carry_i_8_n_0}));
  LUT5 #(
    .INIT(32'h0CFF0808)) 
    tmp_49_0_2_1_fu_1350_p2_carry_i_1
       (.I0(i__carry_i_9__0_n_0),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[6]),
        .I2(\src_buf_load_0_2_2_s_reg_1837[6]_i_2_n_0 ),
        .I3(\src_buf_load_0_2_2_s_reg_1837[7]_i_3_n_0 ),
        .I4(src_buf_2_1_reg_642_pp1_iter5_reg[7]),
        .O(tmp_49_0_2_1_fu_1350_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h0CFF0808)) 
    tmp_49_0_2_1_fu_1350_p2_carry_i_2
       (.I0(i__carry_i_10_n_0),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[4]),
        .I2(\src_buf_load_0_2_2_s_reg_1837[4]_i_2_n_0 ),
        .I3(\src_buf_load_0_2_2_s_reg_1837[5]_i_2_n_0 ),
        .I4(src_buf_2_1_reg_642_pp1_iter5_reg[5]),
        .O(tmp_49_0_2_1_fu_1350_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h0CFF0808)) 
    tmp_49_0_2_1_fu_1350_p2_carry_i_3
       (.I0(i__carry_i_11_n_0),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[2]),
        .I2(\src_buf_load_0_2_2_s_reg_1837[2]_i_2_n_0 ),
        .I3(\src_buf_load_0_2_2_s_reg_1837[3]_i_2_n_0 ),
        .I4(src_buf_2_1_reg_642_pp1_iter5_reg[3]),
        .O(tmp_49_0_2_1_fu_1350_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h0CFF0808)) 
    tmp_49_0_2_1_fu_1350_p2_carry_i_4
       (.I0(i__carry_i_12_n_0),
        .I1(src_buf_2_1_reg_642_pp1_iter5_reg[0]),
        .I2(\src_buf_load_0_2_2_s_reg_1837[0]_i_2_n_0 ),
        .I3(\src_buf_load_0_2_2_s_reg_1837[1]_i_2_n_0 ),
        .I4(src_buf_2_1_reg_642_pp1_iter5_reg[1]),
        .O(tmp_49_0_2_1_fu_1350_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h82C38200)) 
    tmp_49_0_2_1_fu_1350_p2_carry_i_5
       (.I0(\src_buf_load_0_2_2_s_reg_1837[7]_i_3_n_0 ),
        .I1(\src_buf_load_0_2_2_s_reg_1837[6]_i_2_n_0 ),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[6]),
        .I3(src_buf_2_1_reg_642_pp1_iter5_reg[7]),
        .I4(i__carry_i_9__0_n_0),
        .O(tmp_49_0_2_1_fu_1350_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h82C38200)) 
    tmp_49_0_2_1_fu_1350_p2_carry_i_6
       (.I0(\src_buf_load_0_2_2_s_reg_1837[5]_i_2_n_0 ),
        .I1(\src_buf_load_0_2_2_s_reg_1837[4]_i_2_n_0 ),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[4]),
        .I3(src_buf_2_1_reg_642_pp1_iter5_reg[5]),
        .I4(i__carry_i_10_n_0),
        .O(tmp_49_0_2_1_fu_1350_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h82C38200)) 
    tmp_49_0_2_1_fu_1350_p2_carry_i_7
       (.I0(\src_buf_load_0_2_2_s_reg_1837[3]_i_2_n_0 ),
        .I1(\src_buf_load_0_2_2_s_reg_1837[2]_i_2_n_0 ),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[2]),
        .I3(src_buf_2_1_reg_642_pp1_iter5_reg[3]),
        .I4(i__carry_i_11_n_0),
        .O(tmp_49_0_2_1_fu_1350_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h82C38200)) 
    tmp_49_0_2_1_fu_1350_p2_carry_i_8
       (.I0(\src_buf_load_0_2_2_s_reg_1837[1]_i_2_n_0 ),
        .I1(\src_buf_load_0_2_2_s_reg_1837[0]_i_2_n_0 ),
        .I2(src_buf_2_1_reg_642_pp1_iter5_reg[0]),
        .I3(src_buf_2_1_reg_642_pp1_iter5_reg[1]),
        .I4(i__carry_i_12_n_0),
        .O(tmp_49_0_2_1_fu_1350_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_2_3_fu_1378_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_2_3_fu_1378_p2_carry_n_0,tmp_49_0_2_3_fu_1378_p2_carry_n_1,tmp_49_0_2_3_fu_1378_p2_carry_n_2,tmp_49_0_2_3_fu_1378_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_2_3_fu_1378_p2_carry_i_1_n_0,tmp_49_0_2_3_fu_1378_p2_carry_i_2_n_0,tmp_49_0_2_3_fu_1378_p2_carry_i_3_n_0,tmp_49_0_2_3_fu_1378_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_2_3_fu_1378_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_2_3_fu_1378_p2_carry_i_5_n_0,tmp_49_0_2_3_fu_1378_p2_carry_i_6_n_0,tmp_49_0_2_3_fu_1378_p2_carry_i_7_n_0,tmp_49_0_2_3_fu_1378_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_2_3_fu_1378_p2_carry_i_1
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[6]),
        .I1(src_buf_load_0_2_2_s_reg_1837[6]),
        .I2(src_buf_load_0_2_2_s_reg_1837[7]),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[7]),
        .O(tmp_49_0_2_3_fu_1378_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_2_3_fu_1378_p2_carry_i_2
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[4]),
        .I1(src_buf_load_0_2_2_s_reg_1837[4]),
        .I2(src_buf_load_0_2_2_s_reg_1837[5]),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[5]),
        .O(tmp_49_0_2_3_fu_1378_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_2_3_fu_1378_p2_carry_i_3
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[2]),
        .I1(src_buf_load_0_2_2_s_reg_1837[2]),
        .I2(src_buf_load_0_2_2_s_reg_1837[3]),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[3]),
        .O(tmp_49_0_2_3_fu_1378_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_2_3_fu_1378_p2_carry_i_4
       (.I0(src_buf_2_3_reg_617_pp1_iter6_reg[0]),
        .I1(src_buf_load_0_2_2_s_reg_1837[0]),
        .I2(src_buf_load_0_2_2_s_reg_1837[1]),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[1]),
        .O(tmp_49_0_2_3_fu_1378_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_2_3_fu_1378_p2_carry_i_5
       (.I0(src_buf_load_0_2_2_s_reg_1837[6]),
        .I1(src_buf_2_3_reg_617_pp1_iter6_reg[6]),
        .I2(src_buf_load_0_2_2_s_reg_1837[7]),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[7]),
        .O(tmp_49_0_2_3_fu_1378_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_2_3_fu_1378_p2_carry_i_6
       (.I0(src_buf_load_0_2_2_s_reg_1837[4]),
        .I1(src_buf_2_3_reg_617_pp1_iter6_reg[4]),
        .I2(src_buf_load_0_2_2_s_reg_1837[5]),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[5]),
        .O(tmp_49_0_2_3_fu_1378_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_2_3_fu_1378_p2_carry_i_7
       (.I0(src_buf_load_0_2_2_s_reg_1837[2]),
        .I1(src_buf_2_3_reg_617_pp1_iter6_reg[2]),
        .I2(src_buf_load_0_2_2_s_reg_1837[3]),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[3]),
        .O(tmp_49_0_2_3_fu_1378_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_2_3_fu_1378_p2_carry_i_8
       (.I0(src_buf_load_0_2_2_s_reg_1837[0]),
        .I1(src_buf_2_3_reg_617_pp1_iter6_reg[0]),
        .I2(src_buf_load_0_2_2_s_reg_1837[1]),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[1]),
        .O(tmp_49_0_2_3_fu_1378_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_2_4_fu_1390_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_2_4_fu_1390_p2_carry_n_0,tmp_49_0_2_4_fu_1390_p2_carry_n_1,tmp_49_0_2_4_fu_1390_p2_carry_n_2,tmp_49_0_2_4_fu_1390_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_2_4_fu_1390_p2_carry_i_1_n_0,tmp_49_0_2_4_fu_1390_p2_carry_i_2_n_0,tmp_49_0_2_4_fu_1390_p2_carry_i_3_n_0,tmp_49_0_2_4_fu_1390_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_2_4_fu_1390_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_2_4_fu_1390_p2_carry_i_5_n_0,tmp_49_0_2_4_fu_1390_p2_carry_i_6_n_0,tmp_49_0_2_4_fu_1390_p2_carry_i_7_n_0,tmp_49_0_2_4_fu_1390_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_2_4_fu_1390_p2_carry_i_1
       (.I0(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[6]),
        .I1(src_buf_load_0_2_2_s_reg_1837[6]),
        .I2(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[6]),
        .I4(\src_buf_load_0_3_0_s_reg_1843[7]_i_4_n_0 ),
        .I5(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[7]),
        .O(tmp_49_0_2_4_fu_1390_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_2_4_fu_1390_p2_carry_i_2
       (.I0(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[4]),
        .I1(src_buf_load_0_2_2_s_reg_1837[4]),
        .I2(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[4]),
        .I4(\src_buf_load_0_3_0_s_reg_1843[5]_i_3_n_0 ),
        .I5(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[5]),
        .O(tmp_49_0_2_4_fu_1390_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_2_4_fu_1390_p2_carry_i_3
       (.I0(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[2]),
        .I1(src_buf_load_0_2_2_s_reg_1837[2]),
        .I2(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[2]),
        .I4(\src_buf_load_0_3_0_s_reg_1843[3]_i_3_n_0 ),
        .I5(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[3]),
        .O(tmp_49_0_2_4_fu_1390_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_2_4_fu_1390_p2_carry_i_4
       (.I0(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[0]),
        .I1(src_buf_load_0_2_2_s_reg_1837[0]),
        .I2(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I3(src_buf_2_3_reg_617_pp1_iter6_reg[0]),
        .I4(\src_buf_load_0_3_0_s_reg_1843[1]_i_3_n_0 ),
        .I5(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[1]),
        .O(tmp_49_0_2_4_fu_1390_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_2_4_fu_1390_p2_carry_i_5
       (.I0(\src_buf_load_0_3_0_s_reg_1843[6]_i_3_n_0 ),
        .I1(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[6]),
        .I2(src_buf_load_0_2_2_s_reg_1837[7]),
        .I3(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I4(src_buf_2_3_reg_617_pp1_iter6_reg[7]),
        .I5(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[7]),
        .O(tmp_49_0_2_4_fu_1390_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_2_4_fu_1390_p2_carry_i_6
       (.I0(\src_buf_load_0_3_0_s_reg_1843[4]_i_3_n_0 ),
        .I1(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[4]),
        .I2(src_buf_load_0_2_2_s_reg_1837[5]),
        .I3(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I4(src_buf_2_3_reg_617_pp1_iter6_reg[5]),
        .I5(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[5]),
        .O(tmp_49_0_2_4_fu_1390_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_2_4_fu_1390_p2_carry_i_7
       (.I0(\src_buf_load_0_3_0_s_reg_1843[2]_i_3_n_0 ),
        .I1(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[2]),
        .I2(src_buf_load_0_2_2_s_reg_1837[3]),
        .I3(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I4(src_buf_2_3_reg_617_pp1_iter6_reg[3]),
        .I5(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[3]),
        .O(tmp_49_0_2_4_fu_1390_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_2_4_fu_1390_p2_carry_i_8
       (.I0(\src_buf_load_0_3_0_s_reg_1843[0]_i_3_n_0 ),
        .I1(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[0]),
        .I2(src_buf_load_0_2_2_s_reg_1837[1]),
        .I3(tmp_49_0_2_3_fu_1378_p2_carry_n_0),
        .I4(src_buf_2_3_reg_617_pp1_iter6_reg[1]),
        .I5(src_buf_temp_copy_ex_2_reg_1798_pp1_iter6_reg[1]),
        .O(tmp_49_0_2_4_fu_1390_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_2_fu_1338_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_2_fu_1338_p2_carry_n_0,tmp_49_0_2_fu_1338_p2_carry_n_1,tmp_49_0_2_fu_1338_p2_carry_n_2,tmp_49_0_2_fu_1338_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_2_fu_1338_p2_carry_i_1_n_0,tmp_49_0_2_fu_1338_p2_carry_i_2_n_0,tmp_49_0_2_fu_1338_p2_carry_i_3_n_0,tmp_49_0_2_fu_1338_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_2_fu_1338_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_2_fu_1338_p2_carry_i_5_n_0,tmp_49_0_2_fu_1338_p2_carry_i_6_n_0,tmp_49_0_2_fu_1338_p2_carry_i_7_n_0,tmp_49_0_2_fu_1338_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h00000000EA2AFFFF)) 
    tmp_49_0_2_fu_1338_p2_carry_i_1
       (.I0(\src_buf_2_reg_655_reg_n_0_[7] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[7]),
        .I4(src_buf_load_0_1_4_s_reg_1831[7]),
        .I5(tmp_49_0_2_fu_1338_p2_carry_i_9_n_0),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_49_0_2_fu_1338_p2_carry_i_10
       (.I0(\src_buf_2_reg_655_reg_n_0_[4] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[4]),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_49_0_2_fu_1338_p2_carry_i_11
       (.I0(tmp_4_reg_1737_pp1_iter6_reg),
        .I1(ap_enable_reg_pp1_iter7),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    tmp_49_0_2_fu_1338_p2_carry_i_12
       (.I0(\src_buf_2_reg_655_reg_n_0_[2] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[2]),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEE0E000EEE)) 
    tmp_49_0_2_fu_1338_p2_carry_i_13
       (.I0(tmp_49_0_2_fu_1338_p2_carry_i_17_n_0),
        .I1(src_buf_load_0_1_4_s_reg_1831[1]),
        .I2(\src_buf_2_reg_655_reg_n_0_[0] ),
        .I3(tmp_49_0_2_fu_1338_p2_carry_i_11_n_0),
        .I4(src_buf_2_1_reg_642_pp1_iter6_reg[0]),
        .I5(src_buf_load_0_1_4_s_reg_1831[0]),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h20002AAA)) 
    tmp_49_0_2_fu_1338_p2_carry_i_14
       (.I0(src_buf_load_0_1_4_s_reg_1831[7]),
        .I1(src_buf_2_1_reg_642_pp1_iter6_reg[7]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(tmp_4_reg_1737_pp1_iter6_reg),
        .I4(\src_buf_2_reg_655_reg_n_0_[7] ),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h20002AAA)) 
    tmp_49_0_2_fu_1338_p2_carry_i_15
       (.I0(src_buf_load_0_1_4_s_reg_1831[1]),
        .I1(src_buf_2_1_reg_642_pp1_iter6_reg[1]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(tmp_4_reg_1737_pp1_iter6_reg),
        .I4(\src_buf_2_reg_655_reg_n_0_[1] ),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    tmp_49_0_2_fu_1338_p2_carry_i_16
       (.I0(\src_buf_2_reg_655_reg_n_0_[7] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[7]),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h15D5)) 
    tmp_49_0_2_fu_1338_p2_carry_i_17
       (.I0(\src_buf_2_reg_655_reg_n_0_[1] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[1]),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h2F2F2F0202022F02)) 
    tmp_49_0_2_fu_1338_p2_carry_i_2
       (.I0(tmp_49_0_2_fu_1338_p2_carry_i_10_n_0),
        .I1(src_buf_load_0_1_4_s_reg_1831[4]),
        .I2(src_buf_load_0_1_4_s_reg_1831[5]),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[5]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_i_11_n_0),
        .I5(\src_buf_2_reg_655_reg_n_0_[5] ),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F2F2F0202022F02)) 
    tmp_49_0_2_fu_1338_p2_carry_i_3
       (.I0(tmp_49_0_2_fu_1338_p2_carry_i_12_n_0),
        .I1(src_buf_load_0_1_4_s_reg_1831[2]),
        .I2(src_buf_load_0_1_4_s_reg_1831[3]),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[3]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_i_11_n_0),
        .I5(\src_buf_2_reg_655_reg_n_0_[3] ),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000EA2AFFFF)) 
    tmp_49_0_2_fu_1338_p2_carry_i_4
       (.I0(\src_buf_2_reg_655_reg_n_0_[1] ),
        .I1(tmp_4_reg_1737_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[1]),
        .I4(src_buf_load_0_1_4_s_reg_1831[1]),
        .I5(tmp_49_0_2_fu_1338_p2_carry_i_13_n_0),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000AAA222A2)) 
    tmp_49_0_2_fu_1338_p2_carry_i_5
       (.I0(tmp_49_0_2_fu_1338_p2_carry_i_9_n_0),
        .I1(src_buf_load_0_1_4_s_reg_1831[6]),
        .I2(src_buf_2_1_reg_642_pp1_iter6_reg[6]),
        .I3(tmp_49_0_2_fu_1338_p2_carry_i_11_n_0),
        .I4(\src_buf_2_reg_655_reg_n_0_[6] ),
        .I5(tmp_49_0_2_fu_1338_p2_carry_i_14_n_0),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    tmp_49_0_2_fu_1338_p2_carry_i_6
       (.I0(src_buf_load_0_1_4_s_reg_1831[4]),
        .I1(tmp_49_0_2_fu_1338_p2_carry_i_10_n_0),
        .I2(src_buf_load_0_1_4_s_reg_1831[5]),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[5]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_i_11_n_0),
        .I5(\src_buf_2_reg_655_reg_n_0_[5] ),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    tmp_49_0_2_fu_1338_p2_carry_i_7
       (.I0(src_buf_load_0_1_4_s_reg_1831[2]),
        .I1(tmp_49_0_2_fu_1338_p2_carry_i_12_n_0),
        .I2(src_buf_load_0_1_4_s_reg_1831[3]),
        .I3(src_buf_2_1_reg_642_pp1_iter6_reg[3]),
        .I4(tmp_49_0_2_fu_1338_p2_carry_i_11_n_0),
        .I5(\src_buf_2_reg_655_reg_n_0_[3] ),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000AAA222A2)) 
    tmp_49_0_2_fu_1338_p2_carry_i_8
       (.I0(tmp_49_0_2_fu_1338_p2_carry_i_13_n_0),
        .I1(src_buf_load_0_1_4_s_reg_1831[0]),
        .I2(src_buf_2_1_reg_642_pp1_iter6_reg[0]),
        .I3(tmp_49_0_2_fu_1338_p2_carry_i_11_n_0),
        .I4(\src_buf_2_reg_655_reg_n_0_[0] ),
        .I5(tmp_49_0_2_fu_1338_p2_carry_i_15_n_0),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEE0E000EEE)) 
    tmp_49_0_2_fu_1338_p2_carry_i_9
       (.I0(tmp_49_0_2_fu_1338_p2_carry_i_16_n_0),
        .I1(src_buf_load_0_1_4_s_reg_1831[7]),
        .I2(\src_buf_2_reg_655_reg_n_0_[6] ),
        .I3(tmp_49_0_2_fu_1338_p2_carry_i_11_n_0),
        .I4(src_buf_2_1_reg_642_pp1_iter6_reg[6]),
        .I5(src_buf_load_0_1_4_s_reg_1831[6]),
        .O(tmp_49_0_2_fu_1338_p2_carry_i_9_n_0));
  CARRY4 tmp_49_0_3_1_fu_1416_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_3_1_fu_1416_p2_carry_n_0,tmp_49_0_3_1_fu_1416_p2_carry_n_1,tmp_49_0_3_1_fu_1416_p2_carry_n_2,tmp_49_0_3_1_fu_1416_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_3_1_fu_1416_p2_carry_i_1_n_0,tmp_49_0_3_1_fu_1416_p2_carry_i_2_n_0,tmp_49_0_3_1_fu_1416_p2_carry_i_3_n_0,tmp_49_0_3_1_fu_1416_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_3_1_fu_1416_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_3_1_fu_1416_p2_carry_i_5_n_0,tmp_49_0_3_1_fu_1416_p2_carry_i_6_n_0,tmp_49_0_3_1_fu_1416_p2_carry_i_7_n_0,tmp_49_0_3_1_fu_1416_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_3_1_fu_1416_p2_carry_i_1
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[6]),
        .I1(src_buf_load_0_3_0_s_reg_1843[6]),
        .I2(src_buf_load_0_3_0_s_reg_1843[7]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[7]),
        .O(tmp_49_0_3_1_fu_1416_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_3_1_fu_1416_p2_carry_i_2
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[4]),
        .I1(src_buf_load_0_3_0_s_reg_1843[4]),
        .I2(src_buf_load_0_3_0_s_reg_1843[5]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[5]),
        .O(tmp_49_0_3_1_fu_1416_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_3_1_fu_1416_p2_carry_i_3
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[2]),
        .I1(src_buf_load_0_3_0_s_reg_1843[2]),
        .I2(src_buf_load_0_3_0_s_reg_1843[3]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[3]),
        .O(tmp_49_0_3_1_fu_1416_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_3_1_fu_1416_p2_carry_i_4
       (.I0(src_buf_3_1_reg_591_pp1_iter7_reg[0]),
        .I1(src_buf_load_0_3_0_s_reg_1843[0]),
        .I2(src_buf_load_0_3_0_s_reg_1843[1]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[1]),
        .O(tmp_49_0_3_1_fu_1416_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_3_1_fu_1416_p2_carry_i_5
       (.I0(src_buf_load_0_3_0_s_reg_1843[6]),
        .I1(src_buf_3_1_reg_591_pp1_iter7_reg[6]),
        .I2(src_buf_load_0_3_0_s_reg_1843[7]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[7]),
        .O(tmp_49_0_3_1_fu_1416_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_3_1_fu_1416_p2_carry_i_6
       (.I0(src_buf_load_0_3_0_s_reg_1843[4]),
        .I1(src_buf_3_1_reg_591_pp1_iter7_reg[4]),
        .I2(src_buf_load_0_3_0_s_reg_1843[5]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[5]),
        .O(tmp_49_0_3_1_fu_1416_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_3_1_fu_1416_p2_carry_i_7
       (.I0(src_buf_load_0_3_0_s_reg_1843[2]),
        .I1(src_buf_3_1_reg_591_pp1_iter7_reg[2]),
        .I2(src_buf_load_0_3_0_s_reg_1843[3]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[3]),
        .O(tmp_49_0_3_1_fu_1416_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_3_1_fu_1416_p2_carry_i_8
       (.I0(src_buf_load_0_3_0_s_reg_1843[0]),
        .I1(src_buf_3_1_reg_591_pp1_iter7_reg[0]),
        .I2(src_buf_load_0_3_0_s_reg_1843[1]),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[1]),
        .O(tmp_49_0_3_1_fu_1416_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_3_2_fu_1428_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_3_2_fu_1428_p2_carry_n_0,tmp_49_0_3_2_fu_1428_p2_carry_n_1,tmp_49_0_3_2_fu_1428_p2_carry_n_2,tmp_49_0_3_2_fu_1428_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_3_2_fu_1428_p2_carry_i_1_n_0,tmp_49_0_3_2_fu_1428_p2_carry_i_2_n_0,tmp_49_0_3_2_fu_1428_p2_carry_i_3_n_0,tmp_49_0_3_2_fu_1428_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_3_2_fu_1428_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_3_2_fu_1428_p2_carry_i_5_n_0,tmp_49_0_3_2_fu_1428_p2_carry_i_6_n_0,tmp_49_0_3_2_fu_1428_p2_carry_i_7_n_0,tmp_49_0_3_2_fu_1428_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_3_2_fu_1428_p2_carry_i_1
       (.I0(src_buf_3_2_reg_578_pp1_iter7_reg[6]),
        .I1(src_buf_load_0_3_0_s_reg_1843[6]),
        .I2(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[6]),
        .I4(\src_buf_load_0_3_3_s_reg_1849[7]_i_3_n_0 ),
        .I5(src_buf_3_2_reg_578_pp1_iter7_reg[7]),
        .O(tmp_49_0_3_2_fu_1428_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_3_2_fu_1428_p2_carry_i_2
       (.I0(src_buf_3_2_reg_578_pp1_iter7_reg[4]),
        .I1(src_buf_load_0_3_0_s_reg_1843[4]),
        .I2(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[4]),
        .I4(\src_buf_load_0_3_3_s_reg_1849[5]_i_2_n_0 ),
        .I5(src_buf_3_2_reg_578_pp1_iter7_reg[5]),
        .O(tmp_49_0_3_2_fu_1428_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_3_2_fu_1428_p2_carry_i_3
       (.I0(src_buf_3_2_reg_578_pp1_iter7_reg[2]),
        .I1(src_buf_load_0_3_0_s_reg_1843[2]),
        .I2(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[2]),
        .I4(\src_buf_load_0_3_3_s_reg_1849[3]_i_2_n_0 ),
        .I5(src_buf_3_2_reg_578_pp1_iter7_reg[3]),
        .O(tmp_49_0_3_2_fu_1428_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_3_2_fu_1428_p2_carry_i_4
       (.I0(src_buf_3_2_reg_578_pp1_iter7_reg[0]),
        .I1(src_buf_load_0_3_0_s_reg_1843[0]),
        .I2(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I3(src_buf_3_1_reg_591_pp1_iter7_reg[0]),
        .I4(\src_buf_load_0_3_3_s_reg_1849[1]_i_2_n_0 ),
        .I5(src_buf_3_2_reg_578_pp1_iter7_reg[1]),
        .O(tmp_49_0_3_2_fu_1428_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_3_2_fu_1428_p2_carry_i_5
       (.I0(\src_buf_load_0_3_3_s_reg_1849[6]_i_2_n_0 ),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[6]),
        .I2(src_buf_load_0_3_0_s_reg_1843[7]),
        .I3(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I4(src_buf_3_1_reg_591_pp1_iter7_reg[7]),
        .I5(src_buf_3_2_reg_578_pp1_iter7_reg[7]),
        .O(tmp_49_0_3_2_fu_1428_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_3_2_fu_1428_p2_carry_i_6
       (.I0(\src_buf_load_0_3_3_s_reg_1849[4]_i_2_n_0 ),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[4]),
        .I2(src_buf_load_0_3_0_s_reg_1843[5]),
        .I3(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I4(src_buf_3_1_reg_591_pp1_iter7_reg[5]),
        .I5(src_buf_3_2_reg_578_pp1_iter7_reg[5]),
        .O(tmp_49_0_3_2_fu_1428_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_3_2_fu_1428_p2_carry_i_7
       (.I0(\src_buf_load_0_3_3_s_reg_1849[2]_i_2_n_0 ),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[2]),
        .I2(src_buf_load_0_3_0_s_reg_1843[3]),
        .I3(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I4(src_buf_3_1_reg_591_pp1_iter7_reg[3]),
        .I5(src_buf_3_2_reg_578_pp1_iter7_reg[3]),
        .O(tmp_49_0_3_2_fu_1428_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_3_2_fu_1428_p2_carry_i_8
       (.I0(\src_buf_load_0_3_3_s_reg_1849[0]_i_2_n_0 ),
        .I1(src_buf_3_2_reg_578_pp1_iter7_reg[0]),
        .I2(src_buf_load_0_3_0_s_reg_1843[1]),
        .I3(tmp_49_0_3_1_fu_1416_p2_carry_n_0),
        .I4(src_buf_3_1_reg_591_pp1_iter7_reg[1]),
        .I5(src_buf_3_2_reg_578_pp1_iter7_reg[1]),
        .O(tmp_49_0_3_2_fu_1428_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_3_4_fu_1456_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_3_4_fu_1456_p2_carry_n_0,tmp_49_0_3_4_fu_1456_p2_carry_n_1,tmp_49_0_3_4_fu_1456_p2_carry_n_2,tmp_49_0_3_4_fu_1456_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_3_4_fu_1456_p2_carry_i_1_n_0,tmp_49_0_3_4_fu_1456_p2_carry_i_2_n_0,tmp_49_0_3_4_fu_1456_p2_carry_i_3_n_0,tmp_49_0_3_4_fu_1456_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_3_4_fu_1456_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_3_4_fu_1456_p2_carry_i_5_n_0,tmp_49_0_3_4_fu_1456_p2_carry_i_6_n_0,tmp_49_0_3_4_fu_1456_p2_carry_i_7_n_0,tmp_49_0_3_4_fu_1456_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_3_4_fu_1456_p2_carry_i_1
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[6]),
        .I1(src_buf_load_0_3_3_s_reg_1849[6]),
        .I2(src_buf_load_0_3_3_s_reg_1849[7]),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[7]),
        .O(tmp_49_0_3_4_fu_1456_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_3_4_fu_1456_p2_carry_i_2
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[4]),
        .I1(src_buf_load_0_3_3_s_reg_1849[4]),
        .I2(src_buf_load_0_3_3_s_reg_1849[5]),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[5]),
        .O(tmp_49_0_3_4_fu_1456_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_3_4_fu_1456_p2_carry_i_3
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[2]),
        .I1(src_buf_load_0_3_3_s_reg_1849[2]),
        .I2(src_buf_load_0_3_3_s_reg_1849[3]),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[3]),
        .O(tmp_49_0_3_4_fu_1456_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_3_4_fu_1456_p2_carry_i_4
       (.I0(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[0]),
        .I1(src_buf_load_0_3_3_s_reg_1849[0]),
        .I2(src_buf_load_0_3_3_s_reg_1849[1]),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[1]),
        .O(tmp_49_0_3_4_fu_1456_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_3_4_fu_1456_p2_carry_i_5
       (.I0(src_buf_load_0_3_3_s_reg_1849[6]),
        .I1(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[6]),
        .I2(src_buf_load_0_3_3_s_reg_1849[7]),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[7]),
        .O(tmp_49_0_3_4_fu_1456_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_3_4_fu_1456_p2_carry_i_6
       (.I0(src_buf_load_0_3_3_s_reg_1849[4]),
        .I1(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[4]),
        .I2(src_buf_load_0_3_3_s_reg_1849[5]),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[5]),
        .O(tmp_49_0_3_4_fu_1456_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_3_4_fu_1456_p2_carry_i_7
       (.I0(src_buf_load_0_3_3_s_reg_1849[2]),
        .I1(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[2]),
        .I2(src_buf_load_0_3_3_s_reg_1849[3]),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[3]),
        .O(tmp_49_0_3_4_fu_1456_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_3_4_fu_1456_p2_carry_i_8
       (.I0(src_buf_load_0_3_3_s_reg_1849[0]),
        .I1(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[0]),
        .I2(src_buf_load_0_3_3_s_reg_1849[1]),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[1]),
        .O(tmp_49_0_3_4_fu_1456_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_4_2_fu_1494_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_4_2_fu_1494_p2_carry_n_0,tmp_49_0_4_2_fu_1494_p2_carry_n_1,tmp_49_0_4_2_fu_1494_p2_carry_n_2,tmp_49_0_4_2_fu_1494_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_4_2_fu_1494_p2_carry_i_1_n_0,tmp_49_0_4_2_fu_1494_p2_carry_i_2_n_0,tmp_49_0_4_2_fu_1494_p2_carry_i_3_n_0,tmp_49_0_4_2_fu_1494_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_4_2_fu_1494_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_4_2_fu_1494_p2_carry_i_5_n_0,tmp_49_0_4_2_fu_1494_p2_carry_i_6_n_0,tmp_49_0_4_2_fu_1494_p2_carry_i_7_n_0,tmp_49_0_4_2_fu_1494_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_4_2_fu_1494_p2_carry_i_1
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[6]),
        .I1(src_buf_load_0_4_1_s_reg_1855[6]),
        .I2(src_buf_load_0_4_1_s_reg_1855[7]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[7]),
        .O(tmp_49_0_4_2_fu_1494_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_4_2_fu_1494_p2_carry_i_2
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[4]),
        .I1(src_buf_load_0_4_1_s_reg_1855[4]),
        .I2(src_buf_load_0_4_1_s_reg_1855[5]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[5]),
        .O(tmp_49_0_4_2_fu_1494_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_4_2_fu_1494_p2_carry_i_3
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[2]),
        .I1(src_buf_load_0_4_1_s_reg_1855[2]),
        .I2(src_buf_load_0_4_1_s_reg_1855[3]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[3]),
        .O(tmp_49_0_4_2_fu_1494_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_49_0_4_2_fu_1494_p2_carry_i_4
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[0]),
        .I1(src_buf_load_0_4_1_s_reg_1855[0]),
        .I2(src_buf_load_0_4_1_s_reg_1855[1]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[1]),
        .O(tmp_49_0_4_2_fu_1494_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_4_2_fu_1494_p2_carry_i_5
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[6]),
        .I1(src_buf_load_0_4_1_s_reg_1855[6]),
        .I2(src_buf_4_2_reg_782_pp1_iter9_reg[7]),
        .I3(src_buf_load_0_4_1_s_reg_1855[7]),
        .O(tmp_49_0_4_2_fu_1494_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_4_2_fu_1494_p2_carry_i_6
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[4]),
        .I1(src_buf_load_0_4_1_s_reg_1855[4]),
        .I2(src_buf_4_2_reg_782_pp1_iter9_reg[5]),
        .I3(src_buf_load_0_4_1_s_reg_1855[5]),
        .O(tmp_49_0_4_2_fu_1494_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_4_2_fu_1494_p2_carry_i_7
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[2]),
        .I1(src_buf_load_0_4_1_s_reg_1855[2]),
        .I2(src_buf_4_2_reg_782_pp1_iter9_reg[3]),
        .I3(src_buf_load_0_4_1_s_reg_1855[3]),
        .O(tmp_49_0_4_2_fu_1494_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_49_0_4_2_fu_1494_p2_carry_i_8
       (.I0(src_buf_4_2_reg_782_pp1_iter9_reg[0]),
        .I1(src_buf_load_0_4_1_s_reg_1855[0]),
        .I2(src_buf_4_2_reg_782_pp1_iter9_reg[1]),
        .I3(src_buf_load_0_4_1_s_reg_1855[1]),
        .O(tmp_49_0_4_2_fu_1494_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_4_3_fu_1506_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_4_3_fu_1506_p2_carry_n_0,tmp_49_0_4_3_fu_1506_p2_carry_n_1,tmp_49_0_4_3_fu_1506_p2_carry_n_2,tmp_49_0_4_3_fu_1506_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_4_3_fu_1506_p2_carry_i_1_n_0,tmp_49_0_4_3_fu_1506_p2_carry_i_2_n_0,tmp_49_0_4_3_fu_1506_p2_carry_i_3_n_0,tmp_49_0_4_3_fu_1506_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_4_3_fu_1506_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_4_3_fu_1506_p2_carry_i_5_n_0,tmp_49_0_4_3_fu_1506_p2_carry_i_6_n_0,tmp_49_0_4_3_fu_1506_p2_carry_i_7_n_0,tmp_49_0_4_3_fu_1506_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_49_0_4_3_fu_1506_p2_carry_i_1
       (.I0(src_buf_4_3_reg_795_pp1_iter9_reg[6]),
        .I1(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I2(src_buf_load_0_4_1_s_reg_1855[6]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[6]),
        .I4(src_buf_load_0_4_2_s_fu_1499_p3__23[7]),
        .I5(src_buf_4_3_reg_795_pp1_iter9_reg[7]),
        .O(tmp_49_0_4_3_fu_1506_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_49_0_4_3_fu_1506_p2_carry_i_2
       (.I0(src_buf_4_3_reg_795_pp1_iter9_reg[4]),
        .I1(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I2(src_buf_load_0_4_1_s_reg_1855[4]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[4]),
        .I4(src_buf_load_0_4_2_s_fu_1499_p3__23[5]),
        .I5(src_buf_4_3_reg_795_pp1_iter9_reg[5]),
        .O(tmp_49_0_4_3_fu_1506_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_49_0_4_3_fu_1506_p2_carry_i_3
       (.I0(src_buf_4_3_reg_795_pp1_iter9_reg[2]),
        .I1(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I2(src_buf_load_0_4_1_s_reg_1855[2]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[2]),
        .I4(src_buf_load_0_4_2_s_fu_1499_p3__23[3]),
        .I5(src_buf_4_3_reg_795_pp1_iter9_reg[3]),
        .O(tmp_49_0_4_3_fu_1506_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    tmp_49_0_4_3_fu_1506_p2_carry_i_4
       (.I0(src_buf_4_3_reg_795_pp1_iter9_reg[0]),
        .I1(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I2(src_buf_load_0_4_1_s_reg_1855[0]),
        .I3(src_buf_4_2_reg_782_pp1_iter9_reg[0]),
        .I4(src_buf_load_0_4_2_s_fu_1499_p3__23[1]),
        .I5(src_buf_4_3_reg_795_pp1_iter9_reg[1]),
        .O(tmp_49_0_4_3_fu_1506_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_49_0_4_3_fu_1506_p2_carry_i_5
       (.I0(src_buf_4_3_reg_795_pp1_iter9_reg[6]),
        .I1(src_buf_4_2_reg_782_pp1_iter9_reg[6]),
        .I2(src_buf_load_0_4_1_s_reg_1855[6]),
        .I3(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I4(src_buf_4_3_reg_795_pp1_iter9_reg[7]),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[7]),
        .O(tmp_49_0_4_3_fu_1506_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_49_0_4_3_fu_1506_p2_carry_i_6
       (.I0(src_buf_4_3_reg_795_pp1_iter9_reg[4]),
        .I1(src_buf_4_2_reg_782_pp1_iter9_reg[4]),
        .I2(src_buf_load_0_4_1_s_reg_1855[4]),
        .I3(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I4(src_buf_4_3_reg_795_pp1_iter9_reg[5]),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[5]),
        .O(tmp_49_0_4_3_fu_1506_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_49_0_4_3_fu_1506_p2_carry_i_7
       (.I0(src_buf_4_3_reg_795_pp1_iter9_reg[2]),
        .I1(src_buf_4_2_reg_782_pp1_iter9_reg[2]),
        .I2(src_buf_load_0_4_1_s_reg_1855[2]),
        .I3(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I4(src_buf_4_3_reg_795_pp1_iter9_reg[3]),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[3]),
        .O(tmp_49_0_4_3_fu_1506_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    tmp_49_0_4_3_fu_1506_p2_carry_i_8
       (.I0(src_buf_4_3_reg_795_pp1_iter9_reg[0]),
        .I1(src_buf_4_2_reg_782_pp1_iter9_reg[0]),
        .I2(src_buf_load_0_4_1_s_reg_1855[0]),
        .I3(tmp_49_0_4_2_fu_1494_p2_carry_n_0),
        .I4(src_buf_4_3_reg_795_pp1_iter9_reg[1]),
        .I5(src_buf_load_0_4_2_s_fu_1499_p3__23[1]),
        .O(tmp_49_0_4_3_fu_1506_p2_carry_i_8_n_0));
  CARRY4 tmp_49_0_4_fu_1466_p2_carry
       (.CI(1'b0),
        .CO({tmp_49_0_4_fu_1466_p2_carry_n_0,tmp_49_0_4_fu_1466_p2_carry_n_1,tmp_49_0_4_fu_1466_p2_carry_n_2,tmp_49_0_4_fu_1466_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_49_0_4_fu_1466_p2_carry_i_1_n_0,tmp_49_0_4_fu_1466_p2_carry_i_2_n_0,tmp_49_0_4_fu_1466_p2_carry_i_3_n_0,tmp_49_0_4_fu_1466_p2_carry_i_4_n_0}),
        .O(NLW_tmp_49_0_4_fu_1466_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_49_0_4_fu_1466_p2_carry_i_5_n_0,tmp_49_0_4_fu_1466_p2_carry_i_6_n_0,tmp_49_0_4_fu_1466_p2_carry_i_7_n_0,tmp_49_0_4_fu_1466_p2_carry_i_8_n_0}));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_4_fu_1466_p2_carry_i_1
       (.I0(\src_buf_load_0_4_1_s_reg_1855[6]_i_2_n_0 ),
        .I1(src_buf_load_0_3_3_s_reg_1849[6]),
        .I2(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[6]),
        .I4(\src_buf_load_0_4_1_s_reg_1855[7]_i_4_n_0 ),
        .I5(\src_buf_load_0_4_1_s_reg_1855[7]_i_3_n_0 ),
        .O(tmp_49_0_4_fu_1466_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_4_fu_1466_p2_carry_i_2
       (.I0(\src_buf_load_0_4_1_s_reg_1855[4]_i_2_n_0 ),
        .I1(src_buf_load_0_3_3_s_reg_1849[4]),
        .I2(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[4]),
        .I4(\src_buf_load_0_4_1_s_reg_1855[5]_i_3_n_0 ),
        .I5(\src_buf_load_0_4_1_s_reg_1855[5]_i_2_n_0 ),
        .O(tmp_49_0_4_fu_1466_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_4_fu_1466_p2_carry_i_3
       (.I0(\src_buf_load_0_4_1_s_reg_1855[2]_i_2_n_0 ),
        .I1(src_buf_load_0_3_3_s_reg_1849[2]),
        .I2(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[2]),
        .I4(\src_buf_load_0_4_1_s_reg_1855[3]_i_3_n_0 ),
        .I5(\src_buf_load_0_4_1_s_reg_1855[3]_i_2_n_0 ),
        .O(tmp_49_0_4_fu_1466_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_49_0_4_fu_1466_p2_carry_i_4
       (.I0(\src_buf_load_0_4_1_s_reg_1855[0]_i_2_n_0 ),
        .I1(src_buf_load_0_3_3_s_reg_1849[0]),
        .I2(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I3(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[0]),
        .I4(\src_buf_load_0_4_1_s_reg_1855[1]_i_3_n_0 ),
        .I5(\src_buf_load_0_4_1_s_reg_1855[1]_i_2_n_0 ),
        .O(tmp_49_0_4_fu_1466_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_4_fu_1466_p2_carry_i_5
       (.I0(\src_buf_load_0_4_1_s_reg_1855[6]_i_3_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[6]_i_2_n_0 ),
        .I2(src_buf_load_0_3_3_s_reg_1849[7]),
        .I3(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[7]),
        .I5(\src_buf_load_0_4_1_s_reg_1855[7]_i_3_n_0 ),
        .O(tmp_49_0_4_fu_1466_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_4_fu_1466_p2_carry_i_6
       (.I0(\src_buf_load_0_4_1_s_reg_1855[4]_i_3_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[4]_i_2_n_0 ),
        .I2(src_buf_load_0_3_3_s_reg_1849[5]),
        .I3(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[5]),
        .I5(\src_buf_load_0_4_1_s_reg_1855[5]_i_2_n_0 ),
        .O(tmp_49_0_4_fu_1466_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_4_fu_1466_p2_carry_i_7
       (.I0(\src_buf_load_0_4_1_s_reg_1855[2]_i_3_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[2]_i_2_n_0 ),
        .I2(src_buf_load_0_3_3_s_reg_1849[3]),
        .I3(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[3]),
        .I5(\src_buf_load_0_4_1_s_reg_1855[3]_i_2_n_0 ),
        .O(tmp_49_0_4_fu_1466_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_49_0_4_fu_1466_p2_carry_i_8
       (.I0(\src_buf_load_0_4_1_s_reg_1855[0]_i_3_n_0 ),
        .I1(\src_buf_load_0_4_1_s_reg_1855[0]_i_2_n_0 ),
        .I2(src_buf_load_0_3_3_s_reg_1849[1]),
        .I3(tmp_49_0_3_4_fu_1456_p2_carry_n_0),
        .I4(src_buf_temp_copy_ex_3_reg_1805_pp1_iter8_reg[1]),
        .I5(\src_buf_load_0_4_1_s_reg_1855[1]_i_2_n_0 ),
        .O(tmp_49_0_4_fu_1466_p2_carry_i_8_n_0));
  CARRY4 tmp_4_fu_1050_p2_carry
       (.CI(1'b0),
        .CO({tmp_4_fu_1050_p2_carry_n_0,tmp_4_fu_1050_p2_carry_n_1,tmp_4_fu_1050_p2_carry_n_2,tmp_4_fu_1050_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_4_fu_1050_p2_carry_i_1_n_0,tmp_4_fu_1050_p2_carry_i_2_n_0,tmp_4_fu_1050_p2_carry_i_3_n_0,tmp_4_fu_1050_p2_carry_i_4_n_0}),
        .O(NLW_tmp_4_fu_1050_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_4_fu_1050_p2_carry_i_5_n_0,tmp_4_fu_1050_p2_carry_i_6_n_0,tmp_4_fu_1050_p2_carry_i_7_n_0,tmp_4_fu_1050_p2_carry_i_8_n_0}));
  CARRY4 tmp_4_fu_1050_p2_carry__0
       (.CI(tmp_4_fu_1050_p2_carry_n_0),
        .CO({tmp_4_fu_1050_p2_carry__0_n_0,tmp_4_fu_1050_p2_carry__0_n_1,tmp_4_fu_1050_p2_carry__0_n_2,tmp_4_fu_1050_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_4_fu_1050_p2_carry__0_i_1_n_0,tmp_4_fu_1050_p2_carry__0_i_2_n_0,tmp_4_fu_1050_p2_carry__0_i_3_n_0,tmp_4_fu_1050_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_4_fu_1050_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_4_fu_1050_p2_carry__0_i_5_n_0,tmp_4_fu_1050_p2_carry__0_i_6_n_0,tmp_4_fu_1050_p2_carry__0_i_7_n_0,tmp_4_fu_1050_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_4_fu_1050_p2_carry__0_i_1
       (.I0(op2_assign_1_reg_1691[15]),
        .I1(op2_assign_1_reg_1691[14]),
        .O(tmp_4_fu_1050_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry__0_i_10
       (.I0(col_V_reg_1741_reg[9]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [9]),
        .O(tmp_12_cast_fu_1046_p1[9]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry__0_i_11
       (.I0(col_V_reg_1741_reg[10]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [10]),
        .O(tmp_12_cast_fu_1046_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry__0_i_12
       (.I0(col_V_reg_1741_reg[8]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [8]),
        .O(tmp_12_cast_fu_1046_p1[8]));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    tmp_4_fu_1050_p2_carry__0_i_2
       (.I0(op2_assign_1_reg_1691[13]),
        .I1(col_V_reg_1741_reg[12]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(\t_V_5_reg_542_reg_n_0_[12] ),
        .I4(op2_assign_1_reg_1691[12]),
        .O(tmp_4_fu_1050_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_4_fu_1050_p2_carry__0_i_3
       (.I0(op2_assign_1_reg_1691[10]),
        .I1(\t_V_5_reg_542_reg[10]_0 [10]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[10]),
        .I4(tmp_12_cast_fu_1046_p1[11]),
        .I5(op2_assign_1_reg_1691[11]),
        .O(tmp_4_fu_1050_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_4_fu_1050_p2_carry__0_i_4
       (.I0(op2_assign_1_reg_1691[8]),
        .I1(\t_V_5_reg_542_reg[10]_0 [8]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[8]),
        .I4(tmp_12_cast_fu_1046_p1[9]),
        .I5(op2_assign_1_reg_1691[9]),
        .O(tmp_4_fu_1050_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_1050_p2_carry__0_i_5
       (.I0(op2_assign_1_reg_1691[14]),
        .I1(op2_assign_1_reg_1691[15]),
        .O(tmp_4_fu_1050_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h0000A959)) 
    tmp_4_fu_1050_p2_carry__0_i_6
       (.I0(op2_assign_1_reg_1691[12]),
        .I1(\t_V_5_reg_542_reg_n_0_[12] ),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[12]),
        .I4(op2_assign_1_reg_1691[13]),
        .O(tmp_4_fu_1050_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_4_fu_1050_p2_carry__0_i_7
       (.I0(tmp_12_cast_fu_1046_p1[10]),
        .I1(op2_assign_1_reg_1691[10]),
        .I2(\t_V_5_reg_542_reg_n_0_[11] ),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[11]),
        .I5(op2_assign_1_reg_1691[11]),
        .O(tmp_4_fu_1050_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_4_fu_1050_p2_carry__0_i_8
       (.I0(tmp_12_cast_fu_1046_p1[8]),
        .I1(op2_assign_1_reg_1691[8]),
        .I2(\t_V_5_reg_542_reg[10]_0 [9]),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[9]),
        .I5(op2_assign_1_reg_1691[9]),
        .O(tmp_4_fu_1050_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry__0_i_9
       (.I0(col_V_reg_1741_reg[11]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg_n_0_[11] ),
        .O(tmp_12_cast_fu_1046_p1[11]));
  CARRY4 tmp_4_fu_1050_p2_carry__1
       (.CI(tmp_4_fu_1050_p2_carry__0_n_0),
        .CO({NLW_tmp_4_fu_1050_p2_carry__1_CO_UNCONNECTED[3:1],tmp_4_fu_1050_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,op2_assign_1_reg_1691[16]}),
        .O(NLW_tmp_4_fu_1050_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,tmp_4_fu_1050_p2_carry__1_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_4_fu_1050_p2_carry__1_i_1
       (.I0(op2_assign_1_reg_1691[16]),
        .O(tmp_4_fu_1050_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_4_fu_1050_p2_carry_i_1
       (.I0(op2_assign_1_reg_1691[6]),
        .I1(\t_V_5_reg_542_reg[10]_0 [6]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[6]),
        .I4(tmp_12_cast_fu_1046_p1[7]),
        .I5(op2_assign_1_reg_1691[7]),
        .O(tmp_4_fu_1050_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry_i_10
       (.I0(col_V_reg_1741_reg[7]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [7]),
        .O(tmp_12_cast_fu_1046_p1[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry_i_11
       (.I0(col_V_reg_1741_reg[5]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [5]),
        .O(tmp_12_cast_fu_1046_p1[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry_i_12
       (.I0(col_V_reg_1741_reg[3]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [3]),
        .O(tmp_12_cast_fu_1046_p1[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry_i_13
       (.I0(col_V_reg_1741_reg[1]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [1]),
        .O(tmp_12_cast_fu_1046_p1[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry_i_14
       (.I0(col_V_reg_1741_reg[6]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [6]),
        .O(tmp_12_cast_fu_1046_p1[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry_i_15
       (.I0(col_V_reg_1741_reg[4]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [4]),
        .O(tmp_12_cast_fu_1046_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    tmp_4_fu_1050_p2_carry_i_16
       (.I0(col_V_reg_1741_reg[2]),
        .I1(tmp_4_reg_1737),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_542_reg[10]_0 [2]),
        .O(tmp_12_cast_fu_1046_p1[2]));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_4_fu_1050_p2_carry_i_17
       (.I0(\t_V_5_reg_542_reg[10]_0 [0]),
        .I1(col_V_reg_1741_reg[0]),
        .I2(tmp_4_reg_1737),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1),
        .O(tmp_4_fu_1050_p2_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_4_fu_1050_p2_carry_i_2
       (.I0(op2_assign_1_reg_1691[4]),
        .I1(\t_V_5_reg_542_reg[10]_0 [4]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[4]),
        .I4(tmp_12_cast_fu_1046_p1[5]),
        .I5(op2_assign_1_reg_1691[5]),
        .O(tmp_4_fu_1050_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    tmp_4_fu_1050_p2_carry_i_3
       (.I0(op2_assign_1_reg_1691[2]),
        .I1(\t_V_5_reg_542_reg[10]_0 [2]),
        .I2(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I3(col_V_reg_1741_reg[2]),
        .I4(tmp_12_cast_fu_1046_p1[3]),
        .I5(op2_assign_1_reg_1691[3]),
        .O(tmp_4_fu_1050_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_4_fu_1050_p2_carry_i_4
       (.I0(op2_assign_1_reg_1691[0]),
        .I1(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I2(col_V_reg_1741_reg[0]),
        .I3(\t_V_5_reg_542_reg[10]_0 [0]),
        .I4(tmp_12_cast_fu_1046_p1[1]),
        .I5(op2_assign_1_reg_1691[1]),
        .O(tmp_4_fu_1050_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_4_fu_1050_p2_carry_i_5
       (.I0(tmp_12_cast_fu_1046_p1[6]),
        .I1(op2_assign_1_reg_1691[6]),
        .I2(\t_V_5_reg_542_reg[10]_0 [7]),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[7]),
        .I5(op2_assign_1_reg_1691[7]),
        .O(tmp_4_fu_1050_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_4_fu_1050_p2_carry_i_6
       (.I0(tmp_12_cast_fu_1046_p1[4]),
        .I1(op2_assign_1_reg_1691[4]),
        .I2(\t_V_5_reg_542_reg[10]_0 [5]),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[5]),
        .I5(op2_assign_1_reg_1691[5]),
        .O(tmp_4_fu_1050_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_4_fu_1050_p2_carry_i_7
       (.I0(tmp_12_cast_fu_1046_p1[2]),
        .I1(op2_assign_1_reg_1691[2]),
        .I2(\t_V_5_reg_542_reg[10]_0 [3]),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[3]),
        .I5(op2_assign_1_reg_1691[3]),
        .O(tmp_4_fu_1050_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    tmp_4_fu_1050_p2_carry_i_8
       (.I0(tmp_4_fu_1050_p2_carry_i_17_n_0),
        .I1(op2_assign_1_reg_1691[0]),
        .I2(\t_V_5_reg_542_reg[10]_0 [1]),
        .I3(tmp_4_fu_1050_p2_carry_i_9_n_0),
        .I4(col_V_reg_1741_reg[1]),
        .I5(op2_assign_1_reg_1691[1]),
        .O(tmp_4_fu_1050_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h80)) 
    tmp_4_fu_1050_p2_carry_i_9
       (.I0(tmp_4_reg_1737),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .O(tmp_4_fu_1050_p2_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_4_reg_1737[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone6_in),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\tmp_4_reg_1737[0]_i_1_n_0 ));
  FDRE \tmp_4_reg_1737_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(tmp_4_reg_1737),
        .Q(tmp_4_reg_1737_pp1_iter1_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_1737_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(tmp_4_reg_1737_pp1_iter1_reg),
        .Q(tmp_4_reg_1737_pp1_iter2_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_1737_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(tmp_4_reg_1737_pp1_iter2_reg),
        .Q(tmp_4_reg_1737_pp1_iter3_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_1737_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(tmp_4_reg_1737_pp1_iter3_reg),
        .Q(tmp_4_reg_1737_pp1_iter4_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_1737_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(tmp_4_reg_1737_pp1_iter4_reg),
        .Q(tmp_4_reg_1737_pp1_iter5_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_1737_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(tmp_4_reg_1737_pp1_iter5_reg),
        .Q(tmp_4_reg_1737_pp1_iter6_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_1737_pp1_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(tmp_4_reg_1737_pp1_iter6_reg),
        .Q(tmp_4_reg_1737_pp1_iter7_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_1737_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(tmp_4_reg_1737_pp1_iter7_reg),
        .Q(tmp_4_reg_1737_pp1_iter8_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_1737_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone6_in),
        .D(tmp_4_reg_1737_pp1_iter8_reg),
        .Q(tmp_4_reg_1737_pp1_iter9_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_1737_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_4_reg_1737[0]_i_1_n_0 ),
        .D(tmp_4_fu_1050_p2),
        .Q(tmp_4_reg_1737),
        .R(1'b0));
  CARRY4 tmp_8_fu_1012_p2_carry
       (.CI(1'b0),
        .CO({tmp_8_fu_1012_p2_carry_n_0,tmp_8_fu_1012_p2_carry_n_1,tmp_8_fu_1012_p2_carry_n_2,tmp_8_fu_1012_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_8_fu_1012_p2_carry_i_1_n_0,tmp_8_fu_1012_p2_carry_i_2_n_0,tmp_8_fu_1012_p2_carry_i_3_n_0,tmp_8_fu_1012_p2_carry_i_4_n_0}),
        .O(NLW_tmp_8_fu_1012_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_8_fu_1012_p2_carry_i_5_n_0,tmp_8_fu_1012_p2_carry_i_6_n_0,tmp_8_fu_1012_p2_carry_i_7_n_0,tmp_8_fu_1012_p2_carry_i_8_n_0}));
  CARRY4 tmp_8_fu_1012_p2_carry__0
       (.CI(tmp_8_fu_1012_p2_carry_n_0),
        .CO({tmp_8_fu_1012_p2_carry__0_n_0,tmp_8_fu_1012_p2_carry__0_n_1,tmp_8_fu_1012_p2_carry__0_n_2,tmp_8_fu_1012_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_8_fu_1012_p2_carry__0_i_1_n_0,tmp_8_fu_1012_p2_carry__0_i_2_n_0,tmp_8_fu_1012_p2_carry__0_i_3_n_0,tmp_8_fu_1012_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_8_fu_1012_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_8_fu_1012_p2_carry__0_i_5_n_0,tmp_8_fu_1012_p2_carry__0_i_6_n_0,tmp_8_fu_1012_p2_carry__0_i_7_n_0,tmp_8_fu_1012_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_8_fu_1012_p2_carry__0_i_1
       (.I0(op2_assign_reg_1686[15]),
        .I1(op2_assign_reg_1686[14]),
        .O(tmp_8_fu_1012_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    tmp_8_fu_1012_p2_carry__0_i_2
       (.I0(op2_assign_reg_1686[13]),
        .I1(t_V_4_reg_530_reg[12]),
        .I2(op2_assign_reg_1686[12]),
        .O(tmp_8_fu_1012_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_8_fu_1012_p2_carry__0_i_3
       (.I0(op2_assign_reg_1686[10]),
        .I1(t_V_4_reg_530_reg[10]),
        .I2(t_V_4_reg_530_reg[11]),
        .I3(op2_assign_reg_1686[11]),
        .O(tmp_8_fu_1012_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_8_fu_1012_p2_carry__0_i_4
       (.I0(op2_assign_reg_1686[8]),
        .I1(t_V_4_reg_530_reg[8]),
        .I2(t_V_4_reg_530_reg[9]),
        .I3(op2_assign_reg_1686[9]),
        .O(tmp_8_fu_1012_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_8_fu_1012_p2_carry__0_i_5
       (.I0(op2_assign_reg_1686[14]),
        .I1(op2_assign_reg_1686[15]),
        .O(tmp_8_fu_1012_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_8_fu_1012_p2_carry__0_i_6
       (.I0(op2_assign_reg_1686[12]),
        .I1(t_V_4_reg_530_reg[12]),
        .I2(op2_assign_reg_1686[13]),
        .O(tmp_8_fu_1012_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_fu_1012_p2_carry__0_i_7
       (.I0(t_V_4_reg_530_reg[10]),
        .I1(op2_assign_reg_1686[10]),
        .I2(t_V_4_reg_530_reg[11]),
        .I3(op2_assign_reg_1686[11]),
        .O(tmp_8_fu_1012_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_fu_1012_p2_carry__0_i_8
       (.I0(t_V_4_reg_530_reg[8]),
        .I1(op2_assign_reg_1686[8]),
        .I2(t_V_4_reg_530_reg[9]),
        .I3(op2_assign_reg_1686[9]),
        .O(tmp_8_fu_1012_p2_carry__0_i_8_n_0));
  CARRY4 tmp_8_fu_1012_p2_carry__1
       (.CI(tmp_8_fu_1012_p2_carry__0_n_0),
        .CO({NLW_tmp_8_fu_1012_p2_carry__1_CO_UNCONNECTED[3:1],tmp_8_fu_1012_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,op2_assign_reg_1686[16]}),
        .O(NLW_tmp_8_fu_1012_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,tmp_8_fu_1012_p2_carry__1_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_8_fu_1012_p2_carry__1_i_1
       (.I0(op2_assign_reg_1686[16]),
        .O(tmp_8_fu_1012_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_8_fu_1012_p2_carry_i_1
       (.I0(op2_assign_reg_1686[6]),
        .I1(t_V_4_reg_530_reg[6]),
        .I2(t_V_4_reg_530_reg[7]),
        .I3(op2_assign_reg_1686[7]),
        .O(tmp_8_fu_1012_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_8_fu_1012_p2_carry_i_2
       (.I0(op2_assign_reg_1686[4]),
        .I1(t_V_4_reg_530_reg[4]),
        .I2(t_V_4_reg_530_reg[5]),
        .I3(op2_assign_reg_1686[5]),
        .O(tmp_8_fu_1012_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_8_fu_1012_p2_carry_i_3
       (.I0(op2_assign_reg_1686[2]),
        .I1(t_V_4_reg_530_reg[2]),
        .I2(t_V_4_reg_530_reg[3]),
        .I3(op2_assign_reg_1686[3]),
        .O(tmp_8_fu_1012_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_8_fu_1012_p2_carry_i_4
       (.I0(op2_assign_reg_1686[0]),
        .I1(t_V_4_reg_530_reg[0]),
        .I2(t_V_4_reg_530_reg[1]),
        .I3(op2_assign_reg_1686[1]),
        .O(tmp_8_fu_1012_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_fu_1012_p2_carry_i_5
       (.I0(t_V_4_reg_530_reg[6]),
        .I1(op2_assign_reg_1686[6]),
        .I2(t_V_4_reg_530_reg[7]),
        .I3(op2_assign_reg_1686[7]),
        .O(tmp_8_fu_1012_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_fu_1012_p2_carry_i_6
       (.I0(t_V_4_reg_530_reg[4]),
        .I1(op2_assign_reg_1686[4]),
        .I2(t_V_4_reg_530_reg[5]),
        .I3(op2_assign_reg_1686[5]),
        .O(tmp_8_fu_1012_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_fu_1012_p2_carry_i_7
       (.I0(t_V_4_reg_530_reg[2]),
        .I1(op2_assign_reg_1686[2]),
        .I2(t_V_4_reg_530_reg[3]),
        .I3(op2_assign_reg_1686[3]),
        .O(tmp_8_fu_1012_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_8_fu_1012_p2_carry_i_8
       (.I0(t_V_4_reg_530_reg[0]),
        .I1(op2_assign_reg_1686[0]),
        .I2(t_V_4_reg_530_reg[1]),
        .I3(op2_assign_reg_1686[1]),
        .O(tmp_8_fu_1012_p2_carry_i_8_n_0));
  CARRY4 tmp_9_fu_1017_p2_carry
       (.CI(1'b0),
        .CO({tmp_9_fu_1017_p2_carry_n_0,tmp_9_fu_1017_p2_carry_n_1,tmp_9_fu_1017_p2_carry_n_2,tmp_9_fu_1017_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_1017_p2_carry_i_1_n_0,tmp_9_fu_1017_p2_carry_i_2_n_0,tmp_9_fu_1017_p2_carry_i_3_n_0,tmp_9_fu_1017_p2_carry_i_4_n_0}),
        .O(NLW_tmp_9_fu_1017_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_1017_p2_carry_i_5_n_0,tmp_9_fu_1017_p2_carry_i_6_n_0,tmp_9_fu_1017_p2_carry_i_7_n_0,tmp_9_fu_1017_p2_carry_i_8_n_0}));
  CARRY4 tmp_9_fu_1017_p2_carry__0
       (.CI(tmp_9_fu_1017_p2_carry_n_0),
        .CO({tmp_9_fu_1017_p2,tmp_9_fu_1017_p2_carry__0_n_1,tmp_9_fu_1017_p2_carry__0_n_2,tmp_9_fu_1017_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_1017_p2_carry__0_i_1_n_0,tmp_9_fu_1017_p2_carry__0_i_2_n_0,tmp_9_fu_1017_p2_carry__0_i_3_n_0,tmp_9_fu_1017_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_9_fu_1017_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_1017_p2_carry__0_i_5_n_0,tmp_9_fu_1017_p2_carry__0_i_6_n_0,tmp_9_fu_1017_p2_carry__0_i_7_n_0,tmp_9_fu_1017_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_9_fu_1017_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(tmp_9_fu_1017_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    tmp_9_fu_1017_p2_carry__0_i_2
       (.I0(Q[13]),
        .I1(t_V_4_reg_530_reg[12]),
        .I2(Q[12]),
        .O(tmp_9_fu_1017_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_9_fu_1017_p2_carry__0_i_3
       (.I0(Q[10]),
        .I1(t_V_4_reg_530_reg[10]),
        .I2(t_V_4_reg_530_reg[11]),
        .I3(Q[11]),
        .O(tmp_9_fu_1017_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_9_fu_1017_p2_carry__0_i_4
       (.I0(Q[8]),
        .I1(t_V_4_reg_530_reg[8]),
        .I2(t_V_4_reg_530_reg[9]),
        .I3(Q[9]),
        .O(tmp_9_fu_1017_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_9_fu_1017_p2_carry__0_i_5
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(tmp_9_fu_1017_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_9_fu_1017_p2_carry__0_i_6
       (.I0(Q[12]),
        .I1(t_V_4_reg_530_reg[12]),
        .I2(Q[13]),
        .O(tmp_9_fu_1017_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_1017_p2_carry__0_i_7
       (.I0(t_V_4_reg_530_reg[10]),
        .I1(Q[10]),
        .I2(t_V_4_reg_530_reg[11]),
        .I3(Q[11]),
        .O(tmp_9_fu_1017_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_1017_p2_carry__0_i_8
       (.I0(t_V_4_reg_530_reg[8]),
        .I1(Q[8]),
        .I2(t_V_4_reg_530_reg[9]),
        .I3(Q[9]),
        .O(tmp_9_fu_1017_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_9_fu_1017_p2_carry_i_1
       (.I0(Q[6]),
        .I1(t_V_4_reg_530_reg[6]),
        .I2(t_V_4_reg_530_reg[7]),
        .I3(Q[7]),
        .O(tmp_9_fu_1017_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_9_fu_1017_p2_carry_i_2
       (.I0(Q[4]),
        .I1(t_V_4_reg_530_reg[4]),
        .I2(t_V_4_reg_530_reg[5]),
        .I3(Q[5]),
        .O(tmp_9_fu_1017_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_9_fu_1017_p2_carry_i_3
       (.I0(Q[2]),
        .I1(t_V_4_reg_530_reg[2]),
        .I2(t_V_4_reg_530_reg[3]),
        .I3(Q[3]),
        .O(tmp_9_fu_1017_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_9_fu_1017_p2_carry_i_4
       (.I0(Q[0]),
        .I1(t_V_4_reg_530_reg[0]),
        .I2(t_V_4_reg_530_reg[1]),
        .I3(Q[1]),
        .O(tmp_9_fu_1017_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_1017_p2_carry_i_5
       (.I0(t_V_4_reg_530_reg[6]),
        .I1(Q[6]),
        .I2(t_V_4_reg_530_reg[7]),
        .I3(Q[7]),
        .O(tmp_9_fu_1017_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_1017_p2_carry_i_6
       (.I0(t_V_4_reg_530_reg[4]),
        .I1(Q[4]),
        .I2(t_V_4_reg_530_reg[5]),
        .I3(Q[5]),
        .O(tmp_9_fu_1017_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_1017_p2_carry_i_7
       (.I0(t_V_4_reg_530_reg[2]),
        .I1(Q[2]),
        .I2(t_V_4_reg_530_reg[3]),
        .I3(Q[3]),
        .O(tmp_9_fu_1017_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_1017_p2_carry_i_8
       (.I0(t_V_4_reg_530_reg[0]),
        .I1(Q[0]),
        .I2(t_V_4_reg_530_reg[1]),
        .I3(Q[1]),
        .O(tmp_9_fu_1017_p2_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_9_reg_1708[0]_i_1 
       (.I0(tmp_8_fu_1012_p2),
        .I1(ap_CS_fsm_state9),
        .O(ap_enable_reg_pp1_iter00));
  FDRE \tmp_9_reg_1708_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(tmp_9_fu_1017_p2),
        .Q(\tmp_9_reg_1708_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[11]_i_2 
       (.I0(op_assign_cast_reg_1621[11]),
        .I1(rd_ind_reg_408[11]),
        .O(\tmp_reg_1631[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[11]_i_3 
       (.I0(op_assign_cast_reg_1621[10]),
        .I1(rd_ind_reg_408[10]),
        .O(\tmp_reg_1631[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[11]_i_4 
       (.I0(op_assign_cast_reg_1621[9]),
        .I1(rd_ind_reg_408[9]),
        .O(\tmp_reg_1631[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[11]_i_5 
       (.I0(op_assign_cast_reg_1621[8]),
        .I1(rd_ind_reg_408[8]),
        .O(\tmp_reg_1631[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[15]_i_2 
       (.I0(op_assign_cast_reg_1621[15]),
        .I1(rd_ind_reg_408[15]),
        .O(\tmp_reg_1631[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[15]_i_3 
       (.I0(op_assign_cast_reg_1621[14]),
        .I1(rd_ind_reg_408[14]),
        .O(\tmp_reg_1631[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[15]_i_4 
       (.I0(op_assign_cast_reg_1621[13]),
        .I1(rd_ind_reg_408[13]),
        .O(\tmp_reg_1631[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[15]_i_5 
       (.I0(op_assign_cast_reg_1621[12]),
        .I1(rd_ind_reg_408[12]),
        .O(\tmp_reg_1631[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tmp_reg_1631[16]_i_1 
       (.I0(p_0_in0),
        .I1(t_V_1_reg_420[1]),
        .I2(t_V_1_reg_420[2]),
        .I3(t_V_1_reg_420[0]),
        .O(p_0_in1_in));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[3]_i_2 
       (.I0(op_assign_cast_reg_1621[3]),
        .I1(rd_ind_reg_408[3]),
        .O(\tmp_reg_1631[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[3]_i_3 
       (.I0(op_assign_cast_reg_1621[2]),
        .I1(rd_ind_reg_408[2]),
        .O(\tmp_reg_1631[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[3]_i_4 
       (.I0(op_assign_cast_reg_1621[1]),
        .I1(rd_ind_reg_408[1]),
        .O(\tmp_reg_1631[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[3]_i_5 
       (.I0(op_assign_cast_reg_1621[0]),
        .I1(rd_ind_reg_408[0]),
        .O(\tmp_reg_1631[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[7]_i_2 
       (.I0(op_assign_cast_reg_1621[7]),
        .I1(rd_ind_reg_408[7]),
        .O(\tmp_reg_1631[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[7]_i_3 
       (.I0(op_assign_cast_reg_1621[6]),
        .I1(rd_ind_reg_408[6]),
        .O(\tmp_reg_1631[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[7]_i_4 
       (.I0(op_assign_cast_reg_1621[5]),
        .I1(rd_ind_reg_408[5]),
        .O(\tmp_reg_1631[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_1631[7]_i_5 
       (.I0(op_assign_cast_reg_1621[4]),
        .I1(rd_ind_reg_408[4]),
        .O(\tmp_reg_1631[7]_i_5_n_0 ));
  FDRE \tmp_reg_1631_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[0]),
        .Q(tmp_reg_1631[0]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[10]),
        .Q(tmp_reg_1631[10]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[11]),
        .Q(tmp_reg_1631[11]),
        .R(1'b0));
  CARRY4 \tmp_reg_1631_reg[11]_i_1 
       (.CI(\tmp_reg_1631_reg[7]_i_1_n_0 ),
        .CO({\tmp_reg_1631_reg[11]_i_1_n_0 ,\tmp_reg_1631_reg[11]_i_1_n_1 ,\tmp_reg_1631_reg[11]_i_1_n_2 ,\tmp_reg_1631_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(op_assign_cast_reg_1621[11:8]),
        .O(tmp_fu_901_p2[11:8]),
        .S({\tmp_reg_1631[11]_i_2_n_0 ,\tmp_reg_1631[11]_i_3_n_0 ,\tmp_reg_1631[11]_i_4_n_0 ,\tmp_reg_1631[11]_i_5_n_0 }));
  FDRE \tmp_reg_1631_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[12]),
        .Q(tmp_reg_1631[12]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[13]),
        .Q(tmp_reg_1631[13]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[14]),
        .Q(tmp_reg_1631[14]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[15]),
        .Q(tmp_reg_1631[15]),
        .R(1'b0));
  CARRY4 \tmp_reg_1631_reg[15]_i_1 
       (.CI(\tmp_reg_1631_reg[11]_i_1_n_0 ),
        .CO({\tmp_reg_1631_reg[15]_i_1_n_0 ,\tmp_reg_1631_reg[15]_i_1_n_1 ,\tmp_reg_1631_reg[15]_i_1_n_2 ,\tmp_reg_1631_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(op_assign_cast_reg_1621[15:12]),
        .O(tmp_fu_901_p2[15:12]),
        .S({\tmp_reg_1631[15]_i_2_n_0 ,\tmp_reg_1631[15]_i_3_n_0 ,\tmp_reg_1631[15]_i_4_n_0 ,\tmp_reg_1631[15]_i_5_n_0 }));
  FDRE \tmp_reg_1631_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[16]),
        .Q(tmp_reg_1631[16]),
        .R(1'b0));
  CARRY4 \tmp_reg_1631_reg[16]_i_2 
       (.CI(\tmp_reg_1631_reg[15]_i_1_n_0 ),
        .CO(\NLW_tmp_reg_1631_reg[16]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_1631_reg[16]_i_2_O_UNCONNECTED [3:1],tmp_fu_901_p2[16]}),
        .S({1'b0,1'b0,1'b0,rd_ind_reg_408[16]}));
  FDRE \tmp_reg_1631_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[1]),
        .Q(tmp_reg_1631[1]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[2]),
        .Q(tmp_reg_1631[2]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[3]),
        .Q(tmp_reg_1631[3]),
        .R(1'b0));
  CARRY4 \tmp_reg_1631_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_reg_1631_reg[3]_i_1_n_0 ,\tmp_reg_1631_reg[3]_i_1_n_1 ,\tmp_reg_1631_reg[3]_i_1_n_2 ,\tmp_reg_1631_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(op_assign_cast_reg_1621[3:0]),
        .O(tmp_fu_901_p2[3:0]),
        .S({\tmp_reg_1631[3]_i_2_n_0 ,\tmp_reg_1631[3]_i_3_n_0 ,\tmp_reg_1631[3]_i_4_n_0 ,\tmp_reg_1631[3]_i_5_n_0 }));
  FDRE \tmp_reg_1631_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[4]),
        .Q(tmp_reg_1631[4]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[5]),
        .Q(tmp_reg_1631[5]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[6]),
        .Q(tmp_reg_1631[6]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[7]),
        .Q(tmp_reg_1631[7]),
        .R(1'b0));
  CARRY4 \tmp_reg_1631_reg[7]_i_1 
       (.CI(\tmp_reg_1631_reg[3]_i_1_n_0 ),
        .CO({\tmp_reg_1631_reg[7]_i_1_n_0 ,\tmp_reg_1631_reg[7]_i_1_n_1 ,\tmp_reg_1631_reg[7]_i_1_n_2 ,\tmp_reg_1631_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(op_assign_cast_reg_1621[7:4]),
        .O(tmp_fu_901_p2[7:4]),
        .S({\tmp_reg_1631[7]_i_2_n_0 ,\tmp_reg_1631[7]_i_3_n_0 ,\tmp_reg_1631[7]_i_4_n_0 ,\tmp_reg_1631[7]_i_5_n_0 }));
  FDRE \tmp_reg_1631_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[8]),
        .Q(tmp_reg_1631[8]),
        .R(1'b0));
  FDRE \tmp_reg_1631_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_fu_901_p2[9]),
        .Q(tmp_reg_1631[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C0C3CBC3CBC3CBC)) 
    \val_assign_reg_387[0]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[0] ),
        .I3(\val_assign_reg_387_reg_n_0_[1] ),
        .I4(grp_xfdilate_fu_58_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\val_assign_reg_387[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0C403F403F403F40)) 
    \val_assign_reg_387[1]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[0] ),
        .I3(\val_assign_reg_387_reg_n_0_[1] ),
        .I4(grp_xfdilate_fu_58_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\val_assign_reg_387[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h48086AAA6AAA6AAA)) 
    \val_assign_reg_387[2]_i_1 
       (.I0(\val_assign_reg_387_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\val_assign_reg_387_reg_n_0_[0] ),
        .I3(\val_assign_reg_387_reg_n_0_[1] ),
        .I4(grp_xfdilate_fu_58_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\val_assign_reg_387[2]_i_1_n_0 ));
  FDRE \val_assign_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\val_assign_reg_387[0]_i_1_n_0 ),
        .Q(\val_assign_reg_387_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \val_assign_reg_387_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\val_assign_reg_387[1]_i_1_n_0 ),
        .Q(\val_assign_reg_387_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \val_assign_reg_387_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\val_assign_reg_387[2]_i_1_n_0 ),
        .Q(\val_assign_reg_387_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zero_ind_V_reg_518[0]_i_1 
       (.I0(\row_ind_0_V_reg_507_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_load_reg_1582_reg__0[0]),
        .O(\zero_ind_V_reg_518[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zero_ind_V_reg_518[1]_i_1 
       (.I0(\row_ind_0_V_reg_507_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_load_reg_1582_reg__0[1]),
        .O(\zero_ind_V_reg_518[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zero_ind_V_reg_518[2]_i_1 
       (.I0(\row_ind_0_V_reg_507_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state22),
        .I2(row_ind_4_V_load_reg_1582_reg__0[2]),
        .O(\zero_ind_V_reg_518[2]_i_1_n_0 ));
  FDRE \zero_ind_V_reg_518_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\zero_ind_V_reg_518[0]_i_1_n_0 ),
        .Q(\zero_ind_V_reg_518_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \zero_ind_V_reg_518_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\zero_ind_V_reg_518[1]_i_1_n_0 ),
        .Q(\zero_ind_V_reg_518_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \zero_ind_V_reg_518_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\zero_ind_V_reg_518[2]_i_1_n_0 ),
        .Q(\zero_ind_V_reg_518_reg_n_0_[2] ),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
