// Seed: 3373261473
module module_0;
  id_1(
      .id_0(-1'b0), .id_1(id_2), .id_2(1'b0), .id_3(1)
  );
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3(id_4),
        .id_5(1),
        .id_6(id_7),
        .id_8(-1'b0)
    ),
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14;
  always id_9 <= id_3;
  wire id_15 = id_15, id_16;
  module_0 modCall_1 ();
  assign id_15 = id_12;
endmodule
