# compile vhdl design source files
vhdl xil_defaultlib  "../../../stack_pointer.srcs/sources_1/new/stack_pointer.vhd"
vhdl xil_defaultlib  "../../../stack_pointer.srcs/sim_1/new/sp_sim.vhd"

# Do not sort compile order
nosort
