==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Oct  2 09:42:12 2019...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'axi_interfaces.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 186.691 ; gain = 92.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 186.691 ; gain = 92.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 186.691 ; gain = 92.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 186.691 ; gain = 92.926
INFO: [XFORM 203-501] Unrolling loop 'For_Loop' (axi_interfaces.c:64) in function 'axi_interfaces' partially with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'acc' automatically.
INFO: [XFORM 203-101] Partitioning array 'd_i' (axi_interfaces.c:57) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'd_o' (axi_interfaces.c:57) in dimension 1 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 186.691 ; gain = 92.926
INFO: [XFORM 203-531] Rewinding loop 'For_Loop' (axi_interfaces.c:64) in function 'axi_interfaces'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'For_Loop' in function 'axi_interfaces'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 186.691 ; gain = 92.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_interfaces' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_interfaces' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'For_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.022 seconds; current allocated memory: 101.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 102.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_interfaces' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_o_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_o_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_o_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_o_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_o_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_o_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_o_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_o_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_i_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_i_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_i_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_i_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_i_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_i_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_i_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_interfaces/d_i_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_interfaces' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_interfaces'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 103.690 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 186.691 ; gain = 92.926
INFO: [VHDL 208-304] Generating VHDL RTL for axi_interfaces.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_interfaces.
INFO: [HLS 200-112] Total elapsed time: 26.016 seconds; peak allocated memory: 103.690 MB.
