library ieee;
use ieee.std_logic_1164.all;

entity tff is 
    port(
    tin: in std_logic;
    clk: in std_logic;
    rst: in std_logic;
    tout: out std_logic
    );

end entity;

architecture behavioral of tff is

    begin

        process(tin,clk,rst)

        begin

            if rst='1' then tout<= '0' ; else

            elsif (rising_edge(clk)) then tout <= (not tin);

            end if;

        end process;

    end architecture;