{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728750571526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728750571533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 23:29:31 2024 " "Processing started: Sat Oct 12 23:29:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728750571533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728750571533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10lite_scr1 -c de10lite_scr1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10lite_scr1 -c de10lite_scr1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728750571533 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1728750571950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728750571997 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "de10lite_sopc.qsys " "Elaborating Platform Designer system entity \"de10lite_sopc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728750578170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:40 Progress: Loading qsys/de10lite_sopc.qsys " "2024.10.12.23:29:40 Progress: Loading qsys/de10lite_sopc.qsys" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750580598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Reading input file " "2024.10.12.23:29:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 17.1\] " "2024.10.12.23:29:41 Progress: Adding avl_dmem \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Parameterizing module avl_dmem " "2024.10.12.23:29:41 Progress: Parameterizing module avl_dmem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Adding avl_imem \[altera_avalon_mm_bridge 17.1\] " "2024.10.12.23:29:41 Progress: Adding avl_imem \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Parameterizing module avl_imem " "2024.10.12.23:29:41 Progress: Parameterizing module avl_imem" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Adding avl_uart \[altera_avalon_mm_bridge 17.1\] " "2024.10.12.23:29:41 Progress: Adding avl_uart \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Parameterizing module avl_uart " "2024.10.12.23:29:41 Progress: Parameterizing module avl_uart" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Adding bld_id \[altera_avalon_pio 17.1\] " "2024.10.12.23:29:41 Progress: Adding bld_id \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Parameterizing module bld_id " "2024.10.12.23:29:41 Progress: Parameterizing module bld_id" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Adding core_clk_freq \[altera_avalon_pio 17.1\] " "2024.10.12.23:29:41 Progress: Adding core_clk_freq \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Parameterizing module core_clk_freq " "2024.10.12.23:29:41 Progress: Parameterizing module core_clk_freq" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Adding cpu_clk \[clock_source 17.1\] " "2024.10.12.23:29:41 Progress: Adding cpu_clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Parameterizing module cpu_clk " "2024.10.12.23:29:41 Progress: Parameterizing module cpu_clk" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:41 Progress: Adding default_slave \[altera_error_response_slave 17.1\] " "2024.10.12.23:29:41 Progress: Adding default_slave \[altera_error_response_slave 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750581989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module default_slave " "2024.10.12.23:29:42 Progress: Parameterizing module default_slave" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\] " "2024.10.12.23:29:42 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module onchip_ram " "2024.10.12.23:29:42 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 17.1\] " "2024.10.12.23:29:42 Progress: Adding pio_hex_1_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module pio_hex_1_0 " "2024.10.12.23:29:42 Progress: Parameterizing module pio_hex_1_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 17.1\] " "2024.10.12.23:29:42 Progress: Adding pio_hex_3_2 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module pio_hex_3_2 " "2024.10.12.23:29:42 Progress: Parameterizing module pio_hex_3_2" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 17.1\] " "2024.10.12.23:29:42 Progress: Adding pio_hex_5_4 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module pio_hex_5_4 " "2024.10.12.23:29:42 Progress: Parameterizing module pio_hex_5_4" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding pio_led \[altera_avalon_pio 17.1\] " "2024.10.12.23:29:42 Progress: Adding pio_led \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module pio_led " "2024.10.12.23:29:42 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding pio_sw \[altera_avalon_pio 17.1\] " "2024.10.12.23:29:42 Progress: Adding pio_sw \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module pio_sw " "2024.10.12.23:29:42 Progress: Parameterizing module pio_sw" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding pll_0 \[altera_pll 17.1\] " "2024.10.12.23:29:42 Progress: Adding pll_0 \[altera_pll 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module pll_0 " "2024.10.12.23:29:42 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding reset_bridge_0 \[altera_reset_bridge 17.1\] " "2024.10.12.23:29:42 Progress: Adding reset_bridge_0 \[altera_reset_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module reset_bridge_0 " "2024.10.12.23:29:42 Progress: Parameterizing module reset_bridge_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding reset_sequencer_0 \[altera_reset_sequencer 17.1\] " "2024.10.12.23:29:42 Progress: Adding reset_sequencer_0 \[altera_reset_sequencer 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module reset_sequencer_0 " "2024.10.12.23:29:42 Progress: Parameterizing module reset_sequencer_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2024.10.12.23:29:42 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module sdram " "2024.10.12.23:29:42 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Adding soc_id \[altera_avalon_pio 17.1\] " "2024.10.12.23:29:42 Progress: Adding soc_id \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing module soc_id " "2024.10.12.23:29:42 Progress: Parameterizing module soc_id" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Building connections " "2024.10.12.23:29:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Parameterizing connections " "2024.10.12.23:29:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:42 Progress: Validating " "2024.10.12.23:29:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750582473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.10.12.23:29:43 Progress: Done reading input file " "2024.10.12.23:29:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750583694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.core_clk_freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De10lite_sopc.core_clk_freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750584281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "De10lite_sopc.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750584281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.pll_0: Able to implement PLL with user settings " "De10lite_sopc.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750584281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "De10lite_sopc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750584281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc.soc_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De10lite_sopc.soc_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750584281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc: Generating de10lite_sopc \"de10lite_sopc\" for QUARTUS_SYNTH " "De10lite_sopc: Generating de10lite_sopc \"de10lite_sopc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750584796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750586531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750586540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750586543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750586547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_dmem: \"de10lite_sopc\" instantiated altera_avalon_mm_bridge \"avl_dmem\" " "Avl_dmem: \"de10lite_sopc\" instantiated altera_avalon_mm_bridge \"avl_dmem\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Starting RTL generation for module 'de10lite_sopc_bld_id' " "Bld_id: Starting RTL generation for module 'de10lite_sopc_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_bld_id --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0003_bld_id_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0003_bld_id_gen//de10lite_sopc_bld_id_component_configuration.pl  --do_build_sim=0  \] " "Bld_id:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_bld_id --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0003_bld_id_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0003_bld_id_gen//de10lite_sopc_bld_id_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: Done RTL generation for module 'de10lite_sopc_bld_id' " "Bld_id: Done RTL generation for module 'de10lite_sopc_bld_id'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bld_id: \"de10lite_sopc\" instantiated altera_avalon_pio \"bld_id\" " "Bld_id: \"de10lite_sopc\" instantiated altera_avalon_pio \"bld_id\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq: Starting RTL generation for module 'de10lite_sopc_core_clk_freq' " "Core_clk_freq: Starting RTL generation for module 'de10lite_sopc_core_clk_freq'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_core_clk_freq --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0004_core_clk_freq_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0004_core_clk_freq_gen//de10lite_sopc_core_clk_freq_component_configuration.pl  --do_build_sim=0  \] " "Core_clk_freq:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_core_clk_freq --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0004_core_clk_freq_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0004_core_clk_freq_gen//de10lite_sopc_core_clk_freq_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq: Done RTL generation for module 'de10lite_sopc_core_clk_freq' " "Core_clk_freq: Done RTL generation for module 'de10lite_sopc_core_clk_freq'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core_clk_freq: \"de10lite_sopc\" instantiated altera_avalon_pio \"core_clk_freq\" " "Core_clk_freq: \"de10lite_sopc\" instantiated altera_avalon_pio \"core_clk_freq\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave: \"de10lite_sopc\" instantiated altera_error_response_slave \"default_slave\" " "Default_slave: \"de10lite_sopc\" instantiated altera_error_response_slave \"default_slave\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'de10lite_sopc_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'de10lite_sopc_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_sopc_onchip_ram --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0005_onchip_ram_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0005_onchip_ram_gen//de10lite_sopc_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de10lite_sopc_onchip_ram --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0005_onchip_ram_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0005_onchip_ram_gen//de10lite_sopc_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'de10lite_sopc_onchip_ram' " "Onchip_ram: Done RTL generation for module 'de10lite_sopc_onchip_ram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"de10lite_sopc\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"de10lite_sopc\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Starting RTL generation for module 'de10lite_sopc_pio_hex_1_0' " "Pio_hex_1_0: Starting RTL generation for module 'de10lite_sopc_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_hex_1_0 --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0006_pio_hex_1_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0006_pio_hex_1_0_gen//de10lite_sopc_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_hex_1_0:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_hex_1_0 --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0006_pio_hex_1_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0006_pio_hex_1_0_gen//de10lite_sopc_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: Done RTL generation for module 'de10lite_sopc_pio_hex_1_0' " "Pio_hex_1_0: Done RTL generation for module 'de10lite_sopc_pio_hex_1_0'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hex_1_0: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_hex_1_0\" " "Pio_hex_1_0: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_hex_1_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'de10lite_sopc_pio_led' " "Pio_led: Starting RTL generation for module 'de10lite_sopc_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_led --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0007_pio_led_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0007_pio_led_gen//de10lite_sopc_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_led --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0007_pio_led_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0007_pio_led_gen//de10lite_sopc_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750589934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'de10lite_sopc_pio_led' " "Pio_led: Done RTL generation for module 'de10lite_sopc_pio_led'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Starting RTL generation for module 'de10lite_sopc_pio_sw' " "Pio_sw: Starting RTL generation for module 'de10lite_sopc_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_sw --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0008_pio_sw_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0008_pio_sw_gen//de10lite_sopc_pio_sw_component_configuration.pl  --do_build_sim=0  \] " "Pio_sw:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de10lite_sopc_pio_sw --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0008_pio_sw_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0008_pio_sw_gen//de10lite_sopc_pio_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: Done RTL generation for module 'de10lite_sopc_pio_sw' " "Pio_sw: Done RTL generation for module 'de10lite_sopc_pio_sw'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_sw: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_sw\" " "Pio_sw: \"de10lite_sopc\" instantiated altera_avalon_pio \"pio_sw\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"de10lite_sopc\" instantiated altera_pll \"pll_0\" " "Pll_0: \"de10lite_sopc\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_sequencer_0: \"de10lite_sopc\" instantiated altera_reset_sequencer \"reset_sequencer_0\" " "Reset_sequencer_0: \"de10lite_sopc\" instantiated altera_reset_sequencer \"reset_sequencer_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'de10lite_sopc_sdram' " "Sdram: Starting RTL generation for module 'de10lite_sopc_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_sopc_sdram --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0011_sdram_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0011_sdram_gen//de10lite_sopc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de10lite_sopc_sdram --dir=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0011_sdram_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/bamba/AppData/Local/Temp/alt0008_298241455914953456.dir/0011_sdram_gen//de10lite_sopc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'de10lite_sopc_sdram' " "Sdram: Done RTL generation for module 'de10lite_sopc_sdram'" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"de10lite_sopc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"de10lite_sopc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750590513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750595909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750596260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750596606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750596932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750597265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750597601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750597935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750598269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750598600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750598933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750599275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"de10lite_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"de10lite_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"de10lite_sopc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"de10lite_sopc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\" " "Avl_imem_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"avl_imem_m0_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\" " "Onchip_ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_ram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\" " "Avl_imem_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"avl_imem_m0_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\" " "Default_slave_axi_error_if_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"default_slave_axi_error_if_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\" " "Onchip_ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_ram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\" " "Onchip_ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_ram_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\" " "Avl_imem_m0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"avl_imem_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\" " "Onchip_ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_ram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\" " "Onchip_ram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_ram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750603539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750604198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750604822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750605455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750605458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750605461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750605465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10lite_sopc: Done \"de10lite_sopc\" with 45 modules, 71 files " "De10lite_sopc: Done \"de10lite_sopc\" with 45 modules, 71 files" {  } {  } 0 12250 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750605465 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "de10lite_sopc.qsys " "Finished elaborating Platform Designer system entity \"de10lite_sopc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728750606412 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "de10lite_scr1.sv(323) " "Verilog HDL Module Instantiation warning at de10lite_scr1.sv(323): ignored dangling comma in List of Port Connections" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 323 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1728750606563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_scr1.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_scr1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_scr1 " "Found entity 1: de10lite_scr1" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ifu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ifu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_ifu " "Found entity 1: scr1_pipe_ifu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ifu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ifu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_idu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_idu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_idu " "Found entity 1: scr1_pipe_idu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_idu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_idu.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_exu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_exu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_exu " "Found entity 1: scr1_pipe_exu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_exu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_exu.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_csr " "Found entity 1: scr1_pipe_csr" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_csr.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_csr.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_hdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_hdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_hdu " "Found entity 1: scr1_pipe_hdu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_hdu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_hdu.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ialu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ialu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_ialu " "Found entity 1: scr1_pipe_ialu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ialu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ialu.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_lsu " "Found entity 1: scr1_pipe_lsu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_lsu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_lsu.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_mprf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_mprf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_mprf " "Found entity 1: scr1_pipe_mprf" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_mprf.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_mprf.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_tdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_tdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_tdu " "Found entity 1: scr1_pipe_tdu" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_tdu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_tdu.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_ipic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_ipic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_ipic " "Found entity 1: scr1_ipic" {  } { { "../../../scr1/src/core/pipeline/scr1_ipic.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_ipic.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_pipe_top " "Found entity 1: scr1_pipe_top" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dm " "Found entity 1: scr1_dm" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_dmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_dmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmi " "Found entity 1: scr1_dmi" {  } { { "../../../scr1/src/core/scr1_dmi.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dmi.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_scu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_scu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_scu " "Found entity 1: scr1_scu" {  } { { "../../../scr1/src/core/scr1_scu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_scu.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc_shift_reg " "Found entity 1: scr1_tapc_shift_reg" {  } { { "../../../scr1/src/core/scr1_tapc_shift_reg.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc_synchronizer " "Found entity 1: scr1_tapc_synchronizer" {  } { { "../../../scr1/src/core/scr1_tapc_synchronizer.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_tapc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tapc " "Found entity 1: scr1_tapc" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_tapc.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv 7 7 " "Found 7 design units, including 7 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_reset_buf_cell " "Found entity 1: scr1_reset_buf_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606627 ""} { "Info" "ISGN_ENTITY_NAME" "2 scr1_reset_sync_cell " "Found entity 2: scr1_reset_sync_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606627 ""} { "Info" "ISGN_ENTITY_NAME" "3 scr1_data_sync_cell " "Found entity 3: scr1_data_sync_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606627 ""} { "Info" "ISGN_ENTITY_NAME" "4 scr1_reset_qlfy_adapter_cell_sync " "Found entity 4: scr1_reset_qlfy_adapter_cell_sync" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606627 ""} { "Info" "ISGN_ENTITY_NAME" "5 scr1_reset_and2_cell " "Found entity 5: scr1_reset_and2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606627 ""} { "Info" "ISGN_ENTITY_NAME" "6 scr1_reset_and3_cell " "Found entity 6: scr1_reset_and3_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606627 ""} { "Info" "ISGN_ENTITY_NAME" "7 scr1_reset_mux2_cell " "Found entity 7: scr1_reset_mux2_cell" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/core/scr1_core_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/core/scr1_core_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_core_top " "Found entity 1: scr1_core_top" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_imem_ahb " "Found entity 1: scr1_imem_ahb" {  } { { "../../../scr1/src/top/scr1_imem_ahb.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_imem_router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_imem_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_imem_router " "Found entity 1: scr1_imem_router" {  } { { "../../../scr1/src/top/scr1_imem_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_imem_router.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmem_ahb " "Found entity 1: scr1_dmem_ahb" {  } { { "../../../scr1/src/top/scr1_dmem_ahb.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dmem_router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dmem_router " "Found entity 1: scr1_dmem_router" {  } { { "../../../scr1/src/top/scr1_dmem_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dp_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_dp_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_dp_memory " "Found entity 1: scr1_dp_memory" {  } { { "../../../scr1/src/top/scr1_dp_memory.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_dp_memory.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_tcm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_tcm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_tcm " "Found entity 1: scr1_tcm" {  } { { "../../../scr1/src/top/scr1_tcm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_tcm.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_timer " "Found entity 1: scr1_timer" {  } { { "../../../scr1/src/top/scr1_timer.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_timer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_project/altera/scr1-sdk/scr1/src/top/scr1_top_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_project/altera/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scr1_top_ahb " "Found entity 1: scr1_top_ahb" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE ahb_avalon_bridge.sv(12) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(12): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ ahb_avalon_bridge.sv(13) " "Verilog HDL Declaration information at ahb_avalon_bridge.sv(13): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ahb_avalon_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ahb_avalon_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_avalon_bridge " "Found entity 1: ahb_avalon_bridge" {  } { { "ip/ahb_avalon_bridge.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb_avalon_bridge.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/uart/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "ip/uart/raminfr.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "ip/uart/uart_wb.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "ip/uart/uart_transmitter.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "ip/uart/uart_top.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "ip/uart/uart_tfifo.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "ip/uart/uart_sync_flops.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "ip/uart/uart_rfifo.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "ip/uart/uart_receiver.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606675 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/wb_ram_slave.v " "Can't analyze file -- file ip/wb_ram_slave.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1728750606676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/wb_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/wb_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_interconnect " "Found entity 1: wishbone_interconnect" {  } { { "ip/wb_interconnect.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/wb_interconnect.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "ip/gpio_top.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ahb2wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ahb2wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb2wb " "Found entity 1: ahb2wb" {  } { { "ip/ahb2wb.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb2wb.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/on chip ram/bootloader.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/on chip ram/bootloader.v" { { "Info" "ISGN_ENTITY_NAME" "1 bootloader " "Found entity 1: bootloader" {  } { { "ip/on chip ram/bootloader.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/on chip ram/bootloader.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/bootloader_wb_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/bootloader_wb_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bootloader_wb_slave " "Found entity 1: bootloader_wb_slave" {  } { { "ip/bootloader_wb_slave.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/bootloader_wb_slave.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/bootloader_wb_slave2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/bootloader_wb_slave2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bootloader_wb_slave2 " "Found entity 1: bootloader_wb_slave2" {  } { { "ip/bootloader_wb_slave2.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/bootloader_wb_slave2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll/pll.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/pll/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ip/pll/pll/pll_0002.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/pll/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/de10lite_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/de10lite_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc " "Found entity 1: de10lite_sopc" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOG_WRITE_DATA log_write_data altera_error_response_slave.sv(46) " "Verilog HDL Declaration information at altera_error_response_slave.sv(46): object \"LOG_WRITE_DATA\" differs only in case from object \"log_write_data\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave " "Found entity 1: altera_error_response_slave" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_reg_fifo " "Found entity 1: altera_error_response_slave_reg_fifo" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave_reg_fifo.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_error_response_slave_resp_logic " "Found entity 1: altera_error_response_slave_resp_logic" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave_resp_logic.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606719 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606727 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606727 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606727 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606727 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606739 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer " "Found entity 1: altera_reset_sequencer" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_av_csr " "Found entity 1: altera_reset_sequencer_av_csr" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_av_csr.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_deglitch " "Found entity 1: altera_reset_sequencer_deglitch" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_deglitch_main " "Found entity 1: altera_reset_sequencer_deglitch_main" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_deglitch_main.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_dlycntr " "Found entity 1: altera_reset_sequencer_dlycntr" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_dlycntr.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_main " "Found entity 1: altera_reset_sequencer_main" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_main.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_sequencer_seq " "Found entity 1: altera_reset_sequencer_seq" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_bld_id " "Found entity 1: de10lite_sopc_bld_id" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_bld_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_core_clk_freq " "Found entity 1: de10lite_sopc_core_clk_freq" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_core_clk_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_demux " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_mux " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: de10lite_sopc_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606800 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router " "Found entity 2: de10lite_sopc_mm_interconnect_0_router" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606802 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_001 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606805 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_002 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_002" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_004_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606807 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_004 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_004" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_005_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606810 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_005 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_005" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10lite_sopc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10lite_sopc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728750606811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_router_006_default_decode " "Found entity 1: de10lite_sopc_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606812 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_mm_interconnect_0_router_006 " "Found entity 2: de10lite_sopc_mm_interconnect_0_router_006" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_demux " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_demux_003 " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_demux_004 " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_mux " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: de10lite_sopc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_onchip_ram " "Found entity 1: de10lite_sopc_onchip_ram" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pio_hex_1_0 " "Found entity 1: de10lite_sopc_pio_hex_1_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_hex_1_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pio_led " "Found entity 1: de10lite_sopc_pio_led" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pio_sw " "Found entity 1: de10lite_sopc_pio_sw" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pio_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_pll_0 " "Found entity 1: de10lite_sopc_pll_0" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10lite_sopc_sdram_input_efifo_module " "Found entity 1: de10lite_sopc_sdram_input_efifo_module" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606834 ""} { "Info" "ISGN_ENTITY_NAME" "2 de10lite_sopc_sdram " "Found entity 2: de10lite_sopc_sdram" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750606834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750606834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750606834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750606834 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(318) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1728750606878 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(328) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1728750606878 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(338) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1728750606878 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10lite_sopc_sdram.v(682) " "Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1728750606878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10lite_scr1 " "Elaborating entity \"de10lite_scr1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728750607224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "de10lite_scr1.sv" "pll_inst" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\"" {  } { { "ip/pll/pll.v" "pll_inst" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/pll/pll.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/pll/pll/pll_0002.v" "altera_pll_i" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/pll/pll/pll_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607282 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1728750607284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/pll/pll/pll_0002.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/pll/pll/pll_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607285 ""}  } { { "ip/pll/pll/pll_0002.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/pll/pll/pll_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1728750607285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_top_ahb scr1_top_ahb:i_scr1 " "Elaborating entity \"scr1_top_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\"" {  } { { "de10lite_scr1.sv" "i_scr1" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_sync_cell scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync " "Elaborating entity \"scr1_reset_sync_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_pwrup_rstn_reset_sync" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_and2_cell scr1_top_ahb:i_scr1\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell " "Elaborating entity \"scr1_reset_and2_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_reset_and2_cell:i_tapc_rstn_and2_cell\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_tapc_rstn_and2_cell" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_core_top scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top " "Elaborating entity \"scr1_core_top\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_core_top" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_scu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu " "Elaborating entity \"scr1_scu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_scu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_qlfy_adapter_cell_sync scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync " "Elaborating entity \"scr1_reset_qlfy_adapter_cell_sync\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\"" {  } { { "../../../scr1/src/core/scr1_scu.sv" "i_sys_rstn_qlfy_adapter_cell_sync" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_scu.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_reset_buf_cell scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf " "Elaborating entity \"scr1_reset_buf_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_reset_qlfy_adapter_cell_sync:i_sys_rstn_qlfy_adapter_cell_sync\|scr1_reset_buf_cell:i_reset_output_buf\"" {  } { { "../../../scr1/src/core/primitives/scr1_reset_cells.sv" "i_reset_output_buf" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_data_sync_cell scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_sys_rstn_status_sync " "Elaborating entity \"scr1_data_sync_cell\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_scu:i_scu\|scr1_data_sync_cell:i_sys_rstn_status_sync\"" {  } { { "../../../scr1/src/core/scr1_scu.sv" "i_sys_rstn_status_sync" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_scu.sv" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_top scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top " "Elaborating entity \"scr1_pipe_top\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_pipe_top" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_ifu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_ifu:i_pipe_ifu " "Elaborating entity \"scr1_pipe_ifu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_ifu:i_pipe_ifu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_ifu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607322 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(362) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(362): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ifu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ifu.sv" 362 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607324 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_pipe_ifu.sv(426) " "Verilog HDL Case Statement information at scr1_pipe_ifu.sv(426): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_ifu.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_ifu.sv" 426 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607324 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_idu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_idu:i_pipe_idu " "Elaborating entity \"scr1_pipe_idu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_idu:i_pipe_idu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_idu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_exu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu " "Elaborating entity \"scr1_pipe_exu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_exu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_ialu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu " "Elaborating entity \"scr1_pipe_ialu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_ialu:i_ialu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_exu.sv" "i_ialu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_exu.sv" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_lsu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_lsu:i_lsu " "Elaborating entity \"scr1_pipe_lsu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_exu:i_pipe_exu\|scr1_pipe_lsu:i_lsu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_exu.sv" "i_lsu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_exu.sv" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_mprf scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf " "Elaborating entity \"scr1_pipe_mprf\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_mprf" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_csr scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_csr:i_pipe_csr " "Elaborating entity \"scr1_pipe_csr\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_csr:i_pipe_csr\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_csr" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_ipic scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_ipic:i_pipe_ipic " "Elaborating entity \"scr1_ipic\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_ipic:i_pipe_ipic\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_ipic" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_tdu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_tdu:i_pipe_tdu " "Elaborating entity \"scr1_pipe_tdu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_tdu:i_pipe_tdu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_tdu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_pipe_hdu scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_hdu:i_pipe_hdu " "Elaborating entity \"scr1_pipe_hdu\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_hdu:i_pipe_hdu\"" {  } { { "../../../scr1/src/core/pipeline/scr1_pipe_top.sv" "i_pipe_hdu" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/pipeline/scr1_pipe_top.sv" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc " "Elaborating entity \"scr1_tapc\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_shift_reg scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_bypass_reg " "Elaborating entity \"scr1_tapc_shift_reg\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_bypass_reg\"" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "i_bypass_reg" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_tapc.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_shift_reg scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_tap_idcode_reg " "Elaborating entity \"scr1_tapc_shift_reg\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc:i_tapc\|scr1_tapc_shift_reg:i_tap_idcode_reg\"" {  } { { "../../../scr1/src/core/scr1_tapc.sv" "i_tap_idcode_reg" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_tapc.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tapc_synchronizer scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc_synchronizer:i_tapc_synchronizer " "Elaborating entity \"scr1_tapc_synchronizer\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_tapc_synchronizer:i_tapc_synchronizer\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_tapc_synchronizer" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmi scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dmi:i_dmi " "Elaborating entity \"scr1_dmi\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dmi:i_dmi\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_dmi" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dm scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dm:i_dm " "Elaborating entity \"scr1_dm\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_dm:i_dm\"" {  } { { "../../../scr1/src/core/scr1_core_top.sv" "i_dm" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_core_top.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607452 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(974) " "Verilog HDL Case Statement information at scr1_dm.sv(974): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 974 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607456 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(995) " "Verilog HDL Case Statement information at scr1_dm.sv(995): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 995 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607456 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1020) " "Verilog HDL Case Statement information at scr1_dm.sv(1020): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 1020 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607456 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1074) " "Verilog HDL Case Statement information at scr1_dm.sv(1074): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 1074 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607456 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1201) " "Verilog HDL Case Statement information at scr1_dm.sv(1201): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 1201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607456 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1236) " "Verilog HDL Case Statement information at scr1_dm.sv(1236): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 1236 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607456 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dm.sv(1332) " "Verilog HDL Case Statement information at scr1_dm.sv(1332): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/core/scr1_dm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/core/scr1_dm.sv" 1332 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607456 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_tcm scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm " "Elaborating entity \"scr1_tcm\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_tcm" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dp_memory scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory " "Elaborating entity \"scr1_dp_memory\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\"" {  } { { "../../../scr1/src/top/scr1_tcm.sv" "i_dp_memory" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_tcm.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_timer scr1_top_ahb:i_scr1\|scr1_timer:i_timer " "Elaborating entity \"scr1_timer\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_timer:i_timer\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_timer" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_imem_router scr1_top_ahb:i_scr1\|scr1_imem_router:i_imem_router " "Elaborating entity \"scr1_imem_router\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_imem_router:i_imem_router\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_imem_router" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607482 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_imem_router.sv(79) " "Verilog HDL Case Statement information at scr1_imem_router.sv(79): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/top/scr1_imem_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_imem_router.sv" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607483 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_imem_router:i_imem_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmem_router scr1_top_ahb:i_scr1\|scr1_dmem_router:i_dmem_router " "Elaborating entity \"scr1_dmem_router\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_dmem_router:i_dmem_router\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_dmem_router" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607487 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scr1_dmem_router.sv(110) " "Verilog HDL Case Statement information at scr1_dmem_router.sv(110): all case item expressions in this case statement are onehot" {  } { { "../../../scr1/src/top/scr1_dmem_router.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_dmem_router.sv" 110 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1728750607488 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_imem_ahb scr1_top_ahb:i_scr1\|scr1_imem_ahb:i_imem_ahb " "Elaborating entity \"scr1_imem_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_imem_ahb:i_imem_ahb\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_imem_ahb" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scr1_dmem_ahb scr1_top_ahb:i_scr1\|scr1_dmem_ahb:i_dmem_ahb " "Elaborating entity \"scr1_dmem_ahb\" for hierarchy \"scr1_top_ahb:i_scr1\|scr1_dmem_ahb:i_dmem_ahb\"" {  } { { "../../../scr1/src/top/scr1_top_ahb.sv" "i_dmem_ahb" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb2wb ahb2wb:i_ahb2wb_imem " "Elaborating entity \"ahb2wb\" for hierarchy \"ahb2wb:i_ahb2wb_imem\"" {  } { { "de10lite_scr1.sv" "i_ahb2wb_imem" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg ahb2wb.v(44) " "Verilog HDL or VHDL warning at ahb2wb.v(44): object \"addr_reg\" assigned a value but never read" {  } { { "ip/ahb2wb.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb2wb.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728750607512 "|de10lite_scr1|ahb2wb:i_ahb2wb_imem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hresp ahb2wb.v(49) " "Verilog HDL Always Construct warning at ahb2wb.v(49): inferring latch(es) for variable \"hresp\", which holds its previous value in one or more paths through the always construct" {  } { { "ip/ahb2wb.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb2wb.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728750607512 "|de10lite_scr1|ahb2wb:i_ahb2wb_imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hresp\[0\] ahb2wb.v(49) " "Inferred latch for \"hresp\[0\]\" at ahb2wb.v(49)" {  } { { "ip/ahb2wb.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb2wb.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728750607512 "|de10lite_scr1|ahb2wb:i_ahb2wb_imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hresp\[1\] ahb2wb.v(49) " "Inferred latch for \"hresp\[1\]\" at ahb2wb.v(49)" {  } { { "ip/ahb2wb.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/ahb2wb.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728750607512 "|de10lite_scr1|ahb2wb:i_ahb2wb_imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_interconnect wishbone_interconnect:i_wb_interconnect " "Elaborating entity \"wishbone_interconnect\" for hierarchy \"wishbone_interconnect:i_wb_interconnect\"" {  } { { "de10lite_scr1.sv" "i_wb_interconnect" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootloader_wb_slave2 bootloader_wb_slave2:bootloader_slave_inst " "Elaborating entity \"bootloader_wb_slave2\" for hierarchy \"bootloader_wb_slave2:bootloader_slave_inst\"" {  } { { "de10lite_scr1.sv" "bootloader_slave_inst" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 bootloader_wb_slave2.v(36) " "Verilog HDL assignment warning at bootloader_wb_slave2.v(36): truncated value with size 3 to match size of target (1)" {  } { { "ip/bootloader_wb_slave2.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/bootloader_wb_slave2.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728750607518 "|de10lite_scr1|bootloader_wb_slave2:bootloader_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 bootloader_wb_slave2.v(48) " "Verilog HDL assignment warning at bootloader_wb_slave2.v(48): truncated value with size 3 to match size of target (1)" {  } { { "ip/bootloader_wb_slave2.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/bootloader_wb_slave2.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728750607518 "|de10lite_scr1|bootloader_wb_slave2:bootloader_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 bootloader_wb_slave2.v(53) " "Verilog HDL assignment warning at bootloader_wb_slave2.v(53): truncated value with size 3 to match size of target (1)" {  } { { "ip/bootloader_wb_slave2.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/bootloader_wb_slave2.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728750607518 "|de10lite_scr1|bootloader_wb_slave2:bootloader_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 bootloader_wb_slave2.v(62) " "Verilog HDL assignment warning at bootloader_wb_slave2.v(62): truncated value with size 3 to match size of target (1)" {  } { { "ip/bootloader_wb_slave2.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/bootloader_wb_slave2.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728750607518 "|de10lite_scr1|bootloader_wb_slave2:bootloader_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 bootloader_wb_slave2.v(66) " "Verilog HDL assignment warning at bootloader_wb_slave2.v(66): truncated value with size 3 to match size of target (1)" {  } { { "ip/bootloader_wb_slave2.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/bootloader_wb_slave2.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728750607518 "|de10lite_scr1|bootloader_wb_slave2:bootloader_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bootloader_wb_slave2.v(72) " "Verilog HDL Case Statement warning at bootloader_wb_slave2.v(72): case item expression never matches the case expression" {  } { { "ip/bootloader_wb_slave2.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/bootloader_wb_slave2.v" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1728750607518 "|de10lite_scr1|bootloader_wb_slave2:bootloader_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bootloader_wb_slave2.v(80) " "Verilog HDL Case Statement warning at bootloader_wb_slave2.v(80): case item expression never matches the case expression" {  } { { "ip/bootloader_wb_slave2.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/bootloader_wb_slave2.v" 80 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1728750607518 "|de10lite_scr1|bootloader_wb_slave2:bootloader_slave_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootloader bootloader:bootloader_mem_inst " "Elaborating entity \"bootloader\" for hierarchy \"bootloader:bootloader_mem_inst\"" {  } { { "de10lite_scr1.sv" "bootloader_mem_inst" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bootloader:bootloader_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bootloader:bootloader_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/on chip ram/bootloader.v" "altsyncram_component" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/on chip ram/bootloader.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bootloader:bootloader_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bootloader:bootloader_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/on chip ram/bootloader.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/on chip ram/bootloader.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bootloader:bootloader_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"bootloader:bootloader_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ip/scbl.hex " "Parameter \"init_file\" = \"./ip/scbl.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607572 ""}  } { { "ip/on chip ram/bootloader.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/on chip ram/bootloader.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1728750607572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70o1 " "Found entity 1: altsyncram_70o1" {  } { { "db/altsyncram_70o1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_70o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750607624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750607624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70o1 bootloader:bootloader_mem_inst\|altsyncram:altsyncram_component\|altsyncram_70o1:auto_generated " "Elaborating entity \"altsyncram_70o1\" for hierarchy \"bootloader:bootloader_mem_inst\|altsyncram:altsyncram_component\|altsyncram_70o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top gpio_top:i_gpio " "Elaborating entity \"gpio_top\" for hierarchy \"gpio_top:i_gpio\"" {  } { { "de10lite_scr1.sv" "i_gpio" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607670 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "gpio_top.v(987) " "Verilog HDL Synthesis Attribute warning at gpio_top.v(987): ignoring full_case attribute on case statement with explicit default case item" {  } { { "ip/gpio_top.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/gpio_top.v" 987 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1728750607671 "|de10lite_scr1|gpio_top:i_gpio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:i_uart " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:i_uart\"" {  } { { "de10lite_scr1.sv" "i_uart" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607672 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 8. No Debug interface.\\n uart_top.v(327) " "Verilog HDL Display System Task info at uart_top.v(327): (...\|uart_top) UART INFO: Data bus width is 8. No Debug interface.\\n" {  } { { "ip/uart/uart_top.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 327 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750607673 "|de10lite_scr1|uart_top:i_uart"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "ip/uart/uart_top.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750607673 "|de10lite_scr1|uart_top:i_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:i_uart\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:i_uart\|uart_wb:wb_interface\"" {  } { { "ip/uart/uart_top.v" "wb_interface" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_sel_is uart_wb.v(189) " "Verilog HDL or VHDL warning at uart_wb.v(189): object \"wb_sel_is\" assigned a value but never read" {  } { { "ip/uart/uart_wb.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_wb.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750607675 "|de10lite_scr1|uart_top:i_uart|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:i_uart\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\"" {  } { { "ip/uart/uart_top.v" "regs" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "ip/uart/uart_regs.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607678 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "ip/uart/uart_regs.v" "transmitter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "ip/uart/uart_transmitter.v" "fifo_tx" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "ip/uart/uart_tfifo.v" "tfifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:i_uart\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "ip/uart/uart_regs.v" "i_uart_sync_flops" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "ip/uart/uart_regs.v" "receiver" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607689 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "ip/uart/uart_receiver.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750607690 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "ip/uart/uart_receiver.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750607690 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "ip/uart/uart_receiver.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607690 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "ip/uart/uart_receiver.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607690 "|de10lite_scr1|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "ip/uart/uart_receiver.v" "fifo_rx" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/uart/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc de10lite_sopc:i_soc " "Elaborating entity \"de10lite_sopc\" for hierarchy \"de10lite_sopc:i_soc\"" {  } { { "de10lite_scr1.sv" "i_soc" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_dmem " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_dmem\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "avl_dmem" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_uart " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"de10lite_sopc:i_soc\|altera_avalon_mm_bridge:avl_uart\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "avl_uart" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_bld_id de10lite_sopc:i_soc\|de10lite_sopc_bld_id:bld_id " "Elaborating entity \"de10lite_sopc_bld_id\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_bld_id:bld_id\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "bld_id" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_core_clk_freq de10lite_sopc:i_soc\|de10lite_sopc_core_clk_freq:core_clk_freq " "Elaborating entity \"de10lite_sopc_core_clk_freq\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_core_clk_freq:core_clk_freq\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "core_clk_freq" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave de10lite_sopc:i_soc\|altera_error_response_slave:default_slave " "Elaborating entity \"altera_error_response_slave\" for hierarchy \"de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "default_slave" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607715 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_write_in altera_error_response_slave.sv(267) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(267): object \"av_write_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750607716 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_read_in altera_error_response_slave.sv(268) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(268): object \"av_read_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750607716 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_address_in altera_error_response_slave.sv(269) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(269): object \"av_address_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750607716 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "av_writedata_in altera_error_response_slave.sv(270) " "Verilog HDL or VHDL warning at altera_error_response_slave.sv(270): object \"av_writedata_in\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750607716 "|de10lite_scr1|de10lite_sopc:i_soc|altera_error_response_slave:default_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave_resp_logic de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:write_channel_resp " "Elaborating entity \"altera_error_response_slave_resp_logic\" for hierarchy \"de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:write_channel_resp\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "write_channel_resp" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_error_response_slave_resp_logic de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:read_channel_resp " "Elaborating entity \"altera_error_response_slave_resp_logic\" for hierarchy \"de10lite_sopc:i_soc\|altera_error_response_slave:default_slave\|altera_error_response_slave_resp_logic:read_channel_resp\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" "read_channel_resp" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_onchip_ram de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram " "Elaborating entity \"de10lite_sopc_onchip_ram\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "onchip_ram" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "the_altsyncram" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file scbl.hex " "Parameter \"init_file\" = \"scbl.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607734 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1728750607734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7dl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7dl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7dl1 " "Found entity 1: altsyncram_7dl1" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750607774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750607774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7dl1 de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated " "Elaborating entity \"altsyncram_7dl1\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pio_hex_1_0 de10lite_sopc:i_soc\|de10lite_sopc_pio_hex_1_0:pio_hex_1_0 " "Elaborating entity \"de10lite_sopc_pio_hex_1_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pio_hex_1_0:pio_hex_1_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pio_hex_1_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pio_led de10lite_sopc:i_soc\|de10lite_sopc_pio_led:pio_led " "Elaborating entity \"de10lite_sopc_pio_led\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pio_led:pio_led\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pio_led" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pio_sw de10lite_sopc:i_soc\|de10lite_sopc_pio_sw:pio_sw " "Elaborating entity \"de10lite_sopc_pio_sw\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pio_sw:pio_sw\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pio_sw" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_pll_0 de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0 " "Elaborating entity \"de10lite_sopc_pll_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "pll_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" "altera_pll_i" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607848 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1728750607850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750607850 ""}  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1728750607850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0 " "Elaborating entity \"altera_reset_sequencer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "reset_sequencer_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_reset_sync altera_reset_sequencer.sv(261) " "Verilog HDL or VHDL warning at altera_reset_sequencer.sv(261): object \"csr_reset_sync\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728750607854 "|de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_reset_sync_req altera_reset_sequencer.sv(261) " "Verilog HDL or VHDL warning at altera_reset_sequencer.sv(261): object \"csr_reset_sync_req\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728750607854 "|de10lite_scr1|de10lite_sopc:i_soc|altera_reset_sequencer:reset_sequencer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "reset_in_sync" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_controller:reset_in_sync\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_deglitch_main de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_deglitch_main:dsrt_deg " "Elaborating entity \"altera_reset_sequencer_deglitch_main\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_deglitch_main:dsrt_deg\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "dsrt_deg" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_main de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_main:main " "Elaborating entity \"altera_reset_sequencer_main\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_main:main\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "main" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_seq de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq " "Elaborating entity \"altera_reset_sequencer_seq\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "asrt_seq" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_dlycntr de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq\|altera_reset_sequencer_dlycntr:dlycntr0 " "Elaborating entity \"altera_reset_sequencer_dlycntr\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:asrt_seq\|altera_reset_sequencer_dlycntr:dlycntr0\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" "dlycntr0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_seq de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq " "Elaborating entity \"altera_reset_sequencer_seq\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" "dsrt_seq" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_sequencer_dlycntr de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq\|altera_reset_sequencer_dlycntr:dlycntr1 " "Elaborating entity \"altera_reset_sequencer_dlycntr\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_sequencer:reset_sequencer_0\|altera_reset_sequencer_seq:dsrt_seq\|altera_reset_sequencer_dlycntr:dlycntr1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" "dlycntr1" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_sequencer_seq.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_sdram de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram " "Elaborating entity \"de10lite_sopc_sdram\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "sdram" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_sdram_input_efifo_module de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module " "Elaborating entity \"de10lite_sopc_sdram_input_efifo_module\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_sdram:sdram\|de10lite_sopc_sdram_input_efifo_module:the_de10lite_sopc_sdram_input_efifo_module\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" "the_de10lite_sopc_sdram_input_efifo_module" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "mm_interconnect_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avl_imem_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avl_imem_m0_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_imem_m0_translator" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avl_uart_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avl_uart_s0_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_uart_s0_translator" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "pio_led_s1_translator" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_imem_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_imem_m0_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_imem_m0_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_dmem_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:avl_dmem_m0_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_dmem_m0_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "default_slave_axi_error_if_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750607996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607998 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607998 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (4)" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1728750607998 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_agent_rsp_fifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avl_uart_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avl_uart_s0_agent\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_uart_s0_agent" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_uart_s0_agent_rsp_fifo" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router\|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router:router\|de10lite_sopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_001" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_001_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001\|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_001:router_001\|de10lite_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_002 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_002\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_002" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_002_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002\|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_002:router_002\|de10lite_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_004 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_004\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_004" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_004_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004\|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_004:router_004\|de10lite_sopc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_005 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_005\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_005" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_005_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005\|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_005:router_005\|de10lite_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_006 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_006\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "router_006" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_router_006_default_decode de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006\|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_router_006:router_006\|de10lite_sopc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avl_imem_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:avl_imem_m0_limiter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avl_imem_m0_limiter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_burst_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 3966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_demux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_demux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_demux" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_demux_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_mux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_mux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_mux" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_cmd_mux_004 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_cmd_mux_004\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "cmd_mux_004" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_demux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_demux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_demux" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_demux_003 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_demux_003\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_demux_004 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_demux_004\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_demux_004" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_mux de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_mux\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_mux" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_rsp_mux_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_rsp_mux_001.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_rsp_width_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608246 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1728750608247 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1728750608247 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750608251 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750608251 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750608252 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "onchip_ram_s1_cmd_width_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608255 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750608258 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750608258 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1728750608258 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 4968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608261 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1728750608264 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1728750608264 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "crosser" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0.v" 5191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"de10lite_sopc:i_soc\|de10lite_sopc_mm_interconnect_0:mm_interconnect_0\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de10lite_sopc:i_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/de10lite_sopc/de10lite_sopc.v" "rst_controller" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de10lite_sopc:i_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/de10lite_sopc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750608341 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[31\] " "Net \"uart_wb_dat_o\[31\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[31\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[30\] " "Net \"uart_wb_dat_o\[30\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[30\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[29\] " "Net \"uart_wb_dat_o\[29\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[29\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[28\] " "Net \"uart_wb_dat_o\[28\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[28\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[27\] " "Net \"uart_wb_dat_o\[27\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[27\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[26\] " "Net \"uart_wb_dat_o\[26\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[26\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[25\] " "Net \"uart_wb_dat_o\[25\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[25\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[24\] " "Net \"uart_wb_dat_o\[24\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[24\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[23\] " "Net \"uart_wb_dat_o\[23\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[23\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[22\] " "Net \"uart_wb_dat_o\[22\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[22\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[21\] " "Net \"uart_wb_dat_o\[21\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[21\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[20\] " "Net \"uart_wb_dat_o\[20\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[20\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[19\] " "Net \"uart_wb_dat_o\[19\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[19\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[18\] " "Net \"uart_wb_dat_o\[18\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[18\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[17\] " "Net \"uart_wb_dat_o\[17\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[17\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[16\] " "Net \"uart_wb_dat_o\[16\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[16\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[15\] " "Net \"uart_wb_dat_o\[15\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[15\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[14\] " "Net \"uart_wb_dat_o\[14\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[14\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[13\] " "Net \"uart_wb_dat_o\[13\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[13\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[12\] " "Net \"uart_wb_dat_o\[12\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[12\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[11\] " "Net \"uart_wb_dat_o\[11\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[11\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[10\] " "Net \"uart_wb_dat_o\[10\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[10\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[9\] " "Net \"uart_wb_dat_o\[9\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[9\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[8\] " "Net \"uart_wb_dat_o\[8\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[8\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609501 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1728750609501 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[31\] " "Net \"uart_wb_dat_o\[31\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[31\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[30\] " "Net \"uart_wb_dat_o\[30\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[30\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[29\] " "Net \"uart_wb_dat_o\[29\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[29\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[28\] " "Net \"uart_wb_dat_o\[28\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[28\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[27\] " "Net \"uart_wb_dat_o\[27\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[27\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[26\] " "Net \"uart_wb_dat_o\[26\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[26\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[25\] " "Net \"uart_wb_dat_o\[25\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[25\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[24\] " "Net \"uart_wb_dat_o\[24\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[24\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[23\] " "Net \"uart_wb_dat_o\[23\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[23\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[22\] " "Net \"uart_wb_dat_o\[22\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[22\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[21\] " "Net \"uart_wb_dat_o\[21\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[21\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[20\] " "Net \"uart_wb_dat_o\[20\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[20\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[19\] " "Net \"uart_wb_dat_o\[19\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[19\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[18\] " "Net \"uart_wb_dat_o\[18\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[18\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[17\] " "Net \"uart_wb_dat_o\[17\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[17\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[16\] " "Net \"uart_wb_dat_o\[16\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[16\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[15\] " "Net \"uart_wb_dat_o\[15\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[15\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[14\] " "Net \"uart_wb_dat_o\[14\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[14\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[13\] " "Net \"uart_wb_dat_o\[13\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[13\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[12\] " "Net \"uart_wb_dat_o\[12\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[12\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[11\] " "Net \"uart_wb_dat_o\[11\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[11\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[10\] " "Net \"uart_wb_dat_o\[10\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[10\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[9\] " "Net \"uart_wb_dat_o\[9\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[9\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[8\] " "Net \"uart_wb_dat_o\[8\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[8\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609503 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1728750609503 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[31\] " "Net \"uart_wb_dat_o\[31\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[31\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[30\] " "Net \"uart_wb_dat_o\[30\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[30\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[29\] " "Net \"uart_wb_dat_o\[29\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[29\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[28\] " "Net \"uart_wb_dat_o\[28\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[28\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[27\] " "Net \"uart_wb_dat_o\[27\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[27\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[26\] " "Net \"uart_wb_dat_o\[26\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[26\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[25\] " "Net \"uart_wb_dat_o\[25\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[25\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[24\] " "Net \"uart_wb_dat_o\[24\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[24\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[23\] " "Net \"uart_wb_dat_o\[23\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[23\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[22\] " "Net \"uart_wb_dat_o\[22\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[22\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[21\] " "Net \"uart_wb_dat_o\[21\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[21\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[20\] " "Net \"uart_wb_dat_o\[20\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[20\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[19\] " "Net \"uart_wb_dat_o\[19\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[19\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[18\] " "Net \"uart_wb_dat_o\[18\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[18\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[17\] " "Net \"uart_wb_dat_o\[17\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[17\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[16\] " "Net \"uart_wb_dat_o\[16\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[16\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[15\] " "Net \"uart_wb_dat_o\[15\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[15\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[14\] " "Net \"uart_wb_dat_o\[14\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[14\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[13\] " "Net \"uart_wb_dat_o\[13\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[13\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[12\] " "Net \"uart_wb_dat_o\[12\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[12\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[11\] " "Net \"uart_wb_dat_o\[11\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[11\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[10\] " "Net \"uart_wb_dat_o\[10\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[10\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[9\] " "Net \"uart_wb_dat_o\[9\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[9\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[8\] " "Net \"uart_wb_dat_o\[8\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[8\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609505 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1728750609505 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[31\] " "Net \"uart_wb_dat_o\[31\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[31\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[30\] " "Net \"uart_wb_dat_o\[30\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[30\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[29\] " "Net \"uart_wb_dat_o\[29\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[29\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[28\] " "Net \"uart_wb_dat_o\[28\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[28\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[27\] " "Net \"uart_wb_dat_o\[27\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[27\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[26\] " "Net \"uart_wb_dat_o\[26\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[26\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[25\] " "Net \"uart_wb_dat_o\[25\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[25\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[24\] " "Net \"uart_wb_dat_o\[24\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[24\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[23\] " "Net \"uart_wb_dat_o\[23\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[23\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[22\] " "Net \"uart_wb_dat_o\[22\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[22\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[21\] " "Net \"uart_wb_dat_o\[21\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[21\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[20\] " "Net \"uart_wb_dat_o\[20\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[20\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[19\] " "Net \"uart_wb_dat_o\[19\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[19\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[18\] " "Net \"uart_wb_dat_o\[18\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[18\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[17\] " "Net \"uart_wb_dat_o\[17\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[17\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[16\] " "Net \"uart_wb_dat_o\[16\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[16\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[15\] " "Net \"uart_wb_dat_o\[15\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[15\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[14\] " "Net \"uart_wb_dat_o\[14\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[14\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[13\] " "Net \"uart_wb_dat_o\[13\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[13\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[12\] " "Net \"uart_wb_dat_o\[12\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[12\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[11\] " "Net \"uart_wb_dat_o\[11\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[11\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[10\] " "Net \"uart_wb_dat_o\[10\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[10\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[9\] " "Net \"uart_wb_dat_o\[9\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[9\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[8\] " "Net \"uart_wb_dat_o\[8\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[8\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609528 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1728750609528 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[31\] " "Net \"uart_wb_dat_o\[31\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[31\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[30\] " "Net \"uart_wb_dat_o\[30\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[30\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[29\] " "Net \"uart_wb_dat_o\[29\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[29\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[28\] " "Net \"uart_wb_dat_o\[28\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[28\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[27\] " "Net \"uart_wb_dat_o\[27\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[27\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[26\] " "Net \"uart_wb_dat_o\[26\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[26\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[25\] " "Net \"uart_wb_dat_o\[25\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[25\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[24\] " "Net \"uart_wb_dat_o\[24\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[24\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[23\] " "Net \"uart_wb_dat_o\[23\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[23\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[22\] " "Net \"uart_wb_dat_o\[22\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[22\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[21\] " "Net \"uart_wb_dat_o\[21\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[21\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[20\] " "Net \"uart_wb_dat_o\[20\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[20\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[19\] " "Net \"uart_wb_dat_o\[19\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[19\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[18\] " "Net \"uart_wb_dat_o\[18\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[18\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[17\] " "Net \"uart_wb_dat_o\[17\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[17\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[16\] " "Net \"uart_wb_dat_o\[16\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[16\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[15\] " "Net \"uart_wb_dat_o\[15\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[15\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[14\] " "Net \"uart_wb_dat_o\[14\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[14\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[13\] " "Net \"uart_wb_dat_o\[13\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[13\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[12\] " "Net \"uart_wb_dat_o\[12\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[12\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[11\] " "Net \"uart_wb_dat_o\[11\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[11\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[10\] " "Net \"uart_wb_dat_o\[10\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[10\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[9\] " "Net \"uart_wb_dat_o\[9\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[9\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uart_wb_dat_o\[8\] " "Net \"uart_wb_dat_o\[8\]\" is missing source, defaulting to GND" {  } { { "de10lite_scr1.sv" "uart_wb_dat_o\[8\]" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 211 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1728750609531 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1728750609531 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[0\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[1\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[2\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[3\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[4\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[5\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[6\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[7\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[8\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[9\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[10\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[11\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[12\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[13\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[14\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[15\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[16\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[17\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[18\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[19\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[20\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[21\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[22\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[23\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[24\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[25\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[26\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[27\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[28\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[29\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[30\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[31\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[32\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[33\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[34\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[35\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[36\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 866 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[37\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 889 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[38\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 912 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[39\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[40\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 958 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[41\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 981 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[42\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[43\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[44\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1050 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[45\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[46\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1096 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[47\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1119 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[48\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1142 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[49\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[50\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1188 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[51\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1211 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[52\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1234 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[53\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1257 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[54\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[55\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1303 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[56\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[57\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1349 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[58\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1372 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[59\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1395 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[60\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1418 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[61\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1441 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[62\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1464 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[63\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7dl1:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_7dl1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_7dl1.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_onchip_ram.v" 69 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 362 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_7dl1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1728750609988 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/submodules/de10lite_sopc_pll_0.v" 91 0 0 } } { "db/ip/de10lite_sopc/de10lite_sopc.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/ip/de10lite_sopc/de10lite_sopc.v" 423 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 767 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|de10lite_sopc:i_soc|de10lite_sopc_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "ip/pll/pll/pll_0002.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/pll/pll/pll_0002.v" 91 0 0 } } { "ip/pll/pll.v" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/ip/pll/pll.v" 24 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728750609988 "|de10lite_scr1|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1728750609988 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1728750609988 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 1 0 "Analysis & Synthesis" 0 -1 1728750610577 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 1 0 "Analysis & Synthesis" 0 -1 1728750610578 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:i_uart\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_B 4 " "Parameter WIDTH_BYTEENA_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|memory_array_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_B 4 " "Parameter WIDTH_BYTEENA_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|mprf_int2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728750615616 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1728750615616 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1728750615616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750615634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart_top:i_uart\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615634 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1728750615634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egi1 " "Found entity 1: altsyncram_egi1" {  } { { "db/altsyncram_egi1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_egi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750615669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750615669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750615690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_tcm:i_tcm\|scr1_dp_memory:i_dp_memory\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 4 " "Parameter \"WIDTH_BYTEENA_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615690 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1728750615690 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_vju1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_vju1.tdf" 2058 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728750615731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vju1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vju1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vju1 " "Found entity 1: altsyncram_vju1" {  } { { "db/altsyncram_vju1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_vju1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750615731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750615731 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "byteena_b " "Variable or input pin \"byteena_b\" is defined but never used." {  } { { "db/altsyncram_vju1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_vju1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../scr1/src/top/scr1_tcm.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_tcm.sv" 117 0 0 } } { "../../../scr1/src/top/scr1_top_ahb.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/scr1/src/top/scr1_top_ahb.sv" 311 0 0 } } { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 389 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1728750615734 "|de10lite_scr1|scr1_top_ahb:i_scr1|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory|altsyncram:memory_array_rtl_0|altsyncram_vju1:auto_generated"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750615762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750615762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750615794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750615794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0 " "Elaborated megafunction instantiation \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1728750615820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0 " "Instantiated megafunction \"scr1_top_ahb:i_scr1\|scr1_core_top:i_core_top\|scr1_pipe_top:i_pipe_top\|scr1_pipe_mprf:i_pipe_mprf\|altsyncram:mprf_int_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728750615820 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1728750615820 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_ruo1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_ruo1.tdf" 977 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728750615857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ruo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ruo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ruo1 " "Found entity 1: altsyncram_ruo1" {  } { { "db/altsyncram_ruo1.tdf" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/db/altsyncram_ruo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728750615858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1728750615858 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728750616498 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1728750616541 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de10lite_scr1.sv" "" { Text "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/de10lite_scr1.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728750621191 "|de10lite_scr1|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1728750621191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728750621419 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1295 " "1295 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728750628968 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SCR1 24 " "Ignored 24 assignments for entity \"DE1_SCR1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SCR1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SCR1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SCR1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728750629124 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1728750629124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/output/de10lite_scr1.map.smsg " "Generated suppressed messages file D:/fpga_project/ALTERA/scr1-sdk/fpga/de10lite/scr1/output/de10lite_scr1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728750629364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 4 0 0 " "Adding 8 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728750629893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728750629893 ""}
{ "Error" "ECAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_REFCLK" "REFCLK de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "REFCLK port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll.  The reference clock port on the PLL should always be connected.  If there is no reference clock, the PLL will not function correctly." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1728750630067 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!.  The reference clock port on the PLL should always be connected.  If there is no reference clock, the PLL will not function correctly." 0 0 "Analysis & Synthesis" 0 -1 1728750630067 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1728750630067 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1728750630067 ""}
{ "Error" "ECAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_REFCLK" "REFCLK de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "REFCLK port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll.  The reference clock port on the PLL should always be connected.  If there is no reference clock, the PLL will not function correctly." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1728750630073 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!.  The reference clock port on the PLL should always be connected.  If there is no reference clock, the PLL will not function correctly." 0 0 "Analysis & Synthesis" 0 -1 1728750630073 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1728750630073 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1728750630073 ""}
{ "Error" "ECAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_REFCLK" "REFCLK de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "REFCLK port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll.  The reference clock port on the PLL should always be connected.  If there is no reference clock, the PLL will not function correctly." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1728750630129 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!.  The reference clock port on the PLL should always be connected.  If there is no reference clock, the PLL will not function correctly." 0 0 "Analysis & Synthesis" 0 -1 1728750630129 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1728750630129 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1728750630129 ""}
{ "Error" "ECAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_REFCLK" "REFCLK de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "REFCLK port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll.  The reference clock port on the PLL should always be connected.  If there is no reference clock, the PLL will not function correctly." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1728750630134 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!.  The reference clock port on the PLL should always be connected.  If there is no reference clock, the PLL will not function correctly." 0 0 "Analysis & Synthesis" 0 -1 1728750630134 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance de10lite_sopc:i_soc\|de10lite_sopc_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1728750630134 ""}  } { { "altera_pll.v" "" { Text "d:/programs/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1728750630134 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 241 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 241 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5110 " "Peak virtual memory: 5110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728750630236 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 12 23:30:30 2024 " "Processing ended: Sat Oct 12 23:30:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728750630236 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728750630236 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728750630236 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728750630236 ""}
