
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000588  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000710  08000718  00010718  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000710  08000710  00010718  2**0
                  CONTENTS
  4 .ARM          00000000  08000710  08000710  00010718  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000710  08000718  00010718  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000710  08000710  00010710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000714  08000714  00010714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010718  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010718  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010718  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00010748  2**0
                  CONTENTS, READONLY
 14 .debug_info   00000868  00000000  00000000  0001078b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000002e6  00000000  00000000  00010ff3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000b8  00000000  00000000  000112e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000007f  00000000  00000000  00011398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000016bf  00000000  00000000  00011417  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00000d66  00000000  00000000  00012ad6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0000520e  00000000  00000000  0001383c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000224  00000000  00000000  00018a4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00018c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080006f8 	.word	0x080006f8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080006f8 	.word	0x080006f8

080001c8 <GPIO_ClockControl>:
 *
 * @return : none
 *
 * @Note:
 **********************************************************************************************************/
void GPIO_ClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	460b      	mov	r3, r1
 80001d2:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 80001d4:	78fb      	ldrb	r3, [r7, #3]
 80001d6:	2b01      	cmp	r3, #1
 80001d8:	d162      	bne.n	80002a0 <GPIO_ClockControl+0xd8>
		if (pGPIOx == GPIOA) {
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a64      	ldr	r2, [pc, #400]	; (8000370 <GPIO_ClockControl+0x1a8>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d106      	bne.n	80001f0 <GPIO_ClockControl+0x28>
			GPIOA_CLK_EN();
 80001e2:	4b64      	ldr	r3, [pc, #400]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80001e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001e6:	4a63      	ldr	r2, [pc, #396]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80001e8:	f043 0301 	orr.w	r3, r3, #1
 80001ec:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOI_CLK_DI();
		}

	}

}
 80001ee:	e0b9      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	4a61      	ldr	r2, [pc, #388]	; (8000378 <GPIO_ClockControl+0x1b0>)
 80001f4:	4293      	cmp	r3, r2
 80001f6:	d106      	bne.n	8000206 <GPIO_ClockControl+0x3e>
			GPIOB_CLK_EN();
 80001f8:	4b5e      	ldr	r3, [pc, #376]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80001fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001fc:	4a5d      	ldr	r2, [pc, #372]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80001fe:	f043 0302 	orr.w	r3, r3, #2
 8000202:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000204:	e0ae      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	4a5c      	ldr	r2, [pc, #368]	; (800037c <GPIO_ClockControl+0x1b4>)
 800020a:	4293      	cmp	r3, r2
 800020c:	d106      	bne.n	800021c <GPIO_ClockControl+0x54>
			GPIOC_CLK_EN();
 800020e:	4b59      	ldr	r3, [pc, #356]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000212:	4a58      	ldr	r2, [pc, #352]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000214:	f043 0304 	orr.w	r3, r3, #4
 8000218:	6313      	str	r3, [r2, #48]	; 0x30
}
 800021a:	e0a3      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	4a58      	ldr	r2, [pc, #352]	; (8000380 <GPIO_ClockControl+0x1b8>)
 8000220:	4293      	cmp	r3, r2
 8000222:	d106      	bne.n	8000232 <GPIO_ClockControl+0x6a>
			GPIOD_CLK_EN();
 8000224:	4b53      	ldr	r3, [pc, #332]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000228:	4a52      	ldr	r2, [pc, #328]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800022a:	f043 0308 	orr.w	r3, r3, #8
 800022e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000230:	e098      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	4a53      	ldr	r2, [pc, #332]	; (8000384 <GPIO_ClockControl+0x1bc>)
 8000236:	4293      	cmp	r3, r2
 8000238:	d106      	bne.n	8000248 <GPIO_ClockControl+0x80>
			GPIOE_CLK_EN();
 800023a:	4b4e      	ldr	r3, [pc, #312]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800023c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800023e:	4a4d      	ldr	r2, [pc, #308]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000240:	f043 0310 	orr.w	r3, r3, #16
 8000244:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000246:	e08d      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4a4f      	ldr	r2, [pc, #316]	; (8000388 <GPIO_ClockControl+0x1c0>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d106      	bne.n	800025e <GPIO_ClockControl+0x96>
			GPIOF_CLK_EN();
 8000250:	4b48      	ldr	r3, [pc, #288]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000254:	4a47      	ldr	r2, [pc, #284]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000256:	f043 0320 	orr.w	r3, r3, #32
 800025a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800025c:	e082      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	4a4a      	ldr	r2, [pc, #296]	; (800038c <GPIO_ClockControl+0x1c4>)
 8000262:	4293      	cmp	r3, r2
 8000264:	d106      	bne.n	8000274 <GPIO_ClockControl+0xac>
			GPIOG_CLK_EN();
 8000266:	4b43      	ldr	r3, [pc, #268]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800026a:	4a42      	ldr	r2, [pc, #264]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800026c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000270:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000272:	e077      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	4a46      	ldr	r2, [pc, #280]	; (8000390 <GPIO_ClockControl+0x1c8>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d106      	bne.n	800028a <GPIO_ClockControl+0xc2>
			GPIOH_CLK_EN();
 800027c:	4b3d      	ldr	r3, [pc, #244]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4a3c      	ldr	r2, [pc, #240]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000282:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000286:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000288:	e06c      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	4a41      	ldr	r2, [pc, #260]	; (8000394 <GPIO_ClockControl+0x1cc>)
 800028e:	4293      	cmp	r3, r2
 8000290:	d168      	bne.n	8000364 <GPIO_ClockControl+0x19c>
			GPIOI_CLK_EN();
 8000292:	4b38      	ldr	r3, [pc, #224]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000296:	4a37      	ldr	r2, [pc, #220]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800029c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800029e:	e061      	b.n	8000364 <GPIO_ClockControl+0x19c>
		if (pGPIOx == GPIOA) {
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	4a33      	ldr	r2, [pc, #204]	; (8000370 <GPIO_ClockControl+0x1a8>)
 80002a4:	4293      	cmp	r3, r2
 80002a6:	d106      	bne.n	80002b6 <GPIO_ClockControl+0xee>
			GPIOA_CLK_DI();
 80002a8:	4b32      	ldr	r3, [pc, #200]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ac:	4a31      	ldr	r2, [pc, #196]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002ae:	f023 0301 	bic.w	r3, r3, #1
 80002b2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002b4:	e056      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	4a2f      	ldr	r2, [pc, #188]	; (8000378 <GPIO_ClockControl+0x1b0>)
 80002ba:	4293      	cmp	r3, r2
 80002bc:	d106      	bne.n	80002cc <GPIO_ClockControl+0x104>
			GPIOB_CLK_DI();
 80002be:	4b2d      	ldr	r3, [pc, #180]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002c2:	4a2c      	ldr	r2, [pc, #176]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002c4:	f023 0302 	bic.w	r3, r3, #2
 80002c8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002ca:	e04b      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	4a2b      	ldr	r2, [pc, #172]	; (800037c <GPIO_ClockControl+0x1b4>)
 80002d0:	4293      	cmp	r3, r2
 80002d2:	d106      	bne.n	80002e2 <GPIO_ClockControl+0x11a>
			GPIOC_CLK_DI();
 80002d4:	4b27      	ldr	r3, [pc, #156]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002d8:	4a26      	ldr	r2, [pc, #152]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002da:	f023 0304 	bic.w	r3, r3, #4
 80002de:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002e0:	e040      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	4a26      	ldr	r2, [pc, #152]	; (8000380 <GPIO_ClockControl+0x1b8>)
 80002e6:	4293      	cmp	r3, r2
 80002e8:	d106      	bne.n	80002f8 <GPIO_ClockControl+0x130>
			GPIOD_CLK_DI();
 80002ea:	4b22      	ldr	r3, [pc, #136]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ee:	4a21      	ldr	r2, [pc, #132]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002f0:	f023 0308 	bic.w	r3, r3, #8
 80002f4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002f6:	e035      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	4a22      	ldr	r2, [pc, #136]	; (8000384 <GPIO_ClockControl+0x1bc>)
 80002fc:	4293      	cmp	r3, r2
 80002fe:	d106      	bne.n	800030e <GPIO_ClockControl+0x146>
			GPIOE_CLK_DI();
 8000300:	4b1c      	ldr	r3, [pc, #112]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000304:	4a1b      	ldr	r2, [pc, #108]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000306:	f023 0310 	bic.w	r3, r3, #16
 800030a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800030c:	e02a      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	4a1d      	ldr	r2, [pc, #116]	; (8000388 <GPIO_ClockControl+0x1c0>)
 8000312:	4293      	cmp	r3, r2
 8000314:	d106      	bne.n	8000324 <GPIO_ClockControl+0x15c>
			GPIOF_CLK_DI();
 8000316:	4b17      	ldr	r3, [pc, #92]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800031a:	4a16      	ldr	r2, [pc, #88]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800031c:	f023 0320 	bic.w	r3, r3, #32
 8000320:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000322:	e01f      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	4a19      	ldr	r2, [pc, #100]	; (800038c <GPIO_ClockControl+0x1c4>)
 8000328:	4293      	cmp	r3, r2
 800032a:	d106      	bne.n	800033a <GPIO_ClockControl+0x172>
			GPIOG_CLK_DI();
 800032c:	4b11      	ldr	r3, [pc, #68]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800032e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000330:	4a10      	ldr	r2, [pc, #64]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000332:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000336:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000338:	e014      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	4a14      	ldr	r2, [pc, #80]	; (8000390 <GPIO_ClockControl+0x1c8>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d106      	bne.n	8000350 <GPIO_ClockControl+0x188>
			GPIOH_CLK_DI();
 8000342:	4b0c      	ldr	r3, [pc, #48]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000346:	4a0b      	ldr	r2, [pc, #44]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000348:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800034c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800034e:	e009      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	4a10      	ldr	r2, [pc, #64]	; (8000394 <GPIO_ClockControl+0x1cc>)
 8000354:	4293      	cmp	r3, r2
 8000356:	d105      	bne.n	8000364 <GPIO_ClockControl+0x19c>
			GPIOI_CLK_DI();
 8000358:	4b06      	ldr	r3, [pc, #24]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800035a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800035c:	4a05      	ldr	r2, [pc, #20]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800035e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000362:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000364:	bf00      	nop
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr
 8000370:	40020000 	.word	0x40020000
 8000374:	40023800 	.word	0x40023800
 8000378:	40020400 	.word	0x40020400
 800037c:	40020800 	.word	0x40020800
 8000380:	40020c00 	.word	0x40020c00
 8000384:	40021000 	.word	0x40021000
 8000388:	40021400 	.word	0x40021400
 800038c:	40021800 	.word	0x40021800
 8000390:	40021c00 	.word	0x40021c00
 8000394:	40022000 	.word	0x40022000

08000398 <GPIO_Init>:
 *
 * @return :
 *
 * @Note:
 **********************************************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 80003a0:	2300      	movs	r3, #0
 80003a2:	60fb      	str	r3, [r7, #12]

	// configure mode
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) {
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	795b      	ldrb	r3, [r3, #5]
 80003a8:	2b03      	cmp	r3, #3
 80003aa:	d81f      	bhi.n	80003ec <GPIO_Init+0x54>
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	795b      	ldrb	r3, [r3, #5]
 80003b0:	461a      	mov	r2, r3
				<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	791b      	ldrb	r3, [r3, #4]
 80003b6:	005b      	lsls	r3, r3, #1
 80003b8:	fa02 f303 	lsl.w	r3, r2, r3
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80003bc:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOx->MODER &= ~(3<<(2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));  // clearing the bit positions
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	681a      	ldr	r2, [r3, #0]
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	791b      	ldrb	r3, [r3, #4]
 80003c8:	005b      	lsls	r3, r3, #1
 80003ca:	2103      	movs	r1, #3
 80003cc:	fa01 f303 	lsl.w	r3, r1, r3
 80003d0:	43db      	mvns	r3, r3
 80003d2:	4619      	mov	r1, r3
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	400a      	ands	r2, r1
 80003da:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER = pGPIOHandle->pGPIOx->MODER | temp;  //setting bit positions according to the pin mode
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	6819      	ldr	r1, [r3, #0]
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	68fa      	ldr	r2, [r7, #12]
 80003e8:	430a      	orrs	r2, r1
 80003ea:	601a      	str	r2, [r3, #0]
	} else {

	}

	//configure speed
	temp = 0;
 80003ec:	2300      	movs	r3, #0
 80003ee:	60fb      	str	r3, [r7, #12]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	799b      	ldrb	r3, [r3, #6]
 80003f4:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	791b      	ldrb	r3, [r3, #4]
 80003fa:	005b      	lsls	r3, r3, #1
 80003fc:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000400:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(3<<(2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));  // clearing the bit positions
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	689a      	ldr	r2, [r3, #8]
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	791b      	ldrb	r3, [r3, #4]
 800040c:	005b      	lsls	r3, r3, #1
 800040e:	2103      	movs	r1, #3
 8000410:	fa01 f303 	lsl.w	r3, r1, r3
 8000414:	43db      	mvns	r3, r3
 8000416:	4619      	mov	r1, r3
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	400a      	ands	r2, r1
 800041e:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR = pGPIOHandle->pGPIOx->OSPEEDR | temp;                     //setting bit positions according to the pin speed
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	6899      	ldr	r1, [r3, #8]
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	68fa      	ldr	r2, [r7, #12]
 800042c:	430a      	orrs	r2, r1
 800042e:	609a      	str	r2, [r3, #8]
	temp = 0;
 8000430:	2300      	movs	r3, #0
 8000432:	60fb      	str	r3, [r7, #12]

	//configure pupd

	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	79db      	ldrb	r3, [r3, #7]
 8000438:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	791b      	ldrb	r3, [r3, #4]
 800043e:	005b      	lsls	r3, r3, #1
 8000440:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 8000444:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->PUPDR &= ~(3<<(2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));  // clearing the bit positions
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	68da      	ldr	r2, [r3, #12]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	791b      	ldrb	r3, [r3, #4]
 8000450:	005b      	lsls	r3, r3, #1
 8000452:	2103      	movs	r1, #3
 8000454:	fa01 f303 	lsl.w	r3, r1, r3
 8000458:	43db      	mvns	r3, r3
 800045a:	4619      	mov	r1, r3
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	400a      	ands	r2, r1
 8000462:	60da      	str	r2, [r3, #12]

	pGPIOHandle->pGPIOx->PUPDR = pGPIOHandle->pGPIOx->PUPDR | temp;
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	68d9      	ldr	r1, [r3, #12]
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	68fa      	ldr	r2, [r7, #12]
 8000470:	430a      	orrs	r2, r1
 8000472:	60da      	str	r2, [r3, #12]

	//configure otype
	temp = 0;
 8000474:	2300      	movs	r3, #0
 8000476:	60fb      	str	r3, [r7, #12]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOType
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	7a1b      	ldrb	r3, [r3, #8]
 800047c:	461a      	mov	r2, r3
			<< (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	791b      	ldrb	r3, [r3, #4]
 8000482:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOType
 8000486:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OTYPER &= ~(1<<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));  // clearing the bit positions
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	685a      	ldr	r2, [r3, #4]
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	791b      	ldrb	r3, [r3, #4]
 8000492:	4619      	mov	r1, r3
 8000494:	2301      	movs	r3, #1
 8000496:	408b      	lsls	r3, r1
 8000498:	43db      	mvns	r3, r3
 800049a:	4619      	mov	r1, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	400a      	ands	r2, r1
 80004a2:	605a      	str	r2, [r3, #4]

	pGPIOHandle->pGPIOx->OTYPER = pGPIOHandle->pGPIOx->OTYPER | temp;
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	6859      	ldr	r1, [r3, #4]
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	68fa      	ldr	r2, [r7, #12]
 80004b0:	430a      	orrs	r2, r1
 80004b2:	605a      	str	r2, [r3, #4]
	temp = 0;
 80004b4:	2300      	movs	r3, #0
 80004b6:	60fb      	str	r3, [r7, #12]

	//configure alt functonality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN) {
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	795b      	ldrb	r3, [r3, #5]
 80004bc:	2b02      	cmp	r3, #2
 80004be:	d133      	bne.n	8000528 <GPIO_Init+0x190>
		// configure alternate fun registers
		uint8_t temp1,temp2 = 0;
 80004c0:	2300      	movs	r3, #0
 80004c2:	72fb      	strb	r3, [r7, #11]
		temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	791b      	ldrb	r3, [r3, #4]
 80004c8:	08db      	lsrs	r3, r3, #3
 80004ca:	72bb      	strb	r3, [r7, #10]
		temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8);
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	791b      	ldrb	r3, [r3, #4]
 80004d0:	f003 0307 	and.w	r3, r3, #7
 80004d4:	72fb      	strb	r3, [r7, #11]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(15<<(4* temp2));  // clearing the bit positions
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	7aba      	ldrb	r2, [r7, #10]
 80004dc:	3208      	adds	r2, #8
 80004de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80004e2:	7afb      	ldrb	r3, [r7, #11]
 80004e4:	009b      	lsls	r3, r3, #2
 80004e6:	220f      	movs	r2, #15
 80004e8:	fa02 f303 	lsl.w	r3, r2, r3
 80004ec:	43db      	mvns	r3, r3
 80004ee:	4618      	mov	r0, r3
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	7aba      	ldrb	r2, [r7, #10]
 80004f6:	4001      	ands	r1, r0
 80004f8:	3208      	adds	r2, #8
 80004fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		pGPIOHandle->pGPIOx->AFR[temp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2);
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	7aba      	ldrb	r2, [r7, #10]
 8000504:	3208      	adds	r2, #8
 8000506:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	7a5b      	ldrb	r3, [r3, #9]
 800050e:	461a      	mov	r2, r3
 8000510:	7afb      	ldrb	r3, [r7, #11]
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	fa02 f303 	lsl.w	r3, r2, r3
 8000518:	4618      	mov	r0, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	7aba      	ldrb	r2, [r7, #10]
 8000520:	4301      	orrs	r1, r0
 8000522:	3208      	adds	r2, #8
 8000524:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}

}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr

08000534 <GPIO_ReadFromInputPin>:
 *
 * @return : 0 or 1
 *
 * @Note:
 **********************************************************************************************************/
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber) {
 8000534:	b480      	push	{r7}
 8000536:	b083      	sub	sp, #12
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
 800053c:	460b      	mov	r3, r1
 800053e:	70fb      	strb	r3, [r7, #3]


	return (pGPIOx->IDR >> PinNumber) & 0x01;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	691a      	ldr	r2, [r3, #16]
 8000544:	78fb      	ldrb	r3, [r7, #3]
 8000546:	fa22 f303 	lsr.w	r3, r2, r3
 800054a:	b2db      	uxtb	r3, r3
 800054c:	f003 0301 	and.w	r3, r3, #1
 8000550:	b2db      	uxtb	r3, r3

}
 8000552:	4618      	mov	r0, r3
 8000554:	370c      	adds	r7, #12
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr

0800055e <GPIO_WriteToOutputPin>:
 * @return :
 *
 * @Note:
 **********************************************************************************************************/
void GPIO_WriteToOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber,
		uint8_t value) {
 800055e:	b480      	push	{r7}
 8000560:	b083      	sub	sp, #12
 8000562:	af00      	add	r7, sp, #0
 8000564:	6078      	str	r0, [r7, #4]
 8000566:	460b      	mov	r3, r1
 8000568:	70fb      	strb	r3, [r7, #3]
 800056a:	4613      	mov	r3, r2
 800056c:	70bb      	strb	r3, [r7, #2]
	if (value == GPIO_PIN_SET){
 800056e:	78bb      	ldrb	r3, [r7, #2]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d109      	bne.n	8000588 <GPIO_WriteToOutputPin+0x2a>
		pGPIOx->ODR |= (1 << PinNumber) ;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	695b      	ldr	r3, [r3, #20]
 8000578:	78fa      	ldrb	r2, [r7, #3]
 800057a:	2101      	movs	r1, #1
 800057c:	fa01 f202 	lsl.w	r2, r1, r2
 8000580:	431a      	orrs	r2, r3
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	615a      	str	r2, [r3, #20]
	else{
		pGPIOx->ODR &= ~(1 << PinNumber) ;
	}


}
 8000586:	e009      	b.n	800059c <GPIO_WriteToOutputPin+0x3e>
		pGPIOx->ODR &= ~(1 << PinNumber) ;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	695b      	ldr	r3, [r3, #20]
 800058c:	78fa      	ldrb	r2, [r7, #3]
 800058e:	2101      	movs	r1, #1
 8000590:	fa01 f202 	lsl.w	r2, r1, r2
 8000594:	43d2      	mvns	r2, r2
 8000596:	401a      	ands	r2, r3
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	615a      	str	r2, [r3, #20]
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr

080005a8 <delay>:
#include "stm32f407xx.h"
#include "stm32f407xx_gpio_driver.h"



void delay(){
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i<500000; i++){
 80005ae:	2300      	movs	r3, #0
 80005b0:	607b      	str	r3, [r7, #4]
 80005b2:	e002      	b.n	80005ba <delay+0x12>
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	3301      	adds	r3, #1
 80005b8:	607b      	str	r3, [r7, #4]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	4a04      	ldr	r2, [pc, #16]	; (80005d0 <delay+0x28>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d9f8      	bls.n	80005b4 <delay+0xc>

	}
}
 80005c2:	bf00      	nop
 80005c4:	bf00      	nop
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	0007a11f 	.word	0x0007a11f

080005d4 <main>:



int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOLed;
	GPIOLed.pGPIOx = GPIOD;
 80005da:	4b1e      	ldr	r3, [pc, #120]	; (8000654 <main+0x80>)
 80005dc:	60fb      	str	r3, [r7, #12]
	GPIOLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80005de:	230c      	movs	r3, #12
 80005e0:	743b      	strb	r3, [r7, #16]
	GPIOLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80005e2:	2301      	movs	r3, #1
 80005e4:	747b      	strb	r3, [r7, #17]
	GPIOLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OP_HIGH_SPEED;
 80005e6:	2302      	movs	r3, #2
 80005e8:	74bb      	strb	r3, [r7, #18]
	GPIOLed.GPIO_PinConfig.GPIO_PinOType = GPIO_OP_TYPE_PP;
 80005ea:	2300      	movs	r3, #0
 80005ec:	753b      	strb	r3, [r7, #20]
	GPIOLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80005ee:	2300      	movs	r3, #0
 80005f0:	74fb      	strb	r3, [r7, #19]

	GPIO_Handle_t GPIOBtn;
	GPIOBtn.pGPIOx = GPIOA;
 80005f2:	4b19      	ldr	r3, [pc, #100]	; (8000658 <main+0x84>)
 80005f4:	603b      	str	r3, [r7, #0]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	713b      	strb	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80005fa:	2300      	movs	r3, #0
 80005fc:	717b      	strb	r3, [r7, #5]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OP_HIGH_SPEED;
 80005fe:	2302      	movs	r3, #2
 8000600:	71bb      	strb	r3, [r7, #6]
	//GPIOLed.GPIO_PinConfig.GPIO_PinOType = GPIO_OP_TYPE_PP;
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000602:	2300      	movs	r3, #0
 8000604:	71fb      	strb	r3, [r7, #7]

	GPIO_ClockControl(GPIOD , ENABLE);
 8000606:	2101      	movs	r1, #1
 8000608:	4812      	ldr	r0, [pc, #72]	; (8000654 <main+0x80>)
 800060a:	f7ff fddd 	bl	80001c8 <GPIO_ClockControl>
	GPIO_ClockControl(GPIOA , ENABLE);
 800060e:	2101      	movs	r1, #1
 8000610:	4811      	ldr	r0, [pc, #68]	; (8000658 <main+0x84>)
 8000612:	f7ff fdd9 	bl	80001c8 <GPIO_ClockControl>
	GPIO_Init(&GPIOLed);
 8000616:	f107 030c 	add.w	r3, r7, #12
 800061a:	4618      	mov	r0, r3
 800061c:	f7ff febc 	bl	8000398 <GPIO_Init>
	GPIO_Init(&GPIOBtn);
 8000620:	463b      	mov	r3, r7
 8000622:	4618      	mov	r0, r3
 8000624:	f7ff feb8 	bl	8000398 <GPIO_Init>
    /* Loop forever */
	for(;;){
		if (GPIO_ReadFromInputPin(GPIOA, 0)== GPIO_PIN_SET){
 8000628:	2100      	movs	r1, #0
 800062a:	480b      	ldr	r0, [pc, #44]	; (8000658 <main+0x84>)
 800062c:	f7ff ff82 	bl	8000534 <GPIO_ReadFromInputPin>
 8000630:	4603      	mov	r3, r0
 8000632:	2b01      	cmp	r3, #1
 8000634:	d107      	bne.n	8000646 <main+0x72>
		GPIO_WriteToOutputPin(GPIOD, GPIO_PIN_NO_12, GPIO_PIN_SET);
 8000636:	2201      	movs	r2, #1
 8000638:	210c      	movs	r1, #12
 800063a:	4806      	ldr	r0, [pc, #24]	; (8000654 <main+0x80>)
 800063c:	f7ff ff8f 	bl	800055e <GPIO_WriteToOutputPin>
		delay();
 8000640:	f7ff ffb2 	bl	80005a8 <delay>
 8000644:	e7f0      	b.n	8000628 <main+0x54>
		}
		else{
			GPIO_WriteToOutputPin(GPIOD, GPIO_PIN_NO_12, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	210c      	movs	r1, #12
 800064a:	4802      	ldr	r0, [pc, #8]	; (8000654 <main+0x80>)
 800064c:	f7ff ff87 	bl	800055e <GPIO_WriteToOutputPin>
		if (GPIO_ReadFromInputPin(GPIOA, 0)== GPIO_PIN_SET){
 8000650:	e7ea      	b.n	8000628 <main+0x54>
 8000652:	bf00      	nop
 8000654:	40020c00 	.word	0x40020c00
 8000658:	40020000 	.word	0x40020000

0800065c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800065c:	480d      	ldr	r0, [pc, #52]	; (8000694 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800065e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000660:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000664:	480c      	ldr	r0, [pc, #48]	; (8000698 <LoopForever+0x6>)
  ldr r1, =_edata
 8000666:	490d      	ldr	r1, [pc, #52]	; (800069c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000668:	4a0d      	ldr	r2, [pc, #52]	; (80006a0 <LoopForever+0xe>)
  movs r3, #0
 800066a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800066c:	e002      	b.n	8000674 <LoopCopyDataInit>

0800066e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800066e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000670:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000672:	3304      	adds	r3, #4

08000674 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000674:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000676:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000678:	d3f9      	bcc.n	800066e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800067a:	4a0a      	ldr	r2, [pc, #40]	; (80006a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800067c:	4c0a      	ldr	r4, [pc, #40]	; (80006a8 <LoopForever+0x16>)
  movs r3, #0
 800067e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000680:	e001      	b.n	8000686 <LoopFillZerobss>

08000682 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000682:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000684:	3204      	adds	r2, #4

08000686 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000686:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000688:	d3fb      	bcc.n	8000682 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800068a:	f000 f811 	bl	80006b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800068e:	f7ff ffa1 	bl	80005d4 <main>

08000692 <LoopForever>:

LoopForever:
  b LoopForever
 8000692:	e7fe      	b.n	8000692 <LoopForever>
  ldr   r0, =_estack
 8000694:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000698:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800069c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80006a0:	08000718 	.word	0x08000718
  ldr r2, =_sbss
 80006a4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80006a8:	2000001c 	.word	0x2000001c

080006ac <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006ac:	e7fe      	b.n	80006ac <ADC_IRQHandler>
	...

080006b0 <__libc_init_array>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	4d0d      	ldr	r5, [pc, #52]	; (80006e8 <__libc_init_array+0x38>)
 80006b4:	4c0d      	ldr	r4, [pc, #52]	; (80006ec <__libc_init_array+0x3c>)
 80006b6:	1b64      	subs	r4, r4, r5
 80006b8:	10a4      	asrs	r4, r4, #2
 80006ba:	2600      	movs	r6, #0
 80006bc:	42a6      	cmp	r6, r4
 80006be:	d109      	bne.n	80006d4 <__libc_init_array+0x24>
 80006c0:	4d0b      	ldr	r5, [pc, #44]	; (80006f0 <__libc_init_array+0x40>)
 80006c2:	4c0c      	ldr	r4, [pc, #48]	; (80006f4 <__libc_init_array+0x44>)
 80006c4:	f000 f818 	bl	80006f8 <_init>
 80006c8:	1b64      	subs	r4, r4, r5
 80006ca:	10a4      	asrs	r4, r4, #2
 80006cc:	2600      	movs	r6, #0
 80006ce:	42a6      	cmp	r6, r4
 80006d0:	d105      	bne.n	80006de <__libc_init_array+0x2e>
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80006d8:	4798      	blx	r3
 80006da:	3601      	adds	r6, #1
 80006dc:	e7ee      	b.n	80006bc <__libc_init_array+0xc>
 80006de:	f855 3b04 	ldr.w	r3, [r5], #4
 80006e2:	4798      	blx	r3
 80006e4:	3601      	adds	r6, #1
 80006e6:	e7f2      	b.n	80006ce <__libc_init_array+0x1e>
 80006e8:	08000710 	.word	0x08000710
 80006ec:	08000710 	.word	0x08000710
 80006f0:	08000710 	.word	0x08000710
 80006f4:	08000714 	.word	0x08000714

080006f8 <_init>:
 80006f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006fa:	bf00      	nop
 80006fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006fe:	bc08      	pop	{r3}
 8000700:	469e      	mov	lr, r3
 8000702:	4770      	bx	lr

08000704 <_fini>:
 8000704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000706:	bf00      	nop
 8000708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800070a:	bc08      	pop	{r3}
 800070c:	469e      	mov	lr, r3
 800070e:	4770      	bx	lr
