

================================================================
== Vivado HLS Report for 'poly'
================================================================
* Date:           Mon Mar 23 19:36:11 2015

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        poly_proj
* Solution:       solution_poly
* Product family: virtex7 virtex7_fpv6 
* Target device:  xc7v585tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.28|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      96|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|       0|       0|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      67|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|      67|      96|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1260|  728400|  364200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+---+----+
    |         Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+-----------------------+---------+-------+---+----+
    |poly_mul_32s_32s_32_3_U1  |poly_mul_32s_32s_32_3  |        0|      4|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+
    |Total                     |                       |        0|      4|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |tmp_fu_44_p2    |     +    |      0|  0|  32|          32|           2|
    |y               |     +    |      0|  0|  32|          32|           1|
    |tmp_1_fu_38_p2  |     -    |      0|  0|  32|          32|          32|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  96|          96|          35|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------+----+-----+-----------+
    |     Name    | FF | Bits| Const Bits|
    +-------------+----+-----+-----------+
    |ap_CS_fsm    |   3|    3|          0|
    |tmp1_reg_70  |  32|   32|          0|
    |tmp_reg_65   |  32|   32|          0|
    +-------------+----+-----+-----------+
    |Total        |  67|   67|          0|
    +-------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     poly     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     poly     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     poly     | return value |
|ap_done   | out |    1| ap_ctrl_hs |     poly     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     poly     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     poly     | return value |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

