{
    "strRtlNamePrefix": "DMI",
    "assertOn": 1,
    "wRpn": 8,
    "nAius": 2,
    "engVerId": 0,
    "implVerId": 0,
    "wNrri": 4,
    "wNUnitId": 3,
    "wFUnitId": 7,
    "wFPortId": 3,
    "wAddr": 48,
    "wData": 128,
    "wCacheLineOffset": 6,
    "useAddrTranslation": 1,
    "nAddrTransRegisters": 2,
    "useCmc": 1,
    "useAtomic": 1,
    "nDmis": 1,
    "fnNativeInterface": "AXI",
    "useWayPartitioning": 0,
    "nWayPartitioningRegisters": 0,
    "ccpParams": {
        "num_ports": 1,
        "nRsrcIdxBits": 4,
        "wCacheLineOffset": 6,
        "nTableEntries": 4,
        "nSets": 16,
        "nWays": 2,
        "wData": 128,
        "useScratchpad": 0,
        "nBeatsPerBank": 1,
        "nTagBanks": 1,
        "nDataBanks": 1,
        "PortPriSubDiagAddrBits": [],
        "PortSecSubRows": [],
        "PriSubDiagAddrBits": [
            6,
            7,
            8,
            9
        ],
        "useSecSubRows": 0,
        "SecSubRows": [
            "'h0000",
            "'h0000",
            "'h0000",
            "'h0000"
        ],
        "TagBankSelBits": [],
        "DataBankSelBits": [],
        "TagErrInfo": "NONE",
        "DataErrInfo": "NONE",
        "wAddr": 48,
        "wSecurity": 1,
        "wStateBits": 2,
        "nClkDiv": 1,
        "nRPPorts": 1,
        "RepPolicy": "NRU",
        "useDinBuffer": 0,
        "useDoutBuffer": 0
    },
    "MemoryGeneration": {
        "tagMem": {
            "rtlPrefixString": "SMC_tag",
            "MemType": "NONE",
            "Signals": []
        },
        "rpMem": {
            "rtlPrefixString": "",
            "MemType": "",
            "Signals": []
        },
        "dataMem": {
            "rtlPrefixString": "SMC_data",
            "MemType": "NONE",
            "Signals": []
        }
    },
    "cmpInfo": {
        "nMrdInFlight": 48,
        "nNcCmdInFlightToDmi": 48,
        "nRttCtrlEntries": 4,
        "useRttDataEntries": 1,
        "RttDataErrorInfo": {
            "fnErrDetectCorrect": "NONE"
        },
        "useMemRspIntrlv": 0,
        "nWttCtrlEntries": 4,
        "nWttCtrlMemWr": 2,
        "nDtrInFlight": 16,
        "nStrInFlight": 16,
        "nRbuInFlight": 16,
        "nHntSlaveIds": 0,
        "nDtwSlaveIds": 40,
        "nDceRbEntries": 16,
        "nDmiRbEntries": 16
    },
    "useResiliency": 1,
    "ResilienceInfo": {
        "enableUnitDuplication": 1,
        "enableNativeIntfProtection": 1,
        "nResiliencyDelay": 1,
        "fnResiliencyProtectionType": "SECDED"
    },
    "usePma": 0,
    "PmaInfo": {
        "wActive": 1,
        "fnPmaInterfaceType": "Q"
    },
    "cmType": {
        "CmdRdCln": "8'h01",
        "CmdRdNshDty": "8'h02",
        "CmdRdVld": "8'h03",
        "CmdRdUnq": "8'h04",
        "CmdClnUnq": "8'h05",
        "CmdMkUnq": "8'h06",
        "CmdRdNitc": "8'h07",
        "CmdClnVld": "8'h08",
        "CmdClnInv": "8'h09",
        "CmdMkInv": "8'h0A",
        "CmdRdNC": "8'h0B",
        "CmdDvmMsg": "8'h0F",
        "CmdWrUnqPtl": "8'h10",
        "CmdWrUnqFull": "8'h11",
        "CmdWrAtm": "8'h12",
        "CmdRdAtm": "8'h13",
        "CmdWrBkFull": "8'h14",
        "CmdWrClnFull": "8'h15",
        "CmdWrEvict": "8'h16",
        "CmdWrBkPtl": "8'h18",
        "CmdWrClnPtl": "8'h19",
        "CmdWrNCPtl": "8'h20",
        "CmdWrNCFull": "8'h21",
        "CmdWrStshFull": "8'h22",
        "CmdWrStshPtl": "8'h23",
        "CmdLdCchShd": "8'h24",
        "CmdLdCchUnq": "8'h25",
        "CmdRdNitcCI": "8'h26",
        "CmdRdNitcMI": "8'h27",
        "CmdClnShPsist": "8'h28",
        "CmdSwapAtm": "8'h29",
        "CmdCompAtm": "8'h2A",
        "CmdPref": "8'h2B",
        "SnpClnDtr": "8'h41",
        "SnpNitc": "8'h42",
        "SnpVldDtr": "8'h43",
        "SnpInvDtr": "8'h44",
        "SnpInvDtw": "8'h45",
        "SnpInv": "8'h46",
        "SnpClnDtw": "8'h48",
        "SnpNoSDInt": "8'h4A",
        "SnpInvStsh": "8'h4B",
        "SnpUnqStsh": "8'h4C",
        "SnpStshShd": "8'h4D",
        "SnpStshUnq": "8'h4E",
        "SnpDvmMsg": "8'h4F",
        "SnpNitcCI": "8'h50",
        "SnpNitcMI": "8'h51",
        "MrdRdCln": "8'h60",
        "MrdRdWSCln": "8'h61",
        "MrdRdWUCln": "8'h62",
        "MrdRdWU": "8'h63",
        "MrdRdWInv": "8'h64",
        "MrdPref": "8'h65",
        "MrdCln": "8'h66",
        "MrdInv": "8'h67",
        "MrdFlush": "8'h68",
        "UpdInv": "8'h70",
        "UpdSCln": "8'h71",
        "HntRead": "8'h78",
        "StrReq": "8'h7A",
        "TunReq": "8'h7B",
        "RbrReq": "8'h7C",
        "RbUReq": "8'h7D",
        "DtrDataInv": "8'h80",
        "DtrDataSCln": "8'h81",
        "DtrDataSDty": "8'h82",
        "DtrDataUCln": "8'h83",
        "DtrDataUDty": "8'h84",
        "DtwNullData": "8'h90",
        "DtwDataFullCln": "8'h91",
        "DtwDataPtlDty": "8'h92",
        "DtwDataFullDty": "8'h93",
        "DtwMrgMrdInv": "8'h98",
        "DtwMrgMrdSCln": "8'h99",
        "DtwMrgMrdSDty": "8'h9A",
        "DtwMrgMrdUCln": "8'h9B",
        "DtwMrgMrdUDty": "8'h9C",
        "CCmdRsp": "8'hF0",
        "NCCmdRsp": "8'hF1",
        "SnpRsp": "8'hF2",
        "DtwRsp": "8'hF3",
        "DtrRsp": "8'hF4",
        "HntRsp": "8'hF5",
        "MrdRsp": "8'hF6",
        "StrRsp": "8'hF7",
        "UpdRsp": "8'hF8",
        "RbrRsp": "8'hF9",
        "RbuRsp": "8'hFA",
        "TunRsp": "8'hFB",
        "CmpRsp": "8'hFC",
        "CmeRsp": "8'hFD",
        "TreRsp": "8'hFE"
    },
    "concMuxMsgParams": {
        "tx": {
            "ncCmdRsp": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 18,
                "wDpBits": 0
            },
            "dtwRsp": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 20,
                "wDpBits": 0
            },
            "rbrRsp": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 18,
                "wDpBits": 0
            },
            "rbuReq": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 18,
                "wDpBits": 0
            },
            "strReq": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 48,
                "wDpBits": 0
            },
            "mrdRsp": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 18,
                "wDpBits": 0
            },
            "dtrReq": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 1,
                "wNdpBits": 35,
                "wDpBits": 149
            }
        },
        "rx": {
            "mrdReq": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 91,
                "wDpBits": 0
            },
            "cmdReq": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 119,
                "wDpBits": 0
            },
            "rbrReq": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 78,
                "wDpBits": 0
            },
            "strRsp": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 18,
                "wDpBits": 0
            },
            "rbuRsp": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 18,
                "wDpBits": 0
            },
            "dtrRsp": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 0,
                "wNdpBits": 20,
                "wDpBits": 0
            },
            "dtwReq": {
                "enablePipe": 0,
                "pipeDepth": 2,
                "dpPresent": 1,
                "wNdpBits": 44,
                "wDpBits": 149
            }
        }
    },
    "concParams": {
        "hdrParams": {
            "wTargetId": 10,
            "wInitiatorId": 10,
            "wCmType": 8,
            "wMsgId": 10,
            "wHProt": 8,
            "wTTier": 3,
            "wSteering": 3,
            "wPriority": 3,
            "wQl": 3
        },
        "mrdReqParams": {
            "wNdpAux": 4,
            "wIntfSize": 2,
            "wSize": 3,
            "wMpf2": 10,
            "wMpf1": 10,
            "wTM": 1,
            "wRL": 2,
            "wPR": 1,
            "wNS": 1,
            "wAC": 1,
            "wAddr": 48,
            "wCmStatus": 8
        },
        "cmdReqParams": {
            "wNdpAux": 5,
            "wQos": 4,
            "wTof": 3,
            "wDId": 10,
            "wIntfSize": 2,
            "wSize": 3,
            "wMpf2": 10,
            "wMpf1": 10,
            "wTM": 1,
            "wRL": 2,
            "wLK": 2,
            "wOR": 2,
            "wPR": 1,
            "wNS": 1,
            "wES": 1,
            "wEN": 1,
            "wST": 1,
            "wCH": 1,
            "wCA": 1,
            "wAC": 1,
            "wVZ": 1,
            "wAddr": 48,
            "wCmStatus": 8
        },
        "rbrReqParams": {
            "wRL": 2,
            "wMW": 1,
            "wPR": 1,
            "wNS": 1,
            "wCA": 1,
            "wAC": 1,
            "wVZ": 1,
            "wIntfSize": 2,
            "wSize": 3,
            "wAddr": 48,
            "wRType": 1,
            "wCmStatus": 8,
            "wRBID": 8
        },
        "strRspParams": {
            "wCmStatus": 8,
            "wMsgId": 10
        },
        "rbuRspParams": {
            "wCmStatus": 8,
            "wMsgId": 10
        },
        "dtrRspParams": {
            "wRL": 2,
            "wCmStatus": 8,
            "wMsgId": 10
        },
        "dtwReqParams": {
            "wNdpAux": 4,
            "wMpf2": 10,
            "wMpf1": 10,
            "wPrimary": 1,
            "wTM": 1,
            "wRL": 2,
            "wCmStatus": 8,
            "wRBID": 8,
            "wDwId": 6,
            "wDBad": 2,
            "wData": 128,
            "wUser": 0
        },
        "ncCmdRspParams": {
            "wCmStatus": 8,
            "wMsgId": 10
        },
        "dtwRspParams": {
            "wRL": 2,
            "wCmStatus": 8,
            "wMsgId": 10
        },
        "rbrRspParams": {
            "wCmStatus": 8,
            "wMsgId": 10
        },
        "rbuReqParams": {
            "wCmStatus": 8,
            "wRBID": 8,
            "wRL": 2
        },
        "strReqParams": {
            "wIntfSize": 2,
            "wMpf2": 10,
            "wMpf1": 10,
            "wRBID": 8,
            "wCmStatus": 8,
            "wMsgId": 10
        },
        "mrdRspParams": {
            "wCmStatus": 8,
            "wMsgId": 10
        },
        "dtrReqParams": {
            "wNdpAux": 4,
            "wMpf1": 10,
            "wTM": 1,
            "wRL": 2,
            "wCmStatus": 8,
            "wMsgId": 10,
            "wDwId": 6,
            "wDBad": 2,
            "wData": 128,
            "wUser": 0
        }
    },
    "smiPortParams": {
        "tx": [
            {
                "name": "smi_tx0_",
                "params": {
                    "fnMsgClass": [
                        "str_req_"
                    ],
                    "fPortId": [
                        "3'b000"
                    ],
                    "enablePipe": 0,
                    "pipeDepth": 1
                }
            },
            {
                "name": "smi_tx1_",
                "params": {
                    "fnMsgClass": [
                        "nc_cmd_rsp_",
                        "dtw_rsp_"
                    ],
                    "fPortId": [
                        "3'b000",
                        "3'b000"
                    ],
                    "enablePipe": 0,
                    "pipeDepth": 1
                }
            },
            {
                "name": "smi_tx2_",
                "params": {
                    "fnMsgClass": [
                        "rbu_req_",
                        "mrd_rsp_",
                        "rbr_rsp_"
                    ],
                    "fPortId": [
                        "3'b001",
                        "3'b001",
                        "3'b001"
                    ],
                    "enablePipe": 0,
                    "pipeDepth": 1
                }
            },
            {
                "name": "smi_tx3_",
                "params": {
                    "fnMsgClass": [
                        "dtr_req_"
                    ],
                    "fPortId": [
                        "3'b000"
                    ],
                    "enablePipe": 0,
                    "pipeDepth": 1
                }
            }
        ],
        "rx": [
            {
                "name": "smi_rx0_",
                "params": {
                    "fnMsgClass": [
                        "cmd_req_"
                    ],
                    "fPortId": [
                        "3'b000"
                    ],
                    "fnMsgCmType": [
                        "8'b00??_????"
                    ],
                    "enablePipe": 0,
                    "pipeDepth": 1
                }
            },
            {
                "name": "smi_rx1_",
                "params": {
                    "fnMsgClass": [
                        "dtr_rsp_",
                        "str_rsp_"
                    ],
                    "fPortId": [
                        "3'b000",
                        "3'b000"
                    ],
                    "fnMsgCmType": [
                        "8'b1111_0100",
                        "8'b1111_0111"
                    ],
                    "enablePipe": 0,
                    "pipeDepth": 1
                }
            },
            {
                "name": "smi_rx2_",
                "params": {
                    "fnMsgClass": [
                        "mrd_req_",
                        "rbr_req_",
                        "rbu_rsp_"
                    ],
                    "fPortId": [
                        "3'b000",
                        "3'b000",
                        "3'b000"
                    ],
                    "fnMsgCmType": [
                        "8'b0110_????",
                        "8'b0111_1100",
                        "8'b1111_1010"
                    ],
                    "enablePipe": 0,
                    "pipeDepth": 1
                }
            },
            {
                "name": "smi_rx3_",
                "params": {
                    "fnMsgClass": [
                        "dtw_req_"
                    ],
                    "fPortId": [
                        "3'b000"
                    ],
                    "fnMsgCmType": [
                        "8'b1001_????"
                    ],
                    "enablePipe": 0,
                    "pipeDepth": 1
                }
            }
        ]
    },
    "interfaces": {
        "clkInt": {
            "name": "",
            "params": {},
            "direction": "slave",
            "interface": "InterfaceCLK"
        },
        "uIdInt": {
            "name": "dmi_",
            "params": {
                "wFUnitId": 7,
                "wNUnitId": 3,
                "wRpn": 8,
                "wNrri": 4
            },
            "direction": "slave",
            "interface": "InterfaceUnitId"
        },
        "irqInt": {
            "name": "dmi_irq_",
            "params": {},
            "direction": "master",
            "interface": "InterfaceIRQ"
        },
        "uSysIdInt": {
            "name": "aiu_",
            "params": {
                "wFUnitIdV": [
                    7,
                    7
                ]
            },
            "direction": "slave",
            "interface": "InterfaceSysUnitId"
        },
        "apbInt": {
            "name": "dmi_apb_slv_",
            "params": {
                "wAddr": 12,
                "wData": 32,
                "wPSlverr": 1
            },
            "direction": "slave",
            "interface": "InterfaceAPB"
        },
        "bistInt": {
            "name": "dmi_bist_",
            "params": {},
            "direction": "slave",
            "interface": "InterfaceBIST"
        },
        "faultInt": {
            "name": "dmi_fault_",
            "params": {
                "wLateClk": 1,
                "wThreshold": 8
            },
            "direction": "master",
            "interface": "InterfaceFault"
        },
        "userPlaceInt": {
            "name": "dmi_u_place_",
            "params": {
                "wIn": 1,
                "wOut": 12
            },
            "direction": "master",
            "interface": "InterfaceGeneric",
            "synonymsOn": true,
            "synonyms": {
                "in": [
                    {
                        "name": "enable_err_det",
                        "width": 1,
                        "upf": 0,
                        "type": "level"
                    }
                ],
                "out": [
                    {
                        "name": "err_sb",
                        "width": 1,
                        "upf": 0,
                        "type": "pulse"
                    },
                    {
                        "name": "err_db",
                        "width": 1,
                        "upf": 0,
                        "type": "pulse"
                    },
                    {
                        "name": "err_syndrom",
                        "width": 8,
                        "upf": 0,
                        "type": "pulse"
                    },
                    {
                        "name": "vendor_err_code",
                        "width": 2,
                        "upf": 3,
                        "type": "pulse"
                    }
                ]
            }
        },
        "qInt": {
            "name": "dmi_q_",
            "params": {},
            "direction": "slave",
            "interface": "InterfaceQChannel"
        },
        "axiInt": {
            "name": "dmi_axi_mst_",
            "params": {
                "wAddr": 48,
                "wArUser": 4,
                "wArId": 5,
                "wAwUser": 4,
                "wAwId": 5,
                "wWUser": 0,
                "wData": 128,
                "wRUser": 0,
                "wBUser": 0,
                "wLen": 8,
                "wSize": 3,
                "wLock": 1,
                "wProt": 3,
                "wQos": 4,
                "wRegion": 4
            },
            "direction": "master",
            "interface": "InterfaceAXI"
        },
        "smiTxInt": [
            {
                "name": "smi_tx0_",
                "params": {
                    "nSmiVC": 1,
                    "wSmiTid": 10,
                    "wSmiSid": 10,
                    "wSmiSteer": 3,
                    "wSmiTier": 3,
                    "wSmiQos": 3,
                    "wSmiPri": 3,
                    "wSmiNDPLen": 8,
                    "wSmiNDP": 136,
                    "wSmiId": 10,
                    "wSmiType": 8,
                    "wSmiUser": 8,
                    "wSmiErr": 1,
                    "wSmiRoute": 0,
                    "wSmiClass": 0,
                    "wSmiSeqnum": 0,
                    "wSmiAddr": 0,
                    "wSmiLen": 0,
                    "wSmiVNid": 0,
                    "wSmiProt": 0,
                    "wSmiTxnHdr": 0,
                    "nSmiDPvc": 0,
                    "wSmiDPlast": 0,
                    "wSmiDPdata": 0,
                    "wSmiDPuser": 0,
                    "wSmiDPbe": 0,
                    "wSmiDPid": 0,
                    "wSmiDPerr": 0,
                    "wSmiDPresp": 0,
                    "wSmiDPdummy": 0
                },
                "direction": "master",
                "interface": "InterfaceSMI"
            },
            {
                "name": "smi_tx1_",
                "params": {
                    "nSmiVC": 1,
                    "wSmiTid": 10,
                    "wSmiSid": 10,
                    "wSmiSteer": 3,
                    "wSmiTier": 3,
                    "wSmiQos": 3,
                    "wSmiPri": 3,
                    "wSmiNDPLen": 8,
                    "wSmiNDP": 136,
                    "wSmiId": 10,
                    "wSmiType": 8,
                    "wSmiUser": 8,
                    "wSmiErr": 1,
                    "wSmiRoute": 0,
                    "wSmiClass": 0,
                    "wSmiSeqnum": 0,
                    "wSmiAddr": 0,
                    "wSmiLen": 0,
                    "wSmiVNid": 0,
                    "wSmiProt": 0,
                    "wSmiTxnHdr": 0,
                    "nSmiDPvc": 0,
                    "wSmiDPlast": 0,
                    "wSmiDPdata": 0,
                    "wSmiDPuser": 0,
                    "wSmiDPbe": 0,
                    "wSmiDPid": 0,
                    "wSmiDPerr": 0,
                    "wSmiDPresp": 0,
                    "wSmiDPdummy": 0
                },
                "direction": "master",
                "interface": "InterfaceSMI"
            },
            {
                "name": "smi_tx2_",
                "params": {
                    "nSmiVC": 1,
                    "wSmiTid": 10,
                    "wSmiSid": 10,
                    "wSmiSteer": 3,
                    "wSmiTier": 3,
                    "wSmiQos": 3,
                    "wSmiPri": 3,
                    "wSmiNDPLen": 8,
                    "wSmiNDP": 136,
                    "wSmiId": 10,
                    "wSmiType": 8,
                    "wSmiUser": 8,
                    "wSmiErr": 1,
                    "wSmiRoute": 0,
                    "wSmiClass": 0,
                    "wSmiSeqnum": 0,
                    "wSmiAddr": 0,
                    "wSmiLen": 0,
                    "wSmiVNid": 0,
                    "wSmiProt": 0,
                    "wSmiTxnHdr": 0,
                    "nSmiDPvc": 0,
                    "wSmiDPlast": 0,
                    "wSmiDPdata": 0,
                    "wSmiDPuser": 0,
                    "wSmiDPbe": 0,
                    "wSmiDPid": 0,
                    "wSmiDPerr": 0,
                    "wSmiDPresp": 0,
                    "wSmiDPdummy": 0
                },
                "direction": "master",
                "interface": "InterfaceSMI"
            },
            {
                "name": "smi_tx3_",
                "params": {
                    "nSmiVC": 1,
                    "wSmiTid": 10,
                    "wSmiSid": 10,
                    "wSmiSteer": 3,
                    "wSmiTier": 3,
                    "wSmiQos": 3,
                    "wSmiPri": 3,
                    "wSmiNDPLen": 8,
                    "wSmiNDP": 136,
                    "wSmiId": 10,
                    "wSmiType": 8,
                    "wSmiUser": 8,
                    "wSmiErr": 1,
                    "wSmiRoute": 0,
                    "wSmiClass": 0,
                    "wSmiSeqnum": 0,
                    "wSmiAddr": 0,
                    "wSmiLen": 0,
                    "wSmiVNid": 0,
                    "wSmiProt": 0,
                    "wSmiTxnHdr": 0,
                    "nSmiDPvc": 1,
                    "wSmiDPlast": 1,
                    "wSmiDPdata": 128,
                    "wSmiDPuser": 24,
                    "wSmiDPbe": 0,
                    "wSmiDPid": 0,
                    "wSmiDPerr": 0,
                    "wSmiDPresp": 0,
                    "wSmiDPdummy": 0
                },
                "direction": "master",
                "interface": "InterfaceSMI"
            }
        ],
        "smiRxInt": [
            {
                "name": "smi_rx0_",
                "params": {
                    "nSmiVC": 1,
                    "wSmiTid": 10,
                    "wSmiSid": 10,
                    "wSmiSteer": 3,
                    "wSmiTier": 3,
                    "wSmiQos": 3,
                    "wSmiPri": 3,
                    "wSmiNDPLen": 8,
                    "wSmiNDP": 136,
                    "wSmiId": 10,
                    "wSmiType": 8,
                    "wSmiUser": 8,
                    "wSmiErr": 1,
                    "wSmiRoute": 0,
                    "wSmiClass": 0,
                    "wSmiSeqnum": 0,
                    "wSmiAddr": 0,
                    "wSmiLen": 0,
                    "wSmiVNid": 0,
                    "wSmiProt": 0,
                    "wSmiTxnHdr": 0,
                    "nSmiDPvc": 0,
                    "wSmiDPlast": 0,
                    "wSmiDPdata": 0,
                    "wSmiDPuser": 0,
                    "wSmiDPbe": 0,
                    "wSmiDPid": 0,
                    "wSmiDPerr": 0,
                    "wSmiDPresp": 0,
                    "wSmiDPdummy": 0
                },
                "direction": "slave",
                "interface": "InterfaceSMI"
            },
            {
                "name": "smi_rx1_",
                "params": {
                    "nSmiVC": 1,
                    "wSmiTid": 10,
                    "wSmiSid": 10,
                    "wSmiSteer": 3,
                    "wSmiTier": 3,
                    "wSmiQos": 3,
                    "wSmiPri": 3,
                    "wSmiNDPLen": 8,
                    "wSmiNDP": 136,
                    "wSmiId": 10,
                    "wSmiType": 8,
                    "wSmiUser": 8,
                    "wSmiErr": 1,
                    "wSmiRoute": 0,
                    "wSmiClass": 0,
                    "wSmiSeqnum": 0,
                    "wSmiAddr": 0,
                    "wSmiLen": 0,
                    "wSmiVNid": 0,
                    "wSmiProt": 0,
                    "wSmiTxnHdr": 0,
                    "nSmiDPvc": 0,
                    "wSmiDPlast": 0,
                    "wSmiDPdata": 0,
                    "wSmiDPuser": 0,
                    "wSmiDPbe": 0,
                    "wSmiDPid": 0,
                    "wSmiDPerr": 0,
                    "wSmiDPresp": 0,
                    "wSmiDPdummy": 0
                },
                "direction": "slave",
                "interface": "InterfaceSMI"
            },
            {
                "name": "smi_rx2_",
                "params": {
                    "nSmiVC": 1,
                    "wSmiTid": 10,
                    "wSmiSid": 10,
                    "wSmiSteer": 3,
                    "wSmiTier": 3,
                    "wSmiQos": 3,
                    "wSmiPri": 3,
                    "wSmiNDPLen": 8,
                    "wSmiNDP": 136,
                    "wSmiId": 10,
                    "wSmiType": 8,
                    "wSmiUser": 8,
                    "wSmiErr": 1,
                    "wSmiRoute": 0,
                    "wSmiClass": 0,
                    "wSmiSeqnum": 0,
                    "wSmiAddr": 0,
                    "wSmiLen": 0,
                    "wSmiVNid": 0,
                    "wSmiProt": 0,
                    "wSmiTxnHdr": 0,
                    "nSmiDPvc": 0,
                    "wSmiDPlast": 0,
                    "wSmiDPdata": 0,
                    "wSmiDPuser": 0,
                    "wSmiDPbe": 0,
                    "wSmiDPid": 0,
                    "wSmiDPerr": 0,
                    "wSmiDPresp": 0,
                    "wSmiDPdummy": 0
                },
                "direction": "slave",
                "interface": "InterfaceSMI"
            },
            {
                "name": "smi_rx3_",
                "params": {
                    "nSmiVC": 1,
                    "wSmiTid": 10,
                    "wSmiSid": 10,
                    "wSmiSteer": 3,
                    "wSmiTier": 3,
                    "wSmiQos": 3,
                    "wSmiPri": 3,
                    "wSmiNDPLen": 8,
                    "wSmiNDP": 136,
                    "wSmiId": 10,
                    "wSmiType": 8,
                    "wSmiUser": 8,
                    "wSmiErr": 1,
                    "wSmiRoute": 0,
                    "wSmiClass": 0,
                    "wSmiSeqnum": 0,
                    "wSmiAddr": 0,
                    "wSmiLen": 0,
                    "wSmiVNid": 0,
                    "wSmiProt": 0,
                    "wSmiTxnHdr": 0,
                    "nSmiDPvc": 1,
                    "wSmiDPlast": 1,
                    "wSmiDPdata": 128,
                    "wSmiDPuser": 24,
                    "wSmiDPbe": 0,
                    "wSmiDPid": 0,
                    "wSmiDPerr": 0,
                    "wSmiDPresp": 0,
                    "wSmiDPdummy": 0
                },
                "direction": "slave",
                "interface": "InterfaceSMI"
            }
        ]
    },
    "csr": {
        "addressWidth": 12,
        "width": 32,
        "spaceBlock": [
            {
                "baseAddress": 0,
                "registers": [
                    {
                        "name": "DMIUIDR",
                        "description": "DMIU Identification Register ",
                        "csrDescription": "DMIU Identification Register ",
                        "addressOffset": 0,
                        "fields": [
                            {
                                "name": "RPN",
                                "bitOffset": 0,
                                "bitWidth": 8,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Distributed Memory Interface Unit Register Page Number (within its NRR)",
                                "scope": "All"
                            },
                            {
                                "name": "NRRI",
                                "bitOffset": 8,
                                "bitWidth": 4,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Identifier of the Ncore 3 Register Region in which this DMIU resides",
                                "scope": "All"
                            },
                            {
                                "name": "NUnitId",
                                "bitOffset": 12,
                                "bitWidth": 3,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Ncore 3 Unit identifier",
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 15,
                                "bitWidth": 16,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "Valid",
                                "bitOffset": 31,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 1,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Value of 1 validates this register. This bit is set to 1 if the DMIU is implemented",
                                "scope": "All"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUFUIDR",
                        "description": "DMIU Fabric Unit Identification Register",
                        "csrDescription": "DMIU Fabric Unit Identification Register",
                        "addressOffset": 4,
                        "fields": [
                            {
                                "name": "FUnitId",
                                "bitOffset": 0,
                                "bitWidth": 7,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Fabric Unit Identifier of the unit",
                                "scope": "Engg"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 7,
                                "bitWidth": 25,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUTAR",
                        "description": "DMIU Transaction Activity Register",
                        "csrDescription": "DMIU Transaction Activity Register",
                        "addressOffset": 68,
                        "fields": [
                            {
                                "name": "TransActv",
                                "bitOffset": 0,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "This bit is set when there is one or more active transactions inside the DMIU"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 1,
                                "bitWidth": 31,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUUEDR",
                        "description": "DMIU Uncorrectable Error Detect Register",
                        "csrDescription": "DMIU Uncorrectable Error Detect Register",
                        "addressOffset": 256,
                        "fields": [
                            {
                                "name": "ProtErrDetEn",
                                "bitOffset": 0,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "AXI downstream protocol error detect enable: When set, errors will be detected from the downstream AXI interface.",
                                "scope": "All"
                            },
                            {
                                "name": "TransErrDetEn",
                                "bitOffset": 1,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "Concerto Transport error detect enable: When set, errors will be detected from the Concerto Transport."
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 2,
                                "bitWidth": 30,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUUEIR",
                        "description": "DMIU Uncorrectable Error Interrupt Register",
                        "csrDescription": "DMIU Uncorrectable Error Interrupt Register",
                        "addressOffset": 260,
                        "fields": [
                            {
                                "name": "ProtErrIntEn",
                                "bitOffset": 0,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Downstream AXI uncorrectable error interrupt enable.",
                                "scope": "All"
                            },
                            {
                                "name": "TransErrIntEn",
                                "bitOffset": 1,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "Concerto Transport uncorrectable error interrupt enable."
                            },
                            {
                                "name": "MemErrIntEn",
                                "bitOffset": 2,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "RAM memory uncorrectable error interrupt enable."
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 3,
                                "bitWidth": 29,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUUESR",
                        "description": "DMIU Uncorrectable Error Status Register",
                        "csrDescription": "DMIU Uncorrectable Error Status Register",
                        "addressOffset": 264,
                        "fields": [
                            {
                                "name": "ErrVld",
                                "bitOffset": 0,
                                "bitWidth": 1,
                                "access": "W1C",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "If this bit is set, Error information is logged in status and location registers. Writing a one to the Correctable Error Valid bit clears the Correctable Error Valid bit."
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 1,
                                "bitWidth": 3,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "ErrType",
                                "bitOffset": 4,
                                "bitWidth": 5,
                                "access": "RO",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "This field indicates the logged error type"
                            },
                            {
                                "name": "Rsvd2",
                                "bitOffset": 9,
                                "bitWidth": 7,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "ErrInfo",
                                "bitOffset": 16,
                                "bitWidth": 16,
                                "access": "RO",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "This field indicates additional information about logged error"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUUELR0",
                        "description": "DMIU Uncorrectable Error Location Registers 0",
                        "csrDescription": "DMIU Uncorrectable Error Location Registers 0",
                        "addressOffset": 268,
                        "fields": [
                            {
                                "name": "ErrEntry",
                                "bitOffset": 0,
                                "bitWidth": 20,
                                "access": "RW",
                                "hardware": "WO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field indicates the entry or the set in which the logged error was detected",
                                "scope": "All"
                            },
                            {
                                "name": "ErrWay",
                                "bitOffset": 20,
                                "bitWidth": 6,
                                "access": "RW",
                                "hardware": "WO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field indicates the way in which the logged error was detected",
                                "scope": "All"
                            },
                            {
                                "name": "ErrWord",
                                "bitOffset": 26,
                                "bitWidth": 6,
                                "access": "RW",
                                "hardware": "WO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field indicates the data word in which the logged error was detected",
                                "scope": "All"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUUELR1",
                        "description": "DMIU Uncorrectable Error Location Registers 1",
                        "csrDescription": "DMIU Uncorrectable Error Location Registers 1",
                        "addressOffset": 272,
                        "fields": [
                            {
                                "name": "ErrAddr",
                                "bitOffset": 0,
                                "bitWidth": 12,
                                "access": "RW",
                                "hardware": "WO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field contains the high-order address bits of the transaction that encountered the error",
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 12,
                                "bitWidth": 20,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUUESAR",
                        "description": "DMIU Uncorrectable Error Status Alias Register",
                        "csrDescription": "DMIU Uncorrectable Error Status Alias Register",
                        "addressOffset": 276,
                        "fields": [
                            {
                                "name": "ErrVld",
                                "bitOffset": 0,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "link": "xESR.ErrVld",
                                "linkOp": "SOW",
                                "opOrder": "HW",
                                "scope": "All",
                                "description": "Alias bit for setting error valid filed of xUESR",
                                "bitWidth": 1
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 1,
                                "bitWidth": 3,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "ErrType",
                                "bitOffset": 4,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "link": "xESR.ErrType",
                                "linkOp": "SOW",
                                "opOrder": "HW",
                                "scope": "All",
                                "description": "Alias bit for setting error type field of xUESR ",
                                "bitWidth": 5
                            },
                            {
                                "name": "Rsvd2",
                                "bitOffset": 9,
                                "bitWidth": 7,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "ErrInfo",
                                "bitOffset": 16,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "link": "xESR.ErrInfo",
                                "linkOp": "SOW",
                                "opOrder": "HW",
                                "scope": "All",
                                "description": "Alias bit for setting errro info field of xUESR",
                                "bitWidth": 16
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUCECR",
                        "description": "DMIU Correctable Error Control Register",
                        "csrDescription": "DMIU Correctable Error Control Register",
                        "addressOffset": 320,
                        "fields": [
                            {
                                "name": "ErrDetEn",
                                "bitOffset": 0,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "If this bit is set, then correctable error detection and logging is enabled; otherwise, correctable error detection and logging is disabled."
                            },
                            {
                                "name": "ErrIntEn",
                                "bitOffset": 1,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "If this bit is set, the Correctable Error Interrupt output signal is asserted when the number of correctable errors corrected equals the value in ErrThreshold field; otherwise, the correctable error interrupt signal is never asserted."
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 2,
                                "bitWidth": 2,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "ErrThreshold",
                                "bitOffset": 4,
                                "bitWidth": 8,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "This field determines the number of correctable errors that must be corrected before the Correctable Error Interrupt output signal is asserted."
                            },
                            {
                                "name": "Rsvd2",
                                "bitOffset": 12,
                                "bitWidth": 20,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUCESR",
                        "description": "DMIU Correctable Error Status Register",
                        "csrDescription": "DMIU Correctable Error Status Register",
                        "addressOffset": 324,
                        "fields": [
                            {
                                "name": "ErrVld",
                                "bitOffset": 0,
                                "bitWidth": 1,
                                "access": "W1C",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "If this bit is set, Error information is logged in status and location registers. Writing a one to the Correctable Error Valid bit clears the Correctable Error Valid bit."
                            },
                            {
                                "name": "ErrCountOverflow",
                                "bitOffset": 1,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "This bit indicates that the number of correctable errors detected by the unit overflowed the Correctable Error Count field"
                            },
                            {
                                "name": "ErrCount",
                                "bitOffset": 2,
                                "bitWidth": 8,
                                "access": "RO",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "This field indicates the number of correctable errors detected by the unit. The field stops incrementing if the Correctable Error Count Overflow bit is set"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 10,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "ErrType",
                                "bitOffset": 11,
                                "bitWidth": 5,
                                "access": "RO",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "This field indicates the logged error type"
                            },
                            {
                                "name": "ErrInfo",
                                "bitOffset": 16,
                                "bitWidth": 16,
                                "access": "RO",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "This field indicates additional information about logged error"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUCELR0",
                        "description": "DMIU Correctable Error Location Registers 0",
                        "csrDescription": "DMIU Correctable Error Location Registers 0",
                        "addressOffset": 328,
                        "fields": [
                            {
                                "name": "ErrEntry",
                                "bitOffset": 0,
                                "bitWidth": 20,
                                "access": "RW",
                                "hardware": "WO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field indicates the entry or the set in which the logged error was detected",
                                "scope": "All"
                            },
                            {
                                "name": "ErrWay",
                                "bitOffset": 20,
                                "bitWidth": 6,
                                "access": "RW",
                                "hardware": "WO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field indicates the way in which the logged error was detected",
                                "scope": "All"
                            },
                            {
                                "name": "ErrWord",
                                "bitOffset": 26,
                                "bitWidth": 6,
                                "access": "RW",
                                "hardware": "WO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field indicates the data word in which the logged error was detected",
                                "scope": "All"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUCELR1",
                        "description": "DMIU Correctable Error Location Registers 1",
                        "csrDescription": "DMIU Correctable Error Location Registers 1",
                        "addressOffset": 332,
                        "fields": [
                            {
                                "name": "ErrAddr",
                                "bitOffset": 0,
                                "bitWidth": 12,
                                "access": "RW",
                                "hardware": "WO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field contains the high-order address bits of the transaction that encountered the error",
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 12,
                                "bitWidth": 20,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUCESAR",
                        "description": "DMIU Correctable Error Status Alias Register",
                        "csrDescription": "DMIU Correctable Error Status Alias Register",
                        "addressOffset": 336,
                        "fields": [
                            {
                                "name": "ErrVld",
                                "bitOffset": 0,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "link": "xESR.ErrVld",
                                "linkOp": "SOW",
                                "opOrder": "HW",
                                "scope": "All",
                                "description": "Alias bit for setting error valid filed of xCESR",
                                "bitWidth": 1
                            },
                            {
                                "name": "ErrCountOverflow",
                                "bitOffset": 1,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "link": "xESR.ErrCountOverflow",
                                "linkOp": "SOW",
                                "opOrder": "HW",
                                "scope": "All",
                                "description": "Alias bit for ssetting Error Count Overflow field of xCESR"
                            },
                            {
                                "name": "ErrCount",
                                "bitOffset": 2,
                                "bitWidth": 8,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "link": "xESR.ErrCount",
                                "linkOp": "SOW",
                                "opOrder": "HW",
                                "scope": "All",
                                "description": "Alias field for setting error Count field of xCESR"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 10,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "ErrType",
                                "bitOffset": 11,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "link": "xESR.ErrType",
                                "linkOp": "SOW",
                                "opOrder": "HW",
                                "scope": "All",
                                "description": "Alias bit for setting error type field of xCESR ",
                                "bitWidth": 5
                            },
                            {
                                "name": "ErrInfo",
                                "bitOffset": 16,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "link": "xESR.ErrInfo",
                                "linkOp": "SOW",
                                "opOrder": "HW",
                                "scope": "All",
                                "description": "Alias bit for setting errro info field of xCESR",
                                "bitWidth": 16
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUCRTR",
                        "description": "DMIU Correctable Resiliency Threshold Register",
                        "csrDescription": "DMIU Correctable Resiliency Threshold Register",
                        "addressOffset": 380,
                        "fields": [
                            {
                                "name": "ResThreshold",
                                "bitOffset": 0,
                                "bitWidth": 8,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 1,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "All",
                                "description": "Threshold for the uncorrectable error indication to the functional safety controller."
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 8,
                                "bitWidth": 24,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUSMCTCR",
                        "description": "DMIU System Memory Cache Transaction Control Register",
                        "csrDescription": "DMIU System Memory Cache Transaction Control Register",
                        "addressOffset": 768,
                        "fields": [
                            {
                                "name": "LookupEn",
                                "bitOffset": 0,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit enables system memory cache.",
                                "scope": "All"
                            },
                            {
                                "name": "AllocEn",
                                "bitOffset": 1,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit enables allocation into system memory cache.",
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 2,
                                "bitWidth": 30,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUSMCTAR",
                        "description": "DMIU System Memory Cache Transaction Activity Register",
                        "csrDescription": "DMIU System Memory Cache Transaction Activity Register",
                        "addressOffset": 772,
                        "fields": [
                            {
                                "name": "EvictActive",
                                "bitOffset": 0,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit is set when the unit is performing any system memory cache eviction activity and is cleared otherwise",
                                "scope": "All"
                            },
                            {
                                "name": "AllocActive",
                                "bitOffset": 1,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit is set when the unit is performing any system memory cache allocation activity and is cleared otherwise.",
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 2,
                                "bitWidth": 30,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUSMCAPR",
                        "description": "DMIU System Memory Cache Allocation Policy Register",
                        "csrDescription": "DMIU System Memory Cache Allocation Policy Register",
                        "addressOffset": 776,
                        "fields": [
                            {
                                "name": "TOFAllocDisable",
                                "bitOffset": 0,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit disables cache allocation for writeUnique from CHI/ACE processors",
                                "scope": "All"
                            },
                            {
                                "name": "ClnWrAllocDisable",
                                "bitOffset": 1,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit disables cache allocation for clean writes",
                                "scope": "All"
                            },
                            {
                                "name": "DtyWrAllocDisable",
                                "bitOffset": 2,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit disables cache allocation for dirty writes",
                                "scope": "All"
                            },
                            {
                                "name": "RdAllocDisable",
                                "bitOffset": 3,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit disables cache allocation for reads",
                                "scope": "All"
                            },
                            {
                                "name": "WrAllocDisable",
                                "bitOffset": 4,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit disables cache allocation for writes",
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 5,
                                "bitWidth": 27,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUSMCMCR",
                        "description": "DMIU System Memory Cache Maintenance Control Register",
                        "csrDescription": "DMIU System Memory Cache Maintenance Control Register",
                        "addressOffset": 832,
                        "fields": [
                            {
                                "name": "MntOp",
                                "bitOffset": 0,
                                "bitWidth": 4,
                                "access": "RW",
                                "hardware": "RO",
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field encodes the cache maintenance operation to be performed:\n0x0: Initialize all Entries\n0x1-0x3: Reserved\n0x4: Flush All Entries\n0x5: Flush Entry at Set and Way\n0x6: Flush Entry at Address\n0x7: Flush Address Range\n0x8: Flush Set Way Range\n0x9-0xB: Reserved\n0xC: Debug Read Entry at set, way, and word\n0xD: Reserved\n0xE: Debug Write Entry at set, way, and word\n0xF: Reserved\n",
                                "reset": 0,
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 4,
                                "bitWidth": 12,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "ArrayID",
                                "bitOffset": 16,
                                "bitWidth": 6,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field selects the array on which the cache maintenance operation is to be performed:\n  0x00: Tag Array \n  0x01: Data Array\n  0x02-0x3F: Reserved",
                                "scope": "All"
                            },
                            {
                                "name": "SecAttr",
                                "bitOffset": 22,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit indicates the value of the security attribute of the address for the cache maintenance operation is to be performed. \nIf the cache maintenance operation does not operate on an address, the value of this bit should be zero.\n",
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd2",
                                "bitOffset": 23,
                                "bitWidth": 9,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUSMCMAR",
                        "description": "DMIU System Memory Cache Maintenance Activity Register",
                        "csrDescription": "DMIU System Memory Cache Maintenance Activity Register",
                        "addressOffset": 836,
                        "fields": [
                            {
                                "name": "MntOpActv",
                                "bitOffset": 0,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RW",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This bit is set when any cache maintenance operation is in progress and is clear otherwise",
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 1,
                                "bitWidth": 31,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUSMCMLR0",
                        "description": "DMIU System Memory Cache Maintenance Location Register 0",
                        "csrDescription": "DMIU System Memory Cache Maintenance Location Register 0",
                        "addressOffset": 840,
                        "fields": [
                            {
                                "name": "MntSet",
                                "bitOffset": 0,
                                "bitWidth": 20,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "The field indicates the set on which the maintenance operation is to be performed",
                                "scope": "All",
                                "link": ""
                            },
                            {
                                "name": "MntWay",
                                "bitOffset": 20,
                                "bitWidth": 6,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field indicates the way on which the maintenance operation is to be performed.",
                                "scope": "All",
                                "link": ""
                            },
                            {
                                "name": "MntWord",
                                "bitOffset": 26,
                                "bitWidth": 6,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field indicates the data word on which the maintenance operation is to be performed.",
                                "scope": "All",
                                "link": ""
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUSMCMLR1",
                        "description": "DMIU System Memory Cache Maintenance Location Register 1",
                        "csrDescription": "DMIU System Memory Cache Maintenance Location Register 1",
                        "addressOffset": 844,
                        "fields": [
                            {
                                "name": "MntAddr",
                                "bitOffset": 0,
                                "bitWidth": 16,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field contains the high-order address bits of the address on which the maintenance operation is to be performed",
                                "scope": "All"
                            },
                            {
                                "name": "MntRange",
                                "bitOffset": 16,
                                "bitWidth": 16,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field indicates the range for flush operations in number of cache lines.\nThis field is used when doing flushes based on address or set/way range.",
                                "scope": "All"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUSMCMDR",
                        "description": "DMIU System Memory Cache Maintenance Data Register",
                        "csrDescription": "DMIU System Memory Cache Maintenance Data Register",
                        "addressOffset": 848,
                        "fields": [
                            {
                                "name": "MntData",
                                "bitOffset": 0,
                                "access": "RO",
                                "hardware": "RW",
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "This field contains the data resulting from a maintenance read operation or the data to be used for a maintenance write operation.",
                                "bitWidth": 32,
                                "reset": 0,
                                "scope": "All"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUATER0",
                        "description": "DMIU Address Translation Enable Register",
                        "csrDescription": "DMIU Address Translation Enable Register",
                        "addressOffset": 1216,
                        "fields": [
                            {
                                "name": "Mask",
                                "bitOffset": 0,
                                "bitWidth": 4,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Treated as binary number from 0 to 15.\nActuall bit mast covers (Mask + 20) bits of address, with a maximum of 35 bits.\nThis enable a block of up to 2^(Mask + 20) bytes to be relocated."
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 4,
                                "bitWidth": 27,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "Valid",
                                "bitOffset": 31,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "0: Address translation triplet does not have a valid translation\n1: Address translation triplet has a valid translation and translation is enabled"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUATER1",
                        "description": "DMIU Address Translation Enable Register",
                        "csrDescription": "DMIU Address Translation Enable Register",
                        "addressOffset": 1228,
                        "fields": [
                            {
                                "name": "Mask",
                                "bitOffset": 0,
                                "bitWidth": 4,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Treated as binary number from 0 to 15.\nActuall bit mast covers (Mask + 20) bits of address, with a maximum of 35 bits.\nThis enable a block of up to 2^(Mask + 20) bytes to be relocated."
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 4,
                                "bitWidth": 27,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "Valid",
                                "bitOffset": 31,
                                "bitWidth": 1,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "0: Address translation triplet does not have a valid translation\n1: Address translation triplet has a valid translation and translation is enabled"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIURFAR0",
                        "description": "DMIU Reallocate From Address Register",
                        "csrDescription": "DMIU Reallocate From Address Register",
                        "addressOffset": 1220,
                        "fields": [
                            {
                                "name": "FromAddr",
                                "bitOffset": 0,
                                "bitWidth": 32,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Bits 51 down to 20 of incoming address."
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIURFAR1",
                        "description": "DMIU Reallocate From Address Register",
                        "csrDescription": "DMIU Reallocate From Address Register",
                        "addressOffset": 1232,
                        "fields": [
                            {
                                "name": "FromAddr",
                                "bitOffset": 0,
                                "bitWidth": 32,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Bits 51 down to 20 of incoming address."
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIURTAR0",
                        "description": "DMIU Reallocate To Address Register",
                        "csrDescription": "DMIU Reallocate To Address Register",
                        "addressOffset": 1224,
                        "fields": [
                            {
                                "name": "ToAddr",
                                "bitOffset": 0,
                                "bitWidth": 32,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Bits 51 down to 20 of outgoing address."
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIURTAR1",
                        "description": "DMIU Reallocate To Address Register",
                        "csrDescription": "DMIU Reallocate To Address Register",
                        "addressOffset": 1236,
                        "fields": [
                            {
                                "name": "ToAddr",
                                "bitOffset": 0,
                                "bitWidth": 32,
                                "access": "RW",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "description": "Bits 51 down to 20 of outgoing address."
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUEVIDR",
                        "description": "DMIU Engineering Version Id Register",
                        "csrDescription": "DMIU Engineering Version Id Register",
                        "addressOffset": 4084,
                        "fields": [
                            {
                                "name": "EngVerId",
                                "bitOffset": 0,
                                "bitWidth": 32,
                                "access": "RO",
                                "hardware": "RO",
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "reset": 0,
                                "description": "Engineering Version Identifier",
                                "scope": "Engg"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUSMCIFR",
                        "description": "DMIU System Memory Cache Information Register",
                        "csrDescription": "DMIU System Memory Cache Information Register",
                        "addressOffset": 4088,
                        "fields": [
                            {
                                "name": "NumSet",
                                "bitOffset": 0,
                                "bitWidth": 20,
                                "access": "RO",
                                "hardware": "RO",
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "reset": 15,
                                "description": "This field indicates the number of sets in the system memory cache minus one in this DMIU. To determine the total number of sets in the system memory cache, this value must be multiplied by the number of DMIUs that implement the system memory cache",
                                "scope": "All"
                            },
                            {
                                "name": "NumWay",
                                "bitOffset": 20,
                                "bitWidth": 6,
                                "access": "RO",
                                "hardware": "RO",
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "reset": 1,
                                "description": "This field indicates the number of ways(i.e. the associativity) minus one in the system memory cache",
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 26,
                                "bitWidth": 6,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            }
                        ],
                        "specialImplementation": false
                    },
                    {
                        "name": "DMIUINFOR",
                        "description": "DMIU Information Register",
                        "csrDescription": "DMIU Information Register",
                        "addressOffset": 4092,
                        "fields": [
                            {
                                "name": "ImplVer",
                                "bitOffset": 0,
                                "bitWidth": 8,
                                "access": "RO",
                                "hardware": "RO",
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "reset": 0,
                                "description": "Implementation Version",
                                "scope": "All"
                            },
                            {
                                "name": "UT",
                                "bitOffset": 8,
                                "bitWidth": 4,
                                "access": "RO",
                                "hardware": "RO",
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "reset": 9,
                                "description": "Unit Type",
                                "scope": "All"
                            },
                            {
                                "name": "AE",
                                "bitOffset": 12,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RO",
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "reset": 1,
                                "description": "Atomic Engine Present",
                                "scope": "All"
                            },
                            {
                                "name": "SMC",
                                "bitOffset": 13,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RO",
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "reset": 1,
                                "description": "System Memory Cache Present",
                                "scope": "All"
                            },
                            {
                                "name": "Rsvd1",
                                "bitOffset": 14,
                                "bitWidth": 17,
                                "access": "RO",
                                "hardware": "RO",
                                "reset": 0,
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "scope": "",
                                "description": "Reserved"
                            },
                            {
                                "name": "Valid",
                                "bitOffset": 31,
                                "bitWidth": 1,
                                "access": "RO",
                                "hardware": "RO",
                                "linkOp": "NULL",
                                "opOrder": "NULL",
                                "reset": 1,
                                "description": "Implemented",
                                "scope": "All"
                            }
                        ],
                        "specialImplementation": false
                    }
                ]
            }
        ]
    }
}