# Verilog-Cache
These programs implements a cache (in 4 & 8 bit versions) configured as direct mapped, two-way set associative, and fully associative. 

## 4 Cache Variant
