|top
clk => clk.IN9
reset => reset.IN1
original => _.IN1
original => _.IN1
btn[0] => _.IN1
btn[1] => _.IN1
btn[2] => _.IN1
<<<<<<< HEAD
vga_hs <= VGA:vga.port2
vga_vs <= VGA:vga.port3
vga_blank_n <= VGA:vga.port4
clockVGA <= VGA:vga.port5
red[0] <= mux_2_x_1:mux6.port3
red[1] <= mux_2_x_1:mux6.port3
red[2] <= mux_2_x_1:mux6.port3
red[3] <= mux_2_x_1:mux6.port3
red[4] <= mux_2_x_1:mux6.port3
red[5] <= mux_2_x_1:mux6.port3
red[6] <= mux_2_x_1:mux6.port3
red[7] <= mux_2_x_1:mux6.port3
green[0] <= mux_2_x_1:mux6.port3
green[1] <= mux_2_x_1:mux6.port3
green[2] <= mux_2_x_1:mux6.port3
green[3] <= mux_2_x_1:mux6.port3
green[4] <= mux_2_x_1:mux6.port3
green[5] <= mux_2_x_1:mux6.port3
green[6] <= mux_2_x_1:mux6.port3
green[7] <= mux_2_x_1:mux6.port3
blue[0] <= mux_2_x_1:mux6.port3
blue[1] <= mux_2_x_1:mux6.port3
blue[2] <= mux_2_x_1:mux6.port3
blue[3] <= mux_2_x_1:mux6.port3
blue[4] <= mux_2_x_1:mux6.port3
blue[5] <= mux_2_x_1:mux6.port3
blue[6] <= mux_2_x_1:mux6.port3
blue[7] <= mux_2_x_1:mux6.port3
=======
vga_hs << VGA:vga.port2
vga_vs << VGA:vga.port3
vga_blank_n << VGA:vga.port4
clockVGA << VGA:vga.port5
red[0] << mux_2_x_1:mux6.port3
red[1] << mux_2_x_1:mux6.port3
red[2] << mux_2_x_1:mux6.port3
red[3] << mux_2_x_1:mux6.port3
red[4] << mux_2_x_1:mux6.port3
red[5] << mux_2_x_1:mux6.port3
red[6] << mux_2_x_1:mux6.port3
red[7] << mux_2_x_1:mux6.port3
green[0] << mux_2_x_1:mux6.port3
green[1] << mux_2_x_1:mux6.port3
green[2] << mux_2_x_1:mux6.port3
green[3] << mux_2_x_1:mux6.port3
green[4] << mux_2_x_1:mux6.port3
green[5] << mux_2_x_1:mux6.port3
green[6] << mux_2_x_1:mux6.port3
green[7] << mux_2_x_1:mux6.port3
blue[0] << mux_2_x_1:mux6.port3
blue[1] << mux_2_x_1:mux6.port3
blue[2] << mux_2_x_1:mux6.port3
blue[3] << mux_2_x_1:mux6.port3
blue[4] << mux_2_x_1:mux6.port3
blue[5] << mux_2_x_1:mux6.port3
blue[6] << mux_2_x_1:mux6.port3
blue[7] << mux_2_x_1:mux6.port3
>>>>>>> c9ba90840e60ad14c5f5ff539c15feeba067e3e4


|top|ClkDivisor:divisor
clock => counter.CLK
clock => clk25Mhz~reg0.CLK
clk25Mhz <= clk25Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU
clk => clk.IN3
rst => rst.IN3
instruction[0] => instruction[0].IN1
instruction[1] => instruction[1].IN1
instruction[2] => instruction[2].IN1
instruction[3] => instruction[3].IN2
instruction[4] => instruction[4].IN2
instruction[5] => instruction[5].IN2
instruction[6] => instruction[6].IN2
instruction[7] => instruction[7].IN4
instruction[8] => instruction[8].IN4
instruction[9] => instruction[9].IN4
instruction[10] => instruction[10].IN4
instruction[11] => instruction[11].IN2
instruction[12] => instruction[12].IN2
instruction[13] => instruction[13].IN2
instruction[14] => instruction[14].IN2
instruction[15] => instruction[15].IN2
instruction[16] => instruction[16].IN2
instruction[17] => instruction[17].IN2
instruction[18] => instruction[18].IN2
instruction[19] => instruction[19].IN1
instruction[20] => instruction[20].IN1
instruction[21] => instruction[21].IN1
instruction[22] => instruction[22].IN1
instruction[23] => instruction[23].IN1
read_data[0] => read_data[0].IN1
read_data[1] => read_data[1].IN1
read_data[2] => read_data[2].IN1
read_data[3] => read_data[3].IN1
read_data[4] => read_data[4].IN1
read_data[5] => read_data[5].IN1
read_data[6] => read_data[6].IN1
read_data[7] => read_data[7].IN1
read_data[8] => read_data[8].IN1
read_data[9] => read_data[9].IN1
read_data[10] => read_data[10].IN1
read_data[11] => read_data[11].IN1
read_data[12] => read_data[12].IN1
read_data[13] => read_data[13].IN1
read_data[14] => read_data[14].IN1
read_data[15] => read_data[15].IN1
read_data[16] => read_data[16].IN1
read_data[17] => read_data[17].IN1
read_data[18] => read_data[18].IN1
read_data[19] => read_data[19].IN1
read_data[20] => read_data[20].IN1
read_data[21] => read_data[21].IN1
read_data[22] => read_data[22].IN1
read_data[23] => read_data[23].IN1
mem_write <= cond_logic:cl.port11
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[0] <= alu_result_dir[0].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[1] <= alu_result_dir[1].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[2] <= alu_result_dir[2].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[3] <= alu_result_dir[3].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[4] <= alu_result_dir[4].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[5] <= alu_result_dir[5].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[6] <= alu_result_dir[6].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[7] <= alu_result_dir[7].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[8] <= alu_result_dir[8].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[9] <= alu_result_dir[9].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[10] <= alu_result_dir[10].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[11] <= alu_result_dir[11].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[12] <= alu_result_dir[12].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[13] <= alu_result_dir[13].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[14] <= alu_result_dir[14].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[15] <= alu_result_dir[15].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[16] <= alu_result_dir[16].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[17] <= alu_result_dir[17].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[18] <= alu_result_dir[18].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[19] <= alu_result_dir[19].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[20] <= alu_result_dir[20].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[21] <= alu_result_dir[21].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[22] <= alu_result_dir[22].DB_MAX_OUTPUT_PORT_TYPE
alu_result_dir[23] <= alu_result_dir[23].DB_MAX_OUTPUT_PORT_TYPE
write_data[0] <= register_file:rf.port11
write_data[1] <= register_file:rf.port11
write_data[2] <= register_file:rf.port11
write_data[3] <= register_file:rf.port11
write_data[4] <= register_file:rf.port11
write_data[5] <= register_file:rf.port11
write_data[6] <= register_file:rf.port11
write_data[7] <= register_file:rf.port11
write_data[8] <= register_file:rf.port11
write_data[9] <= register_file:rf.port11
write_data[10] <= register_file:rf.port11
write_data[11] <= register_file:rf.port11
write_data[12] <= register_file:rf.port11
write_data[13] <= register_file:rf.port11
write_data[14] <= register_file:rf.port11
write_data[15] <= register_file:rf.port11
write_data[16] <= register_file:rf.port11
write_data[17] <= register_file:rf.port11
write_data[18] <= register_file:rf.port11
write_data[19] <= register_file:rf.port11
write_data[20] <= register_file:rf.port11
write_data[21] <= register_file:rf.port11
write_data[22] <= register_file:rf.port11
write_data[23] <= register_file:rf.port11


|top|data_path:CPU|generic_adder:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
carry_in => carry_in.IN1
s[0] <= generic_full_adder:generate_N_bit_Adder[0].f.port3
s[1] <= generic_full_adder:generate_N_bit_Adder[1].f.port3
s[2] <= generic_full_adder:generate_N_bit_Adder[2].f.port3
s[3] <= generic_full_adder:generate_N_bit_Adder[3].f.port3
s[4] <= generic_full_adder:generate_N_bit_Adder[4].f.port3
s[5] <= generic_full_adder:generate_N_bit_Adder[5].f.port3
s[6] <= generic_full_adder:generate_N_bit_Adder[6].f.port3
s[7] <= generic_full_adder:generate_N_bit_Adder[7].f.port3
s[8] <= generic_full_adder:generate_N_bit_Adder[8].f.port3
s[9] <= generic_full_adder:generate_N_bit_Adder[9].f.port3
s[10] <= generic_full_adder:generate_N_bit_Adder[10].f.port3
s[11] <= generic_full_adder:generate_N_bit_Adder[11].f.port3
s[12] <= generic_full_adder:generate_N_bit_Adder[12].f.port3
s[13] <= generic_full_adder:generate_N_bit_Adder[13].f.port3
s[14] <= generic_full_adder:generate_N_bit_Adder[14].f.port3
s[15] <= generic_full_adder:generate_N_bit_Adder[15].f.port3
s[16] <= generic_full_adder:generate_N_bit_Adder[16].f.port3
s[17] <= generic_full_adder:generate_N_bit_Adder[17].f.port3
s[18] <= generic_full_adder:generate_N_bit_Adder[18].f.port3
s[19] <= generic_full_adder:generate_N_bit_Adder[19].f.port3
s[20] <= generic_full_adder:generate_N_bit_Adder[20].f.port3
s[21] <= generic_full_adder:generate_N_bit_Adder[21].f.port3
s[22] <= generic_full_adder:generate_N_bit_Adder[22].f.port3
s[23] <= generic_full_adder:generate_N_bit_Adder[23].f.port3
carry_out <= generic_full_adder:generate_N_bit_Adder[23].f.port4


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[0].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[1].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[2].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[3].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[4].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[5].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[6].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[7].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[8].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[9].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[10].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[11].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[12].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[13].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[14].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[15].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[16].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[17].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[18].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[19].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[20].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[21].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[22].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[23].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
carry_in => carry_in.IN1
s[0] <= generic_full_adder:generate_N_bit_Adder[0].f.port3
s[1] <= generic_full_adder:generate_N_bit_Adder[1].f.port3
s[2] <= generic_full_adder:generate_N_bit_Adder[2].f.port3
s[3] <= generic_full_adder:generate_N_bit_Adder[3].f.port3
s[4] <= generic_full_adder:generate_N_bit_Adder[4].f.port3
s[5] <= generic_full_adder:generate_N_bit_Adder[5].f.port3
s[6] <= generic_full_adder:generate_N_bit_Adder[6].f.port3
s[7] <= generic_full_adder:generate_N_bit_Adder[7].f.port3
s[8] <= generic_full_adder:generate_N_bit_Adder[8].f.port3
s[9] <= generic_full_adder:generate_N_bit_Adder[9].f.port3
s[10] <= generic_full_adder:generate_N_bit_Adder[10].f.port3
s[11] <= generic_full_adder:generate_N_bit_Adder[11].f.port3
s[12] <= generic_full_adder:generate_N_bit_Adder[12].f.port3
s[13] <= generic_full_adder:generate_N_bit_Adder[13].f.port3
s[14] <= generic_full_adder:generate_N_bit_Adder[14].f.port3
s[15] <= generic_full_adder:generate_N_bit_Adder[15].f.port3
s[16] <= generic_full_adder:generate_N_bit_Adder[16].f.port3
s[17] <= generic_full_adder:generate_N_bit_Adder[17].f.port3
s[18] <= generic_full_adder:generate_N_bit_Adder[18].f.port3
s[19] <= generic_full_adder:generate_N_bit_Adder[19].f.port3
s[20] <= generic_full_adder:generate_N_bit_Adder[20].f.port3
s[21] <= generic_full_adder:generate_N_bit_Adder[21].f.port3
s[22] <= generic_full_adder:generate_N_bit_Adder[22].f.port3
s[23] <= generic_full_adder:generate_N_bit_Adder[23].f.port3
carry_out <= generic_full_adder:generate_N_bit_Adder[23].f.port4


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[0].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[1].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[2].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[3].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[4].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[5].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[6].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[7].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[8].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[9].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[10].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[11].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[12].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[13].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[14].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[15].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[16].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[17].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[18].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[19].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[20].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[21].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[22].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[23].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|mux_2_x_1:mux0
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|mux_2_x_1:mux1
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|flip_flop_D:ff
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
d[16] => q.DATAB
d[17] => q.DATAB
d[18] => q.DATAB
d[19] => q.DATAB
d[20] => q.DATAB
d[21] => q.DATAB
d[22] => q.DATAB
d[23] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|mux_2_x_1:mux_reg1
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|register_file:rf
clk => rf[0][0].CLK
clk => rf[0][1].CLK
clk => rf[0][2].CLK
clk => rf[0][3].CLK
clk => rf[0][4].CLK
clk => rf[0][5].CLK
clk => rf[0][6].CLK
clk => rf[0][7].CLK
clk => rf[0][8].CLK
clk => rf[0][9].CLK
clk => rf[0][10].CLK
clk => rf[0][11].CLK
clk => rf[0][12].CLK
clk => rf[0][13].CLK
clk => rf[0][14].CLK
clk => rf[0][15].CLK
clk => rf[0][16].CLK
clk => rf[0][17].CLK
clk => rf[0][18].CLK
clk => rf[0][19].CLK
clk => rf[0][20].CLK
clk => rf[0][21].CLK
clk => rf[0][22].CLK
clk => rf[0][23].CLK
clk => rf[1][0].CLK
clk => rf[1][1].CLK
clk => rf[1][2].CLK
clk => rf[1][3].CLK
clk => rf[1][4].CLK
clk => rf[1][5].CLK
clk => rf[1][6].CLK
clk => rf[1][7].CLK
clk => rf[1][8].CLK
clk => rf[1][9].CLK
clk => rf[1][10].CLK
clk => rf[1][11].CLK
clk => rf[1][12].CLK
clk => rf[1][13].CLK
clk => rf[1][14].CLK
clk => rf[1][15].CLK
clk => rf[1][16].CLK
clk => rf[1][17].CLK
clk => rf[1][18].CLK
clk => rf[1][19].CLK
clk => rf[1][20].CLK
clk => rf[1][21].CLK
clk => rf[1][22].CLK
clk => rf[1][23].CLK
clk => rf[2][0].CLK
clk => rf[2][1].CLK
clk => rf[2][2].CLK
clk => rf[2][3].CLK
clk => rf[2][4].CLK
clk => rf[2][5].CLK
clk => rf[2][6].CLK
clk => rf[2][7].CLK
clk => rf[2][8].CLK
clk => rf[2][9].CLK
clk => rf[2][10].CLK
clk => rf[2][11].CLK
clk => rf[2][12].CLK
clk => rf[2][13].CLK
clk => rf[2][14].CLK
clk => rf[2][15].CLK
clk => rf[2][16].CLK
clk => rf[2][17].CLK
clk => rf[2][18].CLK
clk => rf[2][19].CLK
clk => rf[2][20].CLK
clk => rf[2][21].CLK
clk => rf[2][22].CLK
clk => rf[2][23].CLK
clk => rf[3][0].CLK
clk => rf[3][1].CLK
clk => rf[3][2].CLK
clk => rf[3][3].CLK
clk => rf[3][4].CLK
clk => rf[3][5].CLK
clk => rf[3][6].CLK
clk => rf[3][7].CLK
clk => rf[3][8].CLK
clk => rf[3][9].CLK
clk => rf[3][10].CLK
clk => rf[3][11].CLK
clk => rf[3][12].CLK
clk => rf[3][13].CLK
clk => rf[3][14].CLK
clk => rf[3][15].CLK
clk => rf[3][16].CLK
clk => rf[3][17].CLK
clk => rf[3][18].CLK
clk => rf[3][19].CLK
clk => rf[3][20].CLK
clk => rf[3][21].CLK
clk => rf[3][22].CLK
clk => rf[3][23].CLK
clk => rf[4][0].CLK
clk => rf[4][1].CLK
clk => rf[4][2].CLK
clk => rf[4][3].CLK
clk => rf[4][4].CLK
clk => rf[4][5].CLK
clk => rf[4][6].CLK
clk => rf[4][7].CLK
clk => rf[4][8].CLK
clk => rf[4][9].CLK
clk => rf[4][10].CLK
clk => rf[4][11].CLK
clk => rf[4][12].CLK
clk => rf[4][13].CLK
clk => rf[4][14].CLK
clk => rf[4][15].CLK
clk => rf[4][16].CLK
clk => rf[4][17].CLK
clk => rf[4][18].CLK
clk => rf[4][19].CLK
clk => rf[4][20].CLK
clk => rf[4][21].CLK
clk => rf[4][22].CLK
clk => rf[4][23].CLK
clk => rf[5][0].CLK
clk => rf[5][1].CLK
clk => rf[5][2].CLK
clk => rf[5][3].CLK
clk => rf[5][4].CLK
clk => rf[5][5].CLK
clk => rf[5][6].CLK
clk => rf[5][7].CLK
clk => rf[5][8].CLK
clk => rf[5][9].CLK
clk => rf[5][10].CLK
clk => rf[5][11].CLK
clk => rf[5][12].CLK
clk => rf[5][13].CLK
clk => rf[5][14].CLK
clk => rf[5][15].CLK
clk => rf[5][16].CLK
clk => rf[5][17].CLK
clk => rf[5][18].CLK
clk => rf[5][19].CLK
clk => rf[5][20].CLK
clk => rf[5][21].CLK
clk => rf[5][22].CLK
clk => rf[5][23].CLK
clk => rf[6][0].CLK
clk => rf[6][1].CLK
clk => rf[6][2].CLK
clk => rf[6][3].CLK
clk => rf[6][4].CLK
clk => rf[6][5].CLK
clk => rf[6][6].CLK
clk => rf[6][7].CLK
clk => rf[6][8].CLK
clk => rf[6][9].CLK
clk => rf[6][10].CLK
clk => rf[6][11].CLK
clk => rf[6][12].CLK
clk => rf[6][13].CLK
clk => rf[6][14].CLK
clk => rf[6][15].CLK
clk => rf[6][16].CLK
clk => rf[6][17].CLK
clk => rf[6][18].CLK
clk => rf[6][19].CLK
clk => rf[6][20].CLK
clk => rf[6][21].CLK
clk => rf[6][22].CLK
clk => rf[6][23].CLK
clk => rf[7][0].CLK
clk => rf[7][1].CLK
clk => rf[7][2].CLK
clk => rf[7][3].CLK
clk => rf[7][4].CLK
clk => rf[7][5].CLK
clk => rf[7][6].CLK
clk => rf[7][7].CLK
clk => rf[7][8].CLK
clk => rf[7][9].CLK
clk => rf[7][10].CLK
clk => rf[7][11].CLK
clk => rf[7][12].CLK
clk => rf[7][13].CLK
clk => rf[7][14].CLK
clk => rf[7][15].CLK
clk => rf[7][16].CLK
clk => rf[7][17].CLK
clk => rf[7][18].CLK
clk => rf[7][19].CLK
clk => rf[7][20].CLK
clk => rf[7][21].CLK
clk => rf[7][22].CLK
clk => rf[7][23].CLK
clk => rf[8][0].CLK
clk => rf[8][1].CLK
clk => rf[8][2].CLK
clk => rf[8][3].CLK
clk => rf[8][4].CLK
clk => rf[8][5].CLK
clk => rf[8][6].CLK
clk => rf[8][7].CLK
clk => rf[8][8].CLK
clk => rf[8][9].CLK
clk => rf[8][10].CLK
clk => rf[8][11].CLK
clk => rf[8][12].CLK
clk => rf[8][13].CLK
clk => rf[8][14].CLK
clk => rf[8][15].CLK
clk => rf[8][16].CLK
clk => rf[8][17].CLK
clk => rf[8][18].CLK
clk => rf[8][19].CLK
clk => rf[8][20].CLK
clk => rf[8][21].CLK
clk => rf[8][22].CLK
clk => rf[8][23].CLK
clk => rf[9][0].CLK
clk => rf[9][1].CLK
clk => rf[9][2].CLK
clk => rf[9][3].CLK
clk => rf[9][4].CLK
clk => rf[9][5].CLK
clk => rf[9][6].CLK
clk => rf[9][7].CLK
clk => rf[9][8].CLK
clk => rf[9][9].CLK
clk => rf[9][10].CLK
clk => rf[9][11].CLK
clk => rf[9][12].CLK
clk => rf[9][13].CLK
clk => rf[9][14].CLK
clk => rf[9][15].CLK
clk => rf[9][16].CLK
clk => rf[9][17].CLK
clk => rf[9][18].CLK
clk => rf[9][19].CLK
clk => rf[9][20].CLK
clk => rf[9][21].CLK
clk => rf[9][22].CLK
clk => rf[9][23].CLK
clk => rf[10][0].CLK
clk => rf[10][1].CLK
clk => rf[10][2].CLK
clk => rf[10][3].CLK
clk => rf[10][4].CLK
clk => rf[10][5].CLK
clk => rf[10][6].CLK
clk => rf[10][7].CLK
clk => rf[10][8].CLK
clk => rf[10][9].CLK
clk => rf[10][10].CLK
clk => rf[10][11].CLK
clk => rf[10][12].CLK
clk => rf[10][13].CLK
clk => rf[10][14].CLK
clk => rf[10][15].CLK
clk => rf[10][16].CLK
clk => rf[10][17].CLK
clk => rf[10][18].CLK
clk => rf[10][19].CLK
clk => rf[10][20].CLK
clk => rf[10][21].CLK
clk => rf[10][22].CLK
clk => rf[10][23].CLK
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
rst => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
we3 => rf.OUTPUTSELECT
ra1[0] => Mux0.IN8
ra1[0] => Mux1.IN8
ra1[0] => Mux2.IN8
ra1[0] => Mux3.IN8
ra1[0] => Mux4.IN8
ra1[0] => Mux5.IN8
ra1[0] => Mux6.IN8
ra1[0] => Mux7.IN8
ra1[0] => Mux8.IN8
ra1[0] => Mux9.IN8
ra1[0] => Mux10.IN8
ra1[0] => Mux11.IN8
ra1[0] => Mux12.IN8
ra1[0] => Mux13.IN8
ra1[0] => Mux14.IN8
ra1[0] => Mux15.IN8
ra1[0] => Mux16.IN8
ra1[0] => Mux17.IN8
ra1[0] => Mux18.IN8
ra1[0] => Mux19.IN8
ra1[0] => Mux20.IN8
ra1[0] => Mux21.IN8
ra1[0] => Mux22.IN8
ra1[0] => Mux23.IN8
ra1[0] => Equal0.IN2
ra1[1] => Mux0.IN7
ra1[1] => Mux1.IN7
ra1[1] => Mux2.IN7
ra1[1] => Mux3.IN7
ra1[1] => Mux4.IN7
ra1[1] => Mux5.IN7
ra1[1] => Mux6.IN7
ra1[1] => Mux7.IN7
ra1[1] => Mux8.IN7
ra1[1] => Mux9.IN7
ra1[1] => Mux10.IN7
ra1[1] => Mux11.IN7
ra1[1] => Mux12.IN7
ra1[1] => Mux13.IN7
ra1[1] => Mux14.IN7
ra1[1] => Mux15.IN7
ra1[1] => Mux16.IN7
ra1[1] => Mux17.IN7
ra1[1] => Mux18.IN7
ra1[1] => Mux19.IN7
ra1[1] => Mux20.IN7
ra1[1] => Mux21.IN7
ra1[1] => Mux22.IN7
ra1[1] => Mux23.IN7
ra1[1] => Equal0.IN1
ra1[2] => Mux0.IN6
ra1[2] => Mux1.IN6
ra1[2] => Mux2.IN6
ra1[2] => Mux3.IN6
ra1[2] => Mux4.IN6
ra1[2] => Mux5.IN6
ra1[2] => Mux6.IN6
ra1[2] => Mux7.IN6
ra1[2] => Mux8.IN6
ra1[2] => Mux9.IN6
ra1[2] => Mux10.IN6
ra1[2] => Mux11.IN6
ra1[2] => Mux12.IN6
ra1[2] => Mux13.IN6
ra1[2] => Mux14.IN6
ra1[2] => Mux15.IN6
ra1[2] => Mux16.IN6
ra1[2] => Mux17.IN6
ra1[2] => Mux18.IN6
ra1[2] => Mux19.IN6
ra1[2] => Mux20.IN6
ra1[2] => Mux21.IN6
ra1[2] => Mux22.IN6
ra1[2] => Mux23.IN6
ra1[2] => Equal0.IN3
ra1[3] => Mux0.IN5
ra1[3] => Mux1.IN5
ra1[3] => Mux2.IN5
ra1[3] => Mux3.IN5
ra1[3] => Mux4.IN5
ra1[3] => Mux5.IN5
ra1[3] => Mux6.IN5
ra1[3] => Mux7.IN5
ra1[3] => Mux8.IN5
ra1[3] => Mux9.IN5
ra1[3] => Mux10.IN5
ra1[3] => Mux11.IN5
ra1[3] => Mux12.IN5
ra1[3] => Mux13.IN5
ra1[3] => Mux14.IN5
ra1[3] => Mux15.IN5
ra1[3] => Mux16.IN5
ra1[3] => Mux17.IN5
ra1[3] => Mux18.IN5
ra1[3] => Mux19.IN5
ra1[3] => Mux20.IN5
ra1[3] => Mux21.IN5
ra1[3] => Mux22.IN5
ra1[3] => Mux23.IN5
ra1[3] => Equal0.IN0
ra2[0] => Mux24.IN8
ra2[0] => Mux25.IN8
ra2[0] => Mux26.IN8
ra2[0] => Mux27.IN8
ra2[0] => Mux28.IN8
ra2[0] => Mux29.IN8
ra2[0] => Mux30.IN8
ra2[0] => Mux31.IN8
ra2[0] => Mux32.IN8
ra2[0] => Mux33.IN8
ra2[0] => Mux34.IN8
ra2[0] => Mux35.IN8
ra2[0] => Mux36.IN8
ra2[0] => Mux37.IN8
ra2[0] => Mux38.IN8
ra2[0] => Mux39.IN8
ra2[0] => Mux40.IN8
ra2[0] => Mux41.IN8
ra2[0] => Mux42.IN8
ra2[0] => Mux43.IN8
ra2[0] => Mux44.IN8
ra2[0] => Mux45.IN8
ra2[0] => Mux46.IN8
ra2[0] => Mux47.IN8
ra2[0] => Equal1.IN2
ra2[1] => Mux24.IN7
ra2[1] => Mux25.IN7
ra2[1] => Mux26.IN7
ra2[1] => Mux27.IN7
ra2[1] => Mux28.IN7
ra2[1] => Mux29.IN7
ra2[1] => Mux30.IN7
ra2[1] => Mux31.IN7
ra2[1] => Mux32.IN7
ra2[1] => Mux33.IN7
ra2[1] => Mux34.IN7
ra2[1] => Mux35.IN7
ra2[1] => Mux36.IN7
ra2[1] => Mux37.IN7
ra2[1] => Mux38.IN7
ra2[1] => Mux39.IN7
ra2[1] => Mux40.IN7
ra2[1] => Mux41.IN7
ra2[1] => Mux42.IN7
ra2[1] => Mux43.IN7
ra2[1] => Mux44.IN7
ra2[1] => Mux45.IN7
ra2[1] => Mux46.IN7
ra2[1] => Mux47.IN7
ra2[1] => Equal1.IN1
ra2[2] => Mux24.IN6
ra2[2] => Mux25.IN6
ra2[2] => Mux26.IN6
ra2[2] => Mux27.IN6
ra2[2] => Mux28.IN6
ra2[2] => Mux29.IN6
ra2[2] => Mux30.IN6
ra2[2] => Mux31.IN6
ra2[2] => Mux32.IN6
ra2[2] => Mux33.IN6
ra2[2] => Mux34.IN6
ra2[2] => Mux35.IN6
ra2[2] => Mux36.IN6
ra2[2] => Mux37.IN6
ra2[2] => Mux38.IN6
ra2[2] => Mux39.IN6
ra2[2] => Mux40.IN6
ra2[2] => Mux41.IN6
ra2[2] => Mux42.IN6
ra2[2] => Mux43.IN6
ra2[2] => Mux44.IN6
ra2[2] => Mux45.IN6
ra2[2] => Mux46.IN6
ra2[2] => Mux47.IN6
ra2[2] => Equal1.IN3
ra2[3] => Mux24.IN5
ra2[3] => Mux25.IN5
ra2[3] => Mux26.IN5
ra2[3] => Mux27.IN5
ra2[3] => Mux28.IN5
ra2[3] => Mux29.IN5
ra2[3] => Mux30.IN5
ra2[3] => Mux31.IN5
ra2[3] => Mux32.IN5
ra2[3] => Mux33.IN5
ra2[3] => Mux34.IN5
ra2[3] => Mux35.IN5
ra2[3] => Mux36.IN5
ra2[3] => Mux37.IN5
ra2[3] => Mux38.IN5
ra2[3] => Mux39.IN5
ra2[3] => Mux40.IN5
ra2[3] => Mux41.IN5
ra2[3] => Mux42.IN5
ra2[3] => Mux43.IN5
ra2[3] => Mux44.IN5
ra2[3] => Mux45.IN5
ra2[3] => Mux46.IN5
ra2[3] => Mux47.IN5
ra2[3] => Equal1.IN0
ra3[0] => Mux48.IN8
ra3[0] => Mux49.IN8
ra3[0] => Mux50.IN8
ra3[0] => Mux51.IN8
ra3[0] => Mux52.IN8
ra3[0] => Mux53.IN8
ra3[0] => Mux54.IN8
ra3[0] => Mux55.IN8
ra3[0] => Mux56.IN8
ra3[0] => Mux57.IN8
ra3[0] => Mux58.IN8
ra3[0] => Mux59.IN8
ra3[0] => Mux60.IN8
ra3[0] => Mux61.IN8
ra3[0] => Mux62.IN8
ra3[0] => Mux63.IN8
ra3[0] => Mux64.IN8
ra3[0] => Mux65.IN8
ra3[0] => Mux66.IN8
ra3[0] => Mux67.IN8
ra3[0] => Mux68.IN8
ra3[0] => Mux69.IN8
ra3[0] => Mux70.IN8
ra3[0] => Mux71.IN8
ra3[0] => Equal2.IN2
ra3[1] => Mux48.IN7
ra3[1] => Mux49.IN7
ra3[1] => Mux50.IN7
ra3[1] => Mux51.IN7
ra3[1] => Mux52.IN7
ra3[1] => Mux53.IN7
ra3[1] => Mux54.IN7
ra3[1] => Mux55.IN7
ra3[1] => Mux56.IN7
ra3[1] => Mux57.IN7
ra3[1] => Mux58.IN7
ra3[1] => Mux59.IN7
ra3[1] => Mux60.IN7
ra3[1] => Mux61.IN7
ra3[1] => Mux62.IN7
ra3[1] => Mux63.IN7
ra3[1] => Mux64.IN7
ra3[1] => Mux65.IN7
ra3[1] => Mux66.IN7
ra3[1] => Mux67.IN7
ra3[1] => Mux68.IN7
ra3[1] => Mux69.IN7
ra3[1] => Mux70.IN7
ra3[1] => Mux71.IN7
ra3[1] => Equal2.IN1
ra3[2] => Mux48.IN6
ra3[2] => Mux49.IN6
ra3[2] => Mux50.IN6
ra3[2] => Mux51.IN6
ra3[2] => Mux52.IN6
ra3[2] => Mux53.IN6
ra3[2] => Mux54.IN6
ra3[2] => Mux55.IN6
ra3[2] => Mux56.IN6
ra3[2] => Mux57.IN6
ra3[2] => Mux58.IN6
ra3[2] => Mux59.IN6
ra3[2] => Mux60.IN6
ra3[2] => Mux61.IN6
ra3[2] => Mux62.IN6
ra3[2] => Mux63.IN6
ra3[2] => Mux64.IN6
ra3[2] => Mux65.IN6
ra3[2] => Mux66.IN6
ra3[2] => Mux67.IN6
ra3[2] => Mux68.IN6
ra3[2] => Mux69.IN6
ra3[2] => Mux70.IN6
ra3[2] => Mux71.IN6
ra3[2] => Equal2.IN3
ra3[3] => Mux48.IN5
ra3[3] => Mux49.IN5
ra3[3] => Mux50.IN5
ra3[3] => Mux51.IN5
ra3[3] => Mux52.IN5
ra3[3] => Mux53.IN5
ra3[3] => Mux54.IN5
ra3[3] => Mux55.IN5
ra3[3] => Mux56.IN5
ra3[3] => Mux57.IN5
ra3[3] => Mux58.IN5
ra3[3] => Mux59.IN5
ra3[3] => Mux60.IN5
ra3[3] => Mux61.IN5
ra3[3] => Mux62.IN5
ra3[3] => Mux63.IN5
ra3[3] => Mux64.IN5
ra3[3] => Mux65.IN5
ra3[3] => Mux66.IN5
ra3[3] => Mux67.IN5
ra3[3] => Mux68.IN5
ra3[3] => Mux69.IN5
ra3[3] => Mux70.IN5
ra3[3] => Mux71.IN5
ra3[3] => Equal2.IN0
ra4[0] => Decoder0.IN3
ra4[1] => Decoder0.IN2
ra4[2] => Decoder0.IN1
ra4[3] => Decoder0.IN0
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
r11[0] => rd1.DATAB
r11[0] => rd2.DATAB
r11[0] => rd3.DATAB
r11[1] => rd1.DATAB
r11[1] => rd2.DATAB
r11[1] => rd3.DATAB
r11[2] => rd1.DATAB
r11[2] => rd2.DATAB
r11[2] => rd3.DATAB
r11[3] => rd1.DATAB
r11[3] => rd2.DATAB
r11[3] => rd3.DATAB
r11[4] => rd1.DATAB
r11[4] => rd2.DATAB
r11[4] => rd3.DATAB
r11[5] => rd1.DATAB
r11[5] => rd2.DATAB
r11[5] => rd3.DATAB
r11[6] => rd1.DATAB
r11[6] => rd2.DATAB
r11[6] => rd3.DATAB
r11[7] => rd1.DATAB
r11[7] => rd2.DATAB
r11[7] => rd3.DATAB
r11[8] => rd1.DATAB
r11[8] => rd2.DATAB
r11[8] => rd3.DATAB
r11[9] => rd1.DATAB
r11[9] => rd2.DATAB
r11[9] => rd3.DATAB
r11[10] => rd1.DATAB
r11[10] => rd2.DATAB
r11[10] => rd3.DATAB
r11[11] => rd1.DATAB
r11[11] => rd2.DATAB
r11[11] => rd3.DATAB
r11[12] => rd1.DATAB
r11[12] => rd2.DATAB
r11[12] => rd3.DATAB
r11[13] => rd1.DATAB
r11[13] => rd2.DATAB
r11[13] => rd3.DATAB
r11[14] => rd1.DATAB
r11[14] => rd2.DATAB
r11[14] => rd3.DATAB
r11[15] => rd1.DATAB
r11[15] => rd2.DATAB
r11[15] => rd3.DATAB
r11[16] => rd1.DATAB
r11[16] => rd2.DATAB
r11[16] => rd3.DATAB
r11[17] => rd1.DATAB
r11[17] => rd2.DATAB
r11[17] => rd3.DATAB
r11[18] => rd1.DATAB
r11[18] => rd2.DATAB
r11[18] => rd3.DATAB
r11[19] => rd1.DATAB
r11[19] => rd2.DATAB
r11[19] => rd3.DATAB
r11[20] => rd1.DATAB
r11[20] => rd2.DATAB
r11[20] => rd3.DATAB
r11[21] => rd1.DATAB
r11[21] => rd2.DATAB
r11[21] => rd3.DATAB
r11[22] => rd1.DATAB
r11[22] => rd2.DATAB
r11[22] => rd3.DATAB
r11[23] => rd1.DATAB
r11[23] => rd2.DATAB
r11[23] => rd3.DATAB
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd3[0] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[1] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[2] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[3] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[4] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[5] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[6] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[7] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[8] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[9] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[10] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[11] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[12] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[13] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[14] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[15] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[16] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[17] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[18] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[19] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[20] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[21] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[22] <= rd3.DB_MAX_OUTPUT_PORT_TYPE
rd3[23] <= rd3.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|extend:ext
imm[0] => imm_branch[0].IN3
imm[1] => imm_branch[1].IN3
imm[2] => imm_branch[2].IN3
imm[3] => imm_branch[3].IN3
imm[4] => imm_branch[4].IN3
imm[5] => imm_branch[5].IN3
imm[6] => imm_branch[6].IN3
imm[7] => imm_branch[7].IN1
imm[8] => imm_branch[8].IN1
imm[9] => imm_branch[9].IN1
imm[10] => imm_branch[10].IN1
imm[11] => imm_branch[11].IN1
imm[12] => imm_branch[12].IN1
imm[13] => imm_branch[13].IN1
imm[14] => imm_branch[14].IN1
imm[15] => imm_branch[15].IN1
imm[16] => imm_branch[16].IN1
imm[17] => imm_branch[17].IN1
imm[18] => imm_branch[18].IN6
imm_src[0] => imm_src[0].IN1
imm_src[1] => imm_src[1].IN1
imm_ext[0] <= mux_4_x_1:mux0.port5
imm_ext[1] <= mux_4_x_1:mux0.port5
imm_ext[2] <= mux_4_x_1:mux0.port5
imm_ext[3] <= mux_4_x_1:mux0.port5
imm_ext[4] <= mux_4_x_1:mux0.port5
imm_ext[5] <= mux_4_x_1:mux0.port5
imm_ext[6] <= mux_4_x_1:mux0.port5
imm_ext[7] <= mux_4_x_1:mux0.port5
imm_ext[8] <= mux_4_x_1:mux0.port5
imm_ext[9] <= mux_4_x_1:mux0.port5
imm_ext[10] <= mux_4_x_1:mux0.port5
imm_ext[11] <= mux_4_x_1:mux0.port5
imm_ext[12] <= mux_4_x_1:mux0.port5
imm_ext[13] <= mux_4_x_1:mux0.port5
imm_ext[14] <= mux_4_x_1:mux0.port5
imm_ext[15] <= mux_4_x_1:mux0.port5
imm_ext[16] <= mux_4_x_1:mux0.port5
imm_ext[17] <= mux_4_x_1:mux0.port5
imm_ext[18] <= mux_4_x_1:mux0.port5
imm_ext[19] <= mux_4_x_1:mux0.port5
imm_ext[20] <= mux_4_x_1:mux0.port5
imm_ext[21] <= mux_4_x_1:mux0.port5
imm_ext[22] <= mux_4_x_1:mux0.port5
imm_ext[23] <= mux_4_x_1:mux0.port5


|top|data_path:CPU|extend:ext|mux_4_x_1:mux0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
c[16] => c[16].IN1
c[17] => c[17].IN1
c[18] => c[18].IN1
c[19] => c[19].IN1
c[20] => c[20].IN1
c[21] => c[21].IN1
c[22] => c[22].IN1
c[23] => c[23].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
selec[0] => selec[0].IN2
selec[1] => selec[1].IN1
z[0] <= mux_2_x_1:mux2.port3
z[1] <= mux_2_x_1:mux2.port3
z[2] <= mux_2_x_1:mux2.port3
z[3] <= mux_2_x_1:mux2.port3
z[4] <= mux_2_x_1:mux2.port3
z[5] <= mux_2_x_1:mux2.port3
z[6] <= mux_2_x_1:mux2.port3
z[7] <= mux_2_x_1:mux2.port3
z[8] <= mux_2_x_1:mux2.port3
z[9] <= mux_2_x_1:mux2.port3
z[10] <= mux_2_x_1:mux2.port3
z[11] <= mux_2_x_1:mux2.port3
z[12] <= mux_2_x_1:mux2.port3
z[13] <= mux_2_x_1:mux2.port3
z[14] <= mux_2_x_1:mux2.port3
z[15] <= mux_2_x_1:mux2.port3
z[16] <= mux_2_x_1:mux2.port3
z[17] <= mux_2_x_1:mux2.port3
z[18] <= mux_2_x_1:mux2.port3
z[19] <= mux_2_x_1:mux2.port3
z[20] <= mux_2_x_1:mux2.port3
z[21] <= mux_2_x_1:mux2.port3
z[22] <= mux_2_x_1:mux2.port3
z[23] <= mux_2_x_1:mux2.port3


|top|data_path:CPU|extend:ext|mux_4_x_1:mux0|mux_2_x_1:mux0
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|extend:ext|mux_4_x_1:mux0|mux_2_x_1:mux1
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|extend:ext|mux_4_x_1:mux0|mux_2_x_1:mux2
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|mux_2_x_1:mux2
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|mux_2_x_1:mux3
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN2
s[0] => s[0].IN3
s[1] => s[1].IN2
z[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
flags[0] <= flag_module:flag_mod.port6
flags[1] <= flag_module:flag_mod.port6
flags[2] <= flag_module:flag_mod.port6
flags[3] <= flag_module:flag_mod.port6


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
s => s.IN1
d0[0] <= add_sub_module:adder.port3
d0[1] <= add_sub_module:adder.port3
d0[2] <= add_sub_module:adder.port3
d0[3] <= add_sub_module:adder.port3
d0[4] <= add_sub_module:adder.port3
d0[5] <= add_sub_module:adder.port3
d0[6] <= add_sub_module:adder.port3
d0[7] <= add_sub_module:adder.port3
d0[8] <= add_sub_module:adder.port3
d0[9] <= add_sub_module:adder.port3
d0[10] <= add_sub_module:adder.port3
d0[11] <= add_sub_module:adder.port3
d0[12] <= add_sub_module:adder.port3
d0[13] <= add_sub_module:adder.port3
d0[14] <= add_sub_module:adder.port3
d0[15] <= add_sub_module:adder.port3
d0[16] <= add_sub_module:adder.port3
d0[17] <= add_sub_module:adder.port3
d0[18] <= add_sub_module:adder.port3
d0[19] <= add_sub_module:adder.port3
d0[20] <= add_sub_module:adder.port3
d0[21] <= add_sub_module:adder.port3
d0[22] <= add_sub_module:adder.port3
d0[23] <= add_sub_module:adder.port3
d1[0] <= add_sub_module:adder.port3
d1[1] <= add_sub_module:adder.port3
d1[2] <= add_sub_module:adder.port3
d1[3] <= add_sub_module:adder.port3
d1[4] <= add_sub_module:adder.port3
d1[5] <= add_sub_module:adder.port3
d1[6] <= add_sub_module:adder.port3
d1[7] <= add_sub_module:adder.port3
d1[8] <= add_sub_module:adder.port3
d1[9] <= add_sub_module:adder.port3
d1[10] <= add_sub_module:adder.port3
d1[11] <= add_sub_module:adder.port3
d1[12] <= add_sub_module:adder.port3
d1[13] <= add_sub_module:adder.port3
d1[14] <= add_sub_module:adder.port3
d1[15] <= add_sub_module:adder.port3
d1[16] <= add_sub_module:adder.port3
d1[17] <= add_sub_module:adder.port3
d1[18] <= add_sub_module:adder.port3
d1[19] <= add_sub_module:adder.port3
d1[20] <= add_sub_module:adder.port3
d1[21] <= add_sub_module:adder.port3
d1[22] <= add_sub_module:adder.port3
d1[23] <= add_sub_module:adder.port3
d2[0] <= multiplier:mul.port2
d2[1] <= multiplier:mul.port2
d2[2] <= multiplier:mul.port2
d2[3] <= multiplier:mul.port2
d2[4] <= multiplier:mul.port2
d2[5] <= multiplier:mul.port2
d2[6] <= multiplier:mul.port2
d2[7] <= multiplier:mul.port2
d2[8] <= multiplier:mul.port2
d2[9] <= multiplier:mul.port2
d2[10] <= multiplier:mul.port2
d2[11] <= multiplier:mul.port2
d2[12] <= multiplier:mul.port2
d2[13] <= multiplier:mul.port2
d2[14] <= multiplier:mul.port2
d2[15] <= multiplier:mul.port2
d2[16] <= multiplier:mul.port2
d2[17] <= multiplier:mul.port2
d2[18] <= multiplier:mul.port2
d2[19] <= multiplier:mul.port2
d2[20] <= multiplier:mul.port2
d2[21] <= multiplier:mul.port2
d2[22] <= multiplier:mul.port2
d2[23] <= multiplier:mul.port2
d3[0] <= <GND>
d3[1] <= <GND>
d3[2] <= <GND>
d3[3] <= <GND>
d3[4] <= <GND>
d3[5] <= <GND>
d3[6] <= <GND>
d3[7] <= <GND>
d3[8] <= <GND>
d3[9] <= <GND>
d3[10] <= <GND>
d3[11] <= <GND>
d3[12] <= <GND>
d3[13] <= <GND>
d3[14] <= <GND>
d3[15] <= <GND>
d3[16] <= <GND>
d3[17] <= <GND>
d3[18] <= <GND>
d3[19] <= <GND>
d3[20] <= <GND>
d3[21] <= <GND>
d3[22] <= <GND>
d3[23] <= <GND>
carry_out <= carry_out.DB_MAX_OUTPUT_PORT_TYPE
msb_result <= add_sub_module:adder.port3


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
s => s.IN2
z[0] <= adder:fa.port3
z[1] <= adder:fa.port3
z[2] <= adder:fa.port3
z[3] <= adder:fa.port3
z[4] <= adder:fa.port3
z[5] <= adder:fa.port3
z[6] <= adder:fa.port3
z[7] <= adder:fa.port3
z[8] <= adder:fa.port3
z[9] <= adder:fa.port3
z[10] <= adder:fa.port3
z[11] <= adder:fa.port3
z[12] <= adder:fa.port3
z[13] <= adder:fa.port3
z[14] <= adder:fa.port3
z[15] <= adder:fa.port3
z[16] <= adder:fa.port3
z[17] <= adder:fa.port3
z[18] <= adder:fa.port3
z[19] <= adder:fa.port3
z[20] <= adder:fa.port3
z[21] <= adder:fa.port3
z[22] <= adder:fa.port3
z[23] <= adder:fa.port3
carry_out <= adder:fa.port4


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|mux_2_x_1:mux0
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
carry_in => carry_in.IN1
s[0] <= full_adder:generate_N_bit_Adder[0].f.port3
s[1] <= full_adder:generate_N_bit_Adder[1].f.port3
s[2] <= full_adder:generate_N_bit_Adder[2].f.port3
s[3] <= full_adder:generate_N_bit_Adder[3].f.port3
s[4] <= full_adder:generate_N_bit_Adder[4].f.port3
s[5] <= full_adder:generate_N_bit_Adder[5].f.port3
s[6] <= full_adder:generate_N_bit_Adder[6].f.port3
s[7] <= full_adder:generate_N_bit_Adder[7].f.port3
s[8] <= full_adder:generate_N_bit_Adder[8].f.port3
s[9] <= full_adder:generate_N_bit_Adder[9].f.port3
s[10] <= full_adder:generate_N_bit_Adder[10].f.port3
s[11] <= full_adder:generate_N_bit_Adder[11].f.port3
s[12] <= full_adder:generate_N_bit_Adder[12].f.port3
s[13] <= full_adder:generate_N_bit_Adder[13].f.port3
s[14] <= full_adder:generate_N_bit_Adder[14].f.port3
s[15] <= full_adder:generate_N_bit_Adder[15].f.port3
s[16] <= full_adder:generate_N_bit_Adder[16].f.port3
s[17] <= full_adder:generate_N_bit_Adder[17].f.port3
s[18] <= full_adder:generate_N_bit_Adder[18].f.port3
s[19] <= full_adder:generate_N_bit_Adder[19].f.port3
s[20] <= full_adder:generate_N_bit_Adder[20].f.port3
s[21] <= full_adder:generate_N_bit_Adder[21].f.port3
s[22] <= full_adder:generate_N_bit_Adder[22].f.port3
s[23] <= full_adder:generate_N_bit_Adder[23].f.port3
carry_out <= full_adder:generate_N_bit_Adder[23].f.port4


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[0].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[1].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[2].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[3].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[4].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[5].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[6].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[7].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[8].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[9].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[10].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[11].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[12].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[13].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[14].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[15].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[16].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[17].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[18].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[19].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[20].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[21].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[22].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[23].f
x => s.IN0
x => c_out.IN0
x => c_out.IN0
y => s.IN1
y => c_out.IN0
y => c_out.IN1
c_in => s.IN1
c_in => c_out.IN1
c_in => c_out.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|multiplier:mul
a[0] => Mult0.IN23
a[1] => Mult0.IN22
a[2] => Mult0.IN21
a[3] => Mult0.IN20
a[4] => Mult0.IN19
a[5] => Mult0.IN18
a[6] => Mult0.IN17
a[7] => Mult0.IN16
a[8] => Mult0.IN15
a[9] => Mult0.IN14
a[10] => Mult0.IN13
a[11] => Mult0.IN12
a[12] => Mult0.IN11
a[13] => Mult0.IN10
a[14] => Mult0.IN9
a[15] => Mult0.IN8
a[16] => Mult0.IN7
a[17] => Mult0.IN6
a[18] => Mult0.IN5
a[19] => Mult0.IN4
a[20] => Mult0.IN3
a[21] => Mult0.IN2
a[22] => Mult0.IN1
a[23] => Mult0.IN0
b[0] => Mult0.IN47
b[1] => Mult0.IN46
b[2] => Mult0.IN45
b[3] => Mult0.IN44
b[4] => Mult0.IN43
b[5] => Mult0.IN42
b[6] => Mult0.IN41
b[7] => Mult0.IN40
b[8] => Mult0.IN39
b[9] => Mult0.IN38
b[10] => Mult0.IN37
b[11] => Mult0.IN36
b[12] => Mult0.IN35
b[13] => Mult0.IN34
b[14] => Mult0.IN33
b[15] => Mult0.IN32
b[16] => Mult0.IN31
b[17] => Mult0.IN30
b[18] => Mult0.IN29
b[19] => Mult0.IN28
b[20] => Mult0.IN27
b[21] => Mult0.IN26
b[22] => Mult0.IN25
b[23] => Mult0.IN24
s[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|mux_4_x_1:mux0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
c[0] => c[0].IN1
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
c[5] => c[5].IN1
c[6] => c[6].IN1
c[7] => c[7].IN1
c[8] => c[8].IN1
c[9] => c[9].IN1
c[10] => c[10].IN1
c[11] => c[11].IN1
c[12] => c[12].IN1
c[13] => c[13].IN1
c[14] => c[14].IN1
c[15] => c[15].IN1
c[16] => c[16].IN1
c[17] => c[17].IN1
c[18] => c[18].IN1
c[19] => c[19].IN1
c[20] => c[20].IN1
c[21] => c[21].IN1
c[22] => c[22].IN1
c[23] => c[23].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
selec[0] => selec[0].IN2
selec[1] => selec[1].IN1
z[0] <= mux_2_x_1:mux2.port3
z[1] <= mux_2_x_1:mux2.port3
z[2] <= mux_2_x_1:mux2.port3
z[3] <= mux_2_x_1:mux2.port3
z[4] <= mux_2_x_1:mux2.port3
z[5] <= mux_2_x_1:mux2.port3
z[6] <= mux_2_x_1:mux2.port3
z[7] <= mux_2_x_1:mux2.port3
z[8] <= mux_2_x_1:mux2.port3
z[9] <= mux_2_x_1:mux2.port3
z[10] <= mux_2_x_1:mux2.port3
z[11] <= mux_2_x_1:mux2.port3
z[12] <= mux_2_x_1:mux2.port3
z[13] <= mux_2_x_1:mux2.port3
z[14] <= mux_2_x_1:mux2.port3
z[15] <= mux_2_x_1:mux2.port3
z[16] <= mux_2_x_1:mux2.port3
z[17] <= mux_2_x_1:mux2.port3
z[18] <= mux_2_x_1:mux2.port3
z[19] <= mux_2_x_1:mux2.port3
z[20] <= mux_2_x_1:mux2.port3
z[21] <= mux_2_x_1:mux2.port3
z[22] <= mux_2_x_1:mux2.port3
z[23] <= mux_2_x_1:mux2.port3


|top|data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux0
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux1
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux2
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|ALU:alu|flag_module:flag_mod
a => z.IN0
a => z.IN0
b => z.IN1
msb_sum => z.IN1
carry_out => z[1].DATAIN
result[0] => WideAnd0.IN0
result[1] => WideAnd0.IN1
result[2] => WideAnd0.IN2
result[3] => WideAnd0.IN3
result[4] => WideAnd0.IN4
result[5] => WideAnd0.IN5
result[6] => WideAnd0.IN6
result[7] => WideAnd0.IN7
result[8] => WideAnd0.IN8
result[9] => WideAnd0.IN9
result[10] => WideAnd0.IN10
result[11] => WideAnd0.IN11
result[12] => WideAnd0.IN12
result[13] => WideAnd0.IN13
result[14] => WideAnd0.IN14
result[15] => WideAnd0.IN15
result[16] => WideAnd0.IN16
result[17] => WideAnd0.IN17
result[18] => WideAnd0.IN18
result[19] => WideAnd0.IN19
result[20] => WideAnd0.IN20
result[21] => WideAnd0.IN21
result[22] => WideAnd0.IN22
result[23] => z[3].DATAIN
result[23] => WideAnd0.IN23
selector[0] => z.IN1
selector[1] => ~NO_FANOUT~
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= carry_out.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= result[23].DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|decode_unit:decode
op[0] => mem_op.IN0
op[0] => imm_src[0].DATAIN
op[0] => dataprocess_op.IN0
op[0] => branch_op.IN0
op[1] => branch_op.IN1
op[1] => imm_src[1].DATAIN
op[1] => mem_op.IN1
op[1] => dataprocess_op.IN1
funct[0] => alu_src.IN1
funct[0] => mov_src.IN0
funct[1] => flag_write_previous.IN1
funct[2] => funct[2].IN1
funct[3] => funct[3].IN1
rd[0] => rd11.IN1
rd[1] => rd11.IN1
rd[2] => rd11.IN0
rd[3] => rd11.IN1
pc_src <= pc_src.DB_MAX_OUTPUT_PORT_TYPE
reg_write <= reg_write.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write.DB_MAX_OUTPUT_PORT_TYPE
mem_reg <= mem_reg.DB_MAX_OUTPUT_PORT_TYPE
alu_src <= alu_src.DB_MAX_OUTPUT_PORT_TYPE
no_write <= no_write.DB_MAX_OUTPUT_PORT_TYPE
mov_src <= mov_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src <= branch_op.DB_MAX_OUTPUT_PORT_TYPE
flag_write <= mux_2_x_1:mux_flags.port3
alu_control[0] <= mux_2_x_1:mux1.port3
alu_control[1] <= mux_2_x_1:mux1.port3
imm_src[0] <= op[0].DB_MAX_OUTPUT_PORT_TYPE
imm_src[1] <= op[1].DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|decode_unit:decode|mux_2_x_1:mux_flags
a[0] => z.DATAA
b[0] => z.DATAB
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|decode_unit:decode|mux_2_x_1:mux0
a[0] => z.DATAA
a[1] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|decode_unit:decode|mux_2_x_1:mux1
a[0] => z.DATAA
a[1] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|cond_logic:cl
clk => clk.IN1
reset => reset.IN1
pc_src => pc_src_p.IN1
reg_write => reg_write_p.IN1
mem_write => mem_write_p.IN1
no_write => reg_write_p.IN1
cond[0] => cond[0].IN1
cond[1] => cond[1].IN1
cond[2] => cond[2].IN1
flag_write => flag_write_p.IN1
alu_flags[0] => alu_flags[0].IN1
alu_flags[1] => alu_flags[1].IN1
alu_flags[2] => alu_flags[2].IN1
alu_flags[3] => alu_flags[3].IN1
pc_src_p <= pc_src_p.DB_MAX_OUTPUT_PORT_TYPE
reg_write_p <= reg_write_p.DB_MAX_OUTPUT_PORT_TYPE
mem_write_p <= mem_write_p.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|cond_logic:cl|flip_flop_D_neg:ff0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|data_path:CPU|cond_logic:cl|cond_check:cc
cond[0] => Mux0.IN3
cond[1] => Mux0.IN2
cond[2] => ~NO_FANOUT~
flags[0] => ge.IN0
flags[1] => ~NO_FANOUT~
flags[2] => Mux0.IN5
flags[2] => cond_ex.IN1
flags[3] => ge.IN1
flags[3] => Mux0.IN4
cond_ex <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|instruction_memory:im
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
<<<<<<< HEAD
a[2] => Mux0.IN134
a[2] => Mux1.IN134
a[2] => Mux2.IN134
a[2] => Mux3.IN134
a[2] => Mux4.IN134
a[2] => Mux5.IN134
a[2] => Mux6.IN134
a[2] => Mux7.IN134
a[2] => Mux8.IN134
a[2] => Mux9.IN134
a[2] => Mux10.IN134
a[2] => Mux11.IN134
a[2] => Mux12.IN134
a[2] => Mux13.IN134
a[2] => Mux14.IN134
a[2] => Mux15.IN134
a[2] => Mux16.IN134
a[2] => Mux17.IN134
a[2] => Mux18.IN134
a[2] => Mux19.IN134
a[2] => Mux20.IN134
a[2] => Mux21.IN134
a[2] => Mux22.IN134
a[2] => Mux23.IN134
a[3] => Mux0.IN133
a[3] => Mux1.IN133
a[3] => Mux2.IN133
a[3] => Mux3.IN133
a[3] => Mux4.IN133
a[3] => Mux5.IN133
a[3] => Mux6.IN133
a[3] => Mux7.IN133
a[3] => Mux8.IN133
a[3] => Mux9.IN133
a[3] => Mux10.IN133
a[3] => Mux11.IN133
a[3] => Mux12.IN133
a[3] => Mux13.IN133
a[3] => Mux14.IN133
a[3] => Mux15.IN133
a[3] => Mux16.IN133
a[3] => Mux17.IN133
a[3] => Mux18.IN133
a[3] => Mux19.IN133
a[3] => Mux20.IN133
a[3] => Mux21.IN133
a[3] => Mux22.IN133
a[3] => Mux23.IN133
a[4] => Mux0.IN132
a[4] => Mux1.IN132
a[4] => Mux2.IN132
a[4] => Mux3.IN132
a[4] => Mux4.IN132
a[4] => Mux5.IN132
a[4] => Mux6.IN132
a[4] => Mux7.IN132
a[4] => Mux8.IN132
a[4] => Mux9.IN132
a[4] => Mux10.IN132
a[4] => Mux11.IN132
a[4] => Mux12.IN132
a[4] => Mux13.IN132
a[4] => Mux14.IN132
a[4] => Mux15.IN132
a[4] => Mux16.IN132
a[4] => Mux17.IN132
a[4] => Mux18.IN132
a[4] => Mux19.IN132
a[4] => Mux20.IN132
a[4] => Mux21.IN132
a[4] => Mux22.IN132
a[4] => Mux23.IN132
a[5] => Mux0.IN131
a[5] => Mux1.IN131
a[5] => Mux2.IN131
a[5] => Mux3.IN131
a[5] => Mux4.IN131
a[5] => Mux5.IN131
a[5] => Mux6.IN131
a[5] => Mux7.IN131
a[5] => Mux8.IN131
a[5] => Mux9.IN131
a[5] => Mux10.IN131
a[5] => Mux11.IN131
a[5] => Mux12.IN131
a[5] => Mux13.IN131
a[5] => Mux14.IN131
a[5] => Mux15.IN131
a[5] => Mux16.IN131
a[5] => Mux17.IN131
a[5] => Mux18.IN131
a[5] => Mux19.IN131
a[5] => Mux20.IN131
a[5] => Mux21.IN131
a[5] => Mux22.IN131
a[5] => Mux23.IN131
a[6] => Mux0.IN130
a[6] => Mux1.IN130
a[6] => Mux2.IN130
a[6] => Mux3.IN130
a[6] => Mux4.IN130
a[6] => Mux5.IN130
a[6] => Mux6.IN130
a[6] => Mux7.IN130
a[6] => Mux8.IN130
a[6] => Mux9.IN130
a[6] => Mux10.IN130
a[6] => Mux11.IN130
a[6] => Mux12.IN130
a[6] => Mux13.IN130
a[6] => Mux14.IN130
a[6] => Mux15.IN130
a[6] => Mux16.IN130
a[6] => Mux17.IN130
a[6] => Mux18.IN130
a[6] => Mux19.IN130
a[6] => Mux20.IN130
a[6] => Mux21.IN130
a[6] => Mux22.IN130
a[6] => Mux23.IN130
a[7] => Mux0.IN129
a[7] => Mux1.IN129
a[7] => Mux2.IN129
a[7] => Mux3.IN129
a[7] => Mux4.IN129
a[7] => Mux5.IN129
a[7] => Mux6.IN129
a[7] => Mux7.IN129
a[7] => Mux8.IN129
a[7] => Mux9.IN129
a[7] => Mux10.IN129
a[7] => Mux11.IN129
a[7] => Mux12.IN129
a[7] => Mux13.IN129
a[7] => Mux14.IN129
a[7] => Mux15.IN129
a[7] => Mux16.IN129
a[7] => Mux17.IN129
a[7] => Mux18.IN129
a[7] => Mux19.IN129
a[7] => Mux20.IN129
a[7] => Mux21.IN129
a[7] => Mux22.IN129
a[7] => Mux23.IN129
a[8] => Mux0.IN128
a[8] => Mux1.IN128
a[8] => Mux2.IN128
a[8] => Mux3.IN128
a[8] => Mux4.IN128
a[8] => Mux5.IN128
a[8] => Mux6.IN128
a[8] => Mux7.IN128
a[8] => Mux8.IN128
a[8] => Mux9.IN128
a[8] => Mux10.IN128
a[8] => Mux11.IN128
a[8] => Mux12.IN128
a[8] => Mux13.IN128
a[8] => Mux14.IN128
a[8] => Mux15.IN128
a[8] => Mux16.IN128
a[8] => Mux17.IN128
a[8] => Mux18.IN128
a[8] => Mux19.IN128
a[8] => Mux20.IN128
a[8] => Mux21.IN128
a[8] => Mux22.IN128
a[8] => Mux23.IN128
a[9] => ~NO_FANOUT~
=======
a[2] => Mux0.IN263
a[2] => Mux1.IN263
a[2] => Mux2.IN263
a[2] => Mux3.IN263
a[2] => Mux4.IN263
a[2] => Mux5.IN263
a[2] => Mux6.IN263
a[2] => Mux7.IN263
a[2] => Mux8.IN263
a[2] => Mux9.IN263
a[2] => Mux10.IN263
a[2] => Mux11.IN263
a[2] => Mux12.IN263
a[2] => Mux13.IN263
a[2] => Mux14.IN263
a[2] => Mux15.IN263
a[2] => Mux16.IN263
a[2] => Mux17.IN263
a[2] => Mux18.IN263
a[2] => Mux19.IN263
a[2] => Mux20.IN263
a[2] => Mux21.IN263
a[2] => Mux22.IN263
a[2] => Mux23.IN263
a[3] => Mux0.IN262
a[3] => Mux1.IN262
a[3] => Mux2.IN262
a[3] => Mux3.IN262
a[3] => Mux4.IN262
a[3] => Mux5.IN262
a[3] => Mux6.IN262
a[3] => Mux7.IN262
a[3] => Mux8.IN262
a[3] => Mux9.IN262
a[3] => Mux10.IN262
a[3] => Mux11.IN262
a[3] => Mux12.IN262
a[3] => Mux13.IN262
a[3] => Mux14.IN262
a[3] => Mux15.IN262
a[3] => Mux16.IN262
a[3] => Mux17.IN262
a[3] => Mux18.IN262
a[3] => Mux19.IN262
a[3] => Mux20.IN262
a[3] => Mux21.IN262
a[3] => Mux22.IN262
a[3] => Mux23.IN262
a[4] => Mux0.IN261
a[4] => Mux1.IN261
a[4] => Mux2.IN261
a[4] => Mux3.IN261
a[4] => Mux4.IN261
a[4] => Mux5.IN261
a[4] => Mux6.IN261
a[4] => Mux7.IN261
a[4] => Mux8.IN261
a[4] => Mux9.IN261
a[4] => Mux10.IN261
a[4] => Mux11.IN261
a[4] => Mux12.IN261
a[4] => Mux13.IN261
a[4] => Mux14.IN261
a[4] => Mux15.IN261
a[4] => Mux16.IN261
a[4] => Mux17.IN261
a[4] => Mux18.IN261
a[4] => Mux19.IN261
a[4] => Mux20.IN261
a[4] => Mux21.IN261
a[4] => Mux22.IN261
a[4] => Mux23.IN261
a[5] => Mux0.IN260
a[5] => Mux1.IN260
a[5] => Mux2.IN260
a[5] => Mux3.IN260
a[5] => Mux4.IN260
a[5] => Mux5.IN260
a[5] => Mux6.IN260
a[5] => Mux7.IN260
a[5] => Mux8.IN260
a[5] => Mux9.IN260
a[5] => Mux10.IN260
a[5] => Mux11.IN260
a[5] => Mux12.IN260
a[5] => Mux13.IN260
a[5] => Mux14.IN260
a[5] => Mux15.IN260
a[5] => Mux16.IN260
a[5] => Mux17.IN260
a[5] => Mux18.IN260
a[5] => Mux19.IN260
a[5] => Mux20.IN260
a[5] => Mux21.IN260
a[5] => Mux22.IN260
a[5] => Mux23.IN260
a[6] => Mux0.IN259
a[6] => Mux1.IN259
a[6] => Mux2.IN259
a[6] => Mux3.IN259
a[6] => Mux4.IN259
a[6] => Mux5.IN259
a[6] => Mux6.IN259
a[6] => Mux7.IN259
a[6] => Mux8.IN259
a[6] => Mux9.IN259
a[6] => Mux10.IN259
a[6] => Mux11.IN259
a[6] => Mux12.IN259
a[6] => Mux13.IN259
a[6] => Mux14.IN259
a[6] => Mux15.IN259
a[6] => Mux16.IN259
a[6] => Mux17.IN259
a[6] => Mux18.IN259
a[6] => Mux19.IN259
a[6] => Mux20.IN259
a[6] => Mux21.IN259
a[6] => Mux22.IN259
a[6] => Mux23.IN259
a[7] => Mux0.IN258
a[7] => Mux1.IN258
a[7] => Mux2.IN258
a[7] => Mux3.IN258
a[7] => Mux4.IN258
a[7] => Mux5.IN258
a[7] => Mux6.IN258
a[7] => Mux7.IN258
a[7] => Mux8.IN258
a[7] => Mux9.IN258
a[7] => Mux10.IN258
a[7] => Mux11.IN258
a[7] => Mux12.IN258
a[7] => Mux13.IN258
a[7] => Mux14.IN258
a[7] => Mux15.IN258
a[7] => Mux16.IN258
a[7] => Mux17.IN258
a[7] => Mux18.IN258
a[7] => Mux19.IN258
a[7] => Mux20.IN258
a[7] => Mux21.IN258
a[7] => Mux22.IN258
a[7] => Mux23.IN258
a[8] => Mux0.IN257
a[8] => Mux1.IN257
a[8] => Mux2.IN257
a[8] => Mux3.IN257
a[8] => Mux4.IN257
a[8] => Mux5.IN257
a[8] => Mux6.IN257
a[8] => Mux7.IN257
a[8] => Mux8.IN257
a[8] => Mux9.IN257
a[8] => Mux10.IN257
a[8] => Mux11.IN257
a[8] => Mux12.IN257
a[8] => Mux13.IN257
a[8] => Mux14.IN257
a[8] => Mux15.IN257
a[8] => Mux16.IN257
a[8] => Mux17.IN257
a[8] => Mux18.IN257
a[8] => Mux19.IN257
a[8] => Mux20.IN257
a[8] => Mux21.IN257
a[8] => Mux22.IN257
a[8] => Mux23.IN257
a[9] => Mux0.IN256
a[9] => Mux1.IN256
a[9] => Mux2.IN256
a[9] => Mux3.IN256
a[9] => Mux4.IN256
a[9] => Mux5.IN256
a[9] => Mux6.IN256
a[9] => Mux7.IN256
a[9] => Mux8.IN256
a[9] => Mux9.IN256
a[9] => Mux10.IN256
a[9] => Mux11.IN256
a[9] => Mux12.IN256
a[9] => Mux13.IN256
a[9] => Mux14.IN256
a[9] => Mux15.IN256
a[9] => Mux16.IN256
a[9] => Mux17.IN256
a[9] => Mux18.IN256
a[9] => Mux19.IN256
a[9] => Mux20.IN256
a[9] => Mux21.IN256
a[9] => Mux22.IN256
a[9] => Mux23.IN256
>>>>>>> c9ba90840e60ad14c5f5ff539c15feeba067e3e4
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
rd[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rd[8] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd[9] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rd[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rd[13] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rd[14] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rd[15] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd[16] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd[17] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd[18] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd[19] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd[20] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd[21] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd[22] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd[23] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|data_memory:dm
<<<<<<< HEAD
clk => RAM.we_a.CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[23].CLK
clk => RAM.data_a[22].CLK
clk => RAM.data_a[21].CLK
clk => RAM.data_a[20].CLK
clk => RAM.data_a[19].CLK
clk => RAM.data_a[18].CLK
clk => RAM.data_a[17].CLK
clk => RAM.data_a[16].CLK
clk => RAM.data_a[15].CLK
clk => RAM.data_a[14].CLK
clk => RAM.data_a[13].CLK
clk => RAM.data_a[12].CLK
clk => RAM.data_a[11].CLK
clk => RAM.data_a[10].CLK
clk => RAM.data_a[9].CLK
clk => RAM.data_a[8].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => RAM.WE
a[0] => RAM.waddr_a[0].DATAIN
a[0] => RAM.WADDR
a[0] => RAM.RADDR
a[1] => RAM.waddr_a[1].DATAIN
a[1] => RAM.WADDR1
a[1] => RAM.RADDR1
a[2] => RAM.waddr_a[2].DATAIN
a[2] => RAM.WADDR2
a[2] => RAM.RADDR2
a[3] => RAM.waddr_a[3].DATAIN
a[3] => RAM.WADDR3
a[3] => RAM.RADDR3
a[4] => RAM.waddr_a[4].DATAIN
a[4] => RAM.WADDR4
a[4] => RAM.RADDR4
=======
clk => ~NO_FANOUT~
we => ~NO_FANOUT~
a[0] => Mux0.IN36
a[0] => Mux1.IN36
a[0] => Mux2.IN36
a[0] => Mux3.IN36
a[0] => Mux4.IN36
a[0] => Mux5.IN36
a[0] => Mux6.IN36
a[0] => Mux7.IN36
a[0] => Mux8.IN36
a[0] => Mux9.IN36
a[0] => Mux10.IN36
a[0] => Mux11.IN36
a[0] => Mux12.IN36
a[0] => Mux13.IN36
a[0] => Mux14.IN36
a[0] => Mux15.IN36
a[0] => Mux16.IN36
a[0] => Mux17.IN36
a[0] => Mux18.IN36
a[0] => Mux19.IN36
a[0] => Mux20.IN36
a[0] => Mux21.IN36
a[0] => Mux22.IN36
a[0] => Mux23.IN36
a[1] => Mux0.IN35
a[1] => Mux1.IN35
a[1] => Mux2.IN35
a[1] => Mux3.IN35
a[1] => Mux4.IN35
a[1] => Mux5.IN35
a[1] => Mux6.IN35
a[1] => Mux7.IN35
a[1] => Mux8.IN35
a[1] => Mux9.IN35
a[1] => Mux10.IN35
a[1] => Mux11.IN35
a[1] => Mux12.IN35
a[1] => Mux13.IN35
a[1] => Mux14.IN35
a[1] => Mux15.IN35
a[1] => Mux16.IN35
a[1] => Mux17.IN35
a[1] => Mux18.IN35
a[1] => Mux19.IN35
a[1] => Mux20.IN35
a[1] => Mux21.IN35
a[1] => Mux22.IN35
a[1] => Mux23.IN35
a[2] => Mux0.IN34
a[2] => Mux1.IN34
a[2] => Mux2.IN34
a[2] => Mux3.IN34
a[2] => Mux4.IN34
a[2] => Mux5.IN34
a[2] => Mux6.IN34
a[2] => Mux7.IN34
a[2] => Mux8.IN34
a[2] => Mux9.IN34
a[2] => Mux10.IN34
a[2] => Mux11.IN34
a[2] => Mux12.IN34
a[2] => Mux13.IN34
a[2] => Mux14.IN34
a[2] => Mux15.IN34
a[2] => Mux16.IN34
a[2] => Mux17.IN34
a[2] => Mux18.IN34
a[2] => Mux19.IN34
a[2] => Mux20.IN34
a[2] => Mux21.IN34
a[2] => Mux22.IN34
a[2] => Mux23.IN34
a[3] => Mux0.IN33
a[3] => Mux1.IN33
a[3] => Mux2.IN33
a[3] => Mux3.IN33
a[3] => Mux4.IN33
a[3] => Mux5.IN33
a[3] => Mux6.IN33
a[3] => Mux7.IN33
a[3] => Mux8.IN33
a[3] => Mux9.IN33
a[3] => Mux10.IN33
a[3] => Mux11.IN33
a[3] => Mux12.IN33
a[3] => Mux13.IN33
a[3] => Mux14.IN33
a[3] => Mux15.IN33
a[3] => Mux16.IN33
a[3] => Mux17.IN33
a[3] => Mux18.IN33
a[3] => Mux19.IN33
a[3] => Mux20.IN33
a[3] => Mux21.IN33
a[3] => Mux22.IN33
a[3] => Mux23.IN33
a[4] => Mux0.IN32
a[4] => Mux1.IN32
a[4] => Mux2.IN32
a[4] => Mux3.IN32
a[4] => Mux4.IN32
a[4] => Mux5.IN32
a[4] => Mux6.IN32
a[4] => Mux7.IN32
a[4] => Mux8.IN32
a[4] => Mux9.IN32
a[4] => Mux10.IN32
a[4] => Mux11.IN32
a[4] => Mux12.IN32
a[4] => Mux13.IN32
a[4] => Mux14.IN32
a[4] => Mux15.IN32
a[4] => Mux16.IN32
a[4] => Mux17.IN32
a[4] => Mux18.IN32
a[4] => Mux19.IN32
a[4] => Mux20.IN32
a[4] => Mux21.IN32
a[4] => Mux22.IN32
a[4] => Mux23.IN32
>>>>>>> c9ba90840e60ad14c5f5ff539c15feeba067e3e4
a[5] => ~NO_FANOUT~
a[6] => ~NO_FANOUT~
a[7] => ~NO_FANOUT~
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
<<<<<<< HEAD
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
wd[8] => RAM.data_a[8].DATAIN
wd[8] => RAM.DATAIN8
wd[9] => RAM.data_a[9].DATAIN
wd[9] => RAM.DATAIN9
wd[10] => RAM.data_a[10].DATAIN
wd[10] => RAM.DATAIN10
wd[11] => RAM.data_a[11].DATAIN
wd[11] => RAM.DATAIN11
wd[12] => RAM.data_a[12].DATAIN
wd[12] => RAM.DATAIN12
wd[13] => RAM.data_a[13].DATAIN
wd[13] => RAM.DATAIN13
wd[14] => RAM.data_a[14].DATAIN
wd[14] => RAM.DATAIN14
wd[15] => RAM.data_a[15].DATAIN
wd[15] => RAM.DATAIN15
wd[16] => RAM.data_a[16].DATAIN
wd[16] => RAM.DATAIN16
wd[17] => RAM.data_a[17].DATAIN
wd[17] => RAM.DATAIN17
wd[18] => RAM.data_a[18].DATAIN
wd[18] => RAM.DATAIN18
wd[19] => RAM.data_a[19].DATAIN
wd[19] => RAM.DATAIN19
wd[20] => RAM.data_a[20].DATAIN
wd[20] => RAM.DATAIN20
wd[21] => RAM.data_a[21].DATAIN
wd[21] => RAM.DATAIN21
wd[22] => RAM.data_a[22].DATAIN
wd[22] => RAM.DATAIN22
wd[23] => RAM.data_a[23].DATAIN
wd[23] => RAM.DATAIN23
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
=======
wd[0] => ~NO_FANOUT~
wd[1] => ~NO_FANOUT~
wd[2] => ~NO_FANOUT~
wd[3] => ~NO_FANOUT~
wd[4] => ~NO_FANOUT~
wd[5] => ~NO_FANOUT~
wd[6] => ~NO_FANOUT~
wd[7] => ~NO_FANOUT~
wd[8] => ~NO_FANOUT~
wd[9] => ~NO_FANOUT~
wd[10] => ~NO_FANOUT~
wd[11] => ~NO_FANOUT~
wd[12] => ~NO_FANOUT~
wd[13] => ~NO_FANOUT~
wd[14] => ~NO_FANOUT~
wd[15] => ~NO_FANOUT~
wd[16] => ~NO_FANOUT~
wd[17] => ~NO_FANOUT~
wd[18] => ~NO_FANOUT~
wd[19] => ~NO_FANOUT~
wd[20] => ~NO_FANOUT~
wd[21] => ~NO_FANOUT~
wd[22] => ~NO_FANOUT~
wd[23] => ~NO_FANOUT~
rd[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rd[8] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd[9] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rd[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rd[13] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rd[14] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rd[15] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd[16] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd[17] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd[18] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd[19] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd[20] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd[21] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd[22] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd[23] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
>>>>>>> c9ba90840e60ad14c5f5ff539c15feeba067e3e4


|top|image_memory_controller:image_controller
clk => clk.IN4
we => comb.IN0
we => comb.IN0
we => comb.IN0
we => comb.IN0
a[0] => a[0].IN4
a[1] => a[1].IN4
a[2] => a[2].IN4
a[3] => a[3].IN4
a[4] => a[4].IN4
a[5] => a[5].IN4
a[6] => a[6].IN2
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
wd[0] => wd[0].IN4
wd[1] => wd[1].IN4
wd[2] => wd[2].IN4
wd[3] => wd[3].IN4
wd[4] => wd[4].IN4
wd[5] => wd[5].IN4
wd[6] => wd[6].IN4
wd[7] => wd[7].IN4
rd[0] <= mux_2_x_1:mux3.port3
rd[1] <= mux_2_x_1:mux3.port3
rd[2] <= mux_2_x_1:mux3.port3
rd[3] <= mux_2_x_1:mux3.port3
rd[4] <= mux_2_x_1:mux3.port3
rd[5] <= mux_2_x_1:mux3.port3
rd[6] <= mux_2_x_1:mux3.port3
rd[7] <= mux_2_x_1:mux3.port3


|top|image_memory_controller:image_controller|image_memory2:image1
clk => RAM.we_a.CLK
clk => RAM.waddr_a[15].CLK
clk => RAM.waddr_a[14].CLK
clk => RAM.waddr_a[13].CLK
clk => RAM.waddr_a[12].CLK
clk => RAM.waddr_a[11].CLK
clk => RAM.waddr_a[10].CLK
clk => RAM.waddr_a[9].CLK
clk => RAM.waddr_a[8].CLK
clk => RAM.waddr_a[7].CLK
clk => RAM.waddr_a[6].CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rd[5]~reg0.CLK
clk => rd[6]~reg0.CLK
clk => rd[7]~reg0.CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => rd[0]~reg0.ENA
we => rd[1]~reg0.ENA
we => rd[2]~reg0.ENA
we => rd[3]~reg0.ENA
we => rd[4]~reg0.ENA
we => rd[5]~reg0.ENA
we => rd[6]~reg0.ENA
we => rd[7]~reg0.ENA
we => RAM.WE
a[0] => RAM.waddr_a[0].DATAIN
a[0] => RAM.WADDR
a[0] => RAM.RADDR
a[1] => RAM.waddr_a[1].DATAIN
a[1] => RAM.WADDR1
a[1] => RAM.RADDR1
a[2] => RAM.waddr_a[2].DATAIN
a[2] => RAM.WADDR2
a[2] => RAM.RADDR2
a[3] => RAM.waddr_a[3].DATAIN
a[3] => RAM.WADDR3
a[3] => RAM.RADDR3
a[4] => RAM.waddr_a[4].DATAIN
a[4] => RAM.WADDR4
a[4] => RAM.RADDR4
a[5] => RAM.waddr_a[5].DATAIN
a[5] => RAM.WADDR5
a[5] => RAM.RADDR5
a[6] => RAM.waddr_a[6].DATAIN
a[6] => RAM.WADDR6
a[6] => RAM.RADDR6
a[7] => RAM.waddr_a[7].DATAIN
a[7] => RAM.WADDR7
a[7] => RAM.RADDR7
a[8] => RAM.waddr_a[8].DATAIN
a[8] => RAM.WADDR8
a[8] => RAM.RADDR8
a[9] => RAM.waddr_a[9].DATAIN
a[9] => RAM.WADDR9
a[9] => RAM.RADDR9
a[10] => RAM.waddr_a[10].DATAIN
a[10] => RAM.WADDR10
a[10] => RAM.RADDR10
a[11] => RAM.waddr_a[11].DATAIN
a[11] => RAM.WADDR11
a[11] => RAM.RADDR11
a[12] => RAM.waddr_a[12].DATAIN
a[12] => RAM.WADDR12
a[12] => RAM.RADDR12
a[13] => RAM.waddr_a[13].DATAIN
a[13] => RAM.WADDR13
a[13] => RAM.RADDR13
a[14] => RAM.waddr_a[14].DATAIN
a[14] => RAM.WADDR14
a[14] => RAM.RADDR14
a[15] => RAM.waddr_a[15].DATAIN
a[15] => RAM.WADDR15
a[15] => RAM.RADDR15
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller:image_controller|image_memory2:image2
clk => RAM.we_a.CLK
clk => RAM.waddr_a[15].CLK
clk => RAM.waddr_a[14].CLK
clk => RAM.waddr_a[13].CLK
clk => RAM.waddr_a[12].CLK
clk => RAM.waddr_a[11].CLK
clk => RAM.waddr_a[10].CLK
clk => RAM.waddr_a[9].CLK
clk => RAM.waddr_a[8].CLK
clk => RAM.waddr_a[7].CLK
clk => RAM.waddr_a[6].CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rd[5]~reg0.CLK
clk => rd[6]~reg0.CLK
clk => rd[7]~reg0.CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => rd[0]~reg0.ENA
we => rd[1]~reg0.ENA
we => rd[2]~reg0.ENA
we => rd[3]~reg0.ENA
we => rd[4]~reg0.ENA
we => rd[5]~reg0.ENA
we => rd[6]~reg0.ENA
we => rd[7]~reg0.ENA
we => RAM.WE
a[0] => RAM.waddr_a[0].DATAIN
a[0] => RAM.WADDR
a[0] => RAM.RADDR
a[1] => RAM.waddr_a[1].DATAIN
a[1] => RAM.WADDR1
a[1] => RAM.RADDR1
a[2] => RAM.waddr_a[2].DATAIN
a[2] => RAM.WADDR2
a[2] => RAM.RADDR2
a[3] => RAM.waddr_a[3].DATAIN
a[3] => RAM.WADDR3
a[3] => RAM.RADDR3
a[4] => RAM.waddr_a[4].DATAIN
a[4] => RAM.WADDR4
a[4] => RAM.RADDR4
a[5] => RAM.waddr_a[5].DATAIN
a[5] => RAM.WADDR5
a[5] => RAM.RADDR5
a[6] => RAM.waddr_a[6].DATAIN
a[6] => RAM.WADDR6
a[6] => RAM.RADDR6
a[7] => RAM.waddr_a[7].DATAIN
a[7] => RAM.WADDR7
a[7] => RAM.RADDR7
a[8] => RAM.waddr_a[8].DATAIN
a[8] => RAM.WADDR8
a[8] => RAM.RADDR8
a[9] => RAM.waddr_a[9].DATAIN
a[9] => RAM.WADDR9
a[9] => RAM.RADDR9
a[10] => RAM.waddr_a[10].DATAIN
a[10] => RAM.WADDR10
a[10] => RAM.RADDR10
a[11] => RAM.waddr_a[11].DATAIN
a[11] => RAM.WADDR11
a[11] => RAM.RADDR11
a[12] => RAM.waddr_a[12].DATAIN
a[12] => RAM.WADDR12
a[12] => RAM.RADDR12
a[13] => RAM.waddr_a[13].DATAIN
a[13] => RAM.WADDR13
a[13] => RAM.RADDR13
a[14] => RAM.waddr_a[14].DATAIN
a[14] => RAM.WADDR14
a[14] => RAM.RADDR14
a[15] => RAM.waddr_a[15].DATAIN
a[15] => RAM.WADDR15
a[15] => RAM.RADDR15
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller:image_controller|image_memory2:image3
clk => RAM.we_a.CLK
clk => RAM.waddr_a[15].CLK
clk => RAM.waddr_a[14].CLK
clk => RAM.waddr_a[13].CLK
clk => RAM.waddr_a[12].CLK
clk => RAM.waddr_a[11].CLK
clk => RAM.waddr_a[10].CLK
clk => RAM.waddr_a[9].CLK
clk => RAM.waddr_a[8].CLK
clk => RAM.waddr_a[7].CLK
clk => RAM.waddr_a[6].CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rd[5]~reg0.CLK
clk => rd[6]~reg0.CLK
clk => rd[7]~reg0.CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => rd[0]~reg0.ENA
we => rd[1]~reg0.ENA
we => rd[2]~reg0.ENA
we => rd[3]~reg0.ENA
we => rd[4]~reg0.ENA
we => rd[5]~reg0.ENA
we => rd[6]~reg0.ENA
we => rd[7]~reg0.ENA
we => RAM.WE
a[0] => RAM.waddr_a[0].DATAIN
a[0] => RAM.WADDR
a[0] => RAM.RADDR
a[1] => RAM.waddr_a[1].DATAIN
a[1] => RAM.WADDR1
a[1] => RAM.RADDR1
a[2] => RAM.waddr_a[2].DATAIN
a[2] => RAM.WADDR2
a[2] => RAM.RADDR2
a[3] => RAM.waddr_a[3].DATAIN
a[3] => RAM.WADDR3
a[3] => RAM.RADDR3
a[4] => RAM.waddr_a[4].DATAIN
a[4] => RAM.WADDR4
a[4] => RAM.RADDR4
a[5] => RAM.waddr_a[5].DATAIN
a[5] => RAM.WADDR5
a[5] => RAM.RADDR5
a[6] => RAM.waddr_a[6].DATAIN
a[6] => RAM.WADDR6
a[6] => RAM.RADDR6
a[7] => RAM.waddr_a[7].DATAIN
a[7] => RAM.WADDR7
a[7] => RAM.RADDR7
a[8] => RAM.waddr_a[8].DATAIN
a[8] => RAM.WADDR8
a[8] => RAM.RADDR8
a[9] => RAM.waddr_a[9].DATAIN
a[9] => RAM.WADDR9
a[9] => RAM.RADDR9
a[10] => RAM.waddr_a[10].DATAIN
a[10] => RAM.WADDR10
a[10] => RAM.RADDR10
a[11] => RAM.waddr_a[11].DATAIN
a[11] => RAM.WADDR11
a[11] => RAM.RADDR11
a[12] => RAM.waddr_a[12].DATAIN
a[12] => RAM.WADDR12
a[12] => RAM.RADDR12
a[13] => RAM.waddr_a[13].DATAIN
a[13] => RAM.WADDR13
a[13] => RAM.RADDR13
a[14] => RAM.waddr_a[14].DATAIN
a[14] => RAM.WADDR14
a[14] => RAM.RADDR14
a[15] => RAM.waddr_a[15].DATAIN
a[15] => RAM.WADDR15
a[15] => RAM.RADDR15
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller:image_controller|image_memory2:image4
clk => RAM.we_a.CLK
clk => RAM.waddr_a[15].CLK
clk => RAM.waddr_a[14].CLK
clk => RAM.waddr_a[13].CLK
clk => RAM.waddr_a[12].CLK
clk => RAM.waddr_a[11].CLK
clk => RAM.waddr_a[10].CLK
clk => RAM.waddr_a[9].CLK
clk => RAM.waddr_a[8].CLK
clk => RAM.waddr_a[7].CLK
clk => RAM.waddr_a[6].CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rd[5]~reg0.CLK
clk => rd[6]~reg0.CLK
clk => rd[7]~reg0.CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => rd[0]~reg0.ENA
we => rd[1]~reg0.ENA
we => rd[2]~reg0.ENA
we => rd[3]~reg0.ENA
we => rd[4]~reg0.ENA
we => rd[5]~reg0.ENA
we => rd[6]~reg0.ENA
we => rd[7]~reg0.ENA
we => RAM.WE
a[0] => RAM.waddr_a[0].DATAIN
a[0] => RAM.WADDR
a[0] => RAM.RADDR
a[1] => RAM.waddr_a[1].DATAIN
a[1] => RAM.WADDR1
a[1] => RAM.RADDR1
a[2] => RAM.waddr_a[2].DATAIN
a[2] => RAM.WADDR2
a[2] => RAM.RADDR2
a[3] => RAM.waddr_a[3].DATAIN
a[3] => RAM.WADDR3
a[3] => RAM.RADDR3
a[4] => RAM.waddr_a[4].DATAIN
a[4] => RAM.WADDR4
a[4] => RAM.RADDR4
a[5] => RAM.waddr_a[5].DATAIN
a[5] => RAM.WADDR5
a[5] => RAM.RADDR5
a[6] => RAM.waddr_a[6].DATAIN
a[6] => RAM.WADDR6
a[6] => RAM.RADDR6
a[7] => RAM.waddr_a[7].DATAIN
a[7] => RAM.WADDR7
a[7] => RAM.RADDR7
a[8] => RAM.waddr_a[8].DATAIN
a[8] => RAM.WADDR8
a[8] => RAM.RADDR8
a[9] => RAM.waddr_a[9].DATAIN
a[9] => RAM.WADDR9
a[9] => RAM.RADDR9
a[10] => RAM.waddr_a[10].DATAIN
a[10] => RAM.WADDR10
a[10] => RAM.RADDR10
a[11] => RAM.waddr_a[11].DATAIN
a[11] => RAM.WADDR11
a[11] => RAM.RADDR11
a[12] => RAM.waddr_a[12].DATAIN
a[12] => RAM.WADDR12
a[12] => RAM.RADDR12
a[13] => RAM.waddr_a[13].DATAIN
a[13] => RAM.WADDR13
a[13] => RAM.RADDR13
a[14] => RAM.waddr_a[14].DATAIN
a[14] => RAM.WADDR14
a[14] => RAM.RADDR14
a[15] => RAM.waddr_a[15].DATAIN
a[15] => RAM.WADDR15
a[15] => RAM.RADDR15
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller:image_controller|mux_2_x_1:mux0
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller:image_controller|mux_2_x_1:mux1
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller:image_controller|mux_2_x_1:mux2
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller:image_controller|mux_2_x_1:mux3
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller_process:image_process
clk => clk.IN4
we => comb.IN0
we => comb.IN0
we => comb.IN0
we => comb.IN0
a[0] => a[0].IN4
a[1] => a[1].IN4
a[2] => a[2].IN4
a[3] => a[3].IN4
a[4] => a[4].IN4
a[5] => a[5].IN4
a[6] => a[6].IN2
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
wd[0] => wd[0].IN4
wd[1] => wd[1].IN4
wd[2] => wd[2].IN4
wd[3] => wd[3].IN4
wd[4] => wd[4].IN4
wd[5] => wd[5].IN4
wd[6] => wd[6].IN4
wd[7] => wd[7].IN4
rd[0] <= mux_2_x_1:mux3.port3
rd[1] <= mux_2_x_1:mux3.port3
rd[2] <= mux_2_x_1:mux3.port3
rd[3] <= mux_2_x_1:mux3.port3
rd[4] <= mux_2_x_1:mux3.port3
rd[5] <= mux_2_x_1:mux3.port3
rd[6] <= mux_2_x_1:mux3.port3
rd[7] <= mux_2_x_1:mux3.port3


|top|image_memory_controller_process:image_process|image_memory3:image1
clk => RAM.we_a.CLK
clk => RAM.waddr_a[15].CLK
clk => RAM.waddr_a[14].CLK
clk => RAM.waddr_a[13].CLK
clk => RAM.waddr_a[12].CLK
clk => RAM.waddr_a[11].CLK
clk => RAM.waddr_a[10].CLK
clk => RAM.waddr_a[9].CLK
clk => RAM.waddr_a[8].CLK
clk => RAM.waddr_a[7].CLK
clk => RAM.waddr_a[6].CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rd[5]~reg0.CLK
clk => rd[6]~reg0.CLK
clk => rd[7]~reg0.CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => rd[0]~reg0.ENA
we => rd[1]~reg0.ENA
we => rd[2]~reg0.ENA
we => rd[3]~reg0.ENA
we => rd[4]~reg0.ENA
we => rd[5]~reg0.ENA
we => rd[6]~reg0.ENA
we => rd[7]~reg0.ENA
we => RAM.WE
a[0] => RAM.waddr_a[0].DATAIN
a[0] => RAM.WADDR
a[0] => RAM.RADDR
a[1] => RAM.waddr_a[1].DATAIN
a[1] => RAM.WADDR1
a[1] => RAM.RADDR1
a[2] => RAM.waddr_a[2].DATAIN
a[2] => RAM.WADDR2
a[2] => RAM.RADDR2
a[3] => RAM.waddr_a[3].DATAIN
a[3] => RAM.WADDR3
a[3] => RAM.RADDR3
a[4] => RAM.waddr_a[4].DATAIN
a[4] => RAM.WADDR4
a[4] => RAM.RADDR4
a[5] => RAM.waddr_a[5].DATAIN
a[5] => RAM.WADDR5
a[5] => RAM.RADDR5
a[6] => RAM.waddr_a[6].DATAIN
a[6] => RAM.WADDR6
a[6] => RAM.RADDR6
a[7] => RAM.waddr_a[7].DATAIN
a[7] => RAM.WADDR7
a[7] => RAM.RADDR7
a[8] => RAM.waddr_a[8].DATAIN
a[8] => RAM.WADDR8
a[8] => RAM.RADDR8
a[9] => RAM.waddr_a[9].DATAIN
a[9] => RAM.WADDR9
a[9] => RAM.RADDR9
a[10] => RAM.waddr_a[10].DATAIN
a[10] => RAM.WADDR10
a[10] => RAM.RADDR10
a[11] => RAM.waddr_a[11].DATAIN
a[11] => RAM.WADDR11
a[11] => RAM.RADDR11
a[12] => RAM.waddr_a[12].DATAIN
a[12] => RAM.WADDR12
a[12] => RAM.RADDR12
a[13] => RAM.waddr_a[13].DATAIN
a[13] => RAM.WADDR13
a[13] => RAM.RADDR13
a[14] => RAM.waddr_a[14].DATAIN
a[14] => RAM.WADDR14
a[14] => RAM.RADDR14
a[15] => RAM.waddr_a[15].DATAIN
a[15] => RAM.WADDR15
a[15] => RAM.RADDR15
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller_process:image_process|image_memory3:image2
clk => RAM.we_a.CLK
clk => RAM.waddr_a[15].CLK
clk => RAM.waddr_a[14].CLK
clk => RAM.waddr_a[13].CLK
clk => RAM.waddr_a[12].CLK
clk => RAM.waddr_a[11].CLK
clk => RAM.waddr_a[10].CLK
clk => RAM.waddr_a[9].CLK
clk => RAM.waddr_a[8].CLK
clk => RAM.waddr_a[7].CLK
clk => RAM.waddr_a[6].CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rd[5]~reg0.CLK
clk => rd[6]~reg0.CLK
clk => rd[7]~reg0.CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => rd[0]~reg0.ENA
we => rd[1]~reg0.ENA
we => rd[2]~reg0.ENA
we => rd[3]~reg0.ENA
we => rd[4]~reg0.ENA
we => rd[5]~reg0.ENA
we => rd[6]~reg0.ENA
we => rd[7]~reg0.ENA
we => RAM.WE
a[0] => RAM.waddr_a[0].DATAIN
a[0] => RAM.WADDR
a[0] => RAM.RADDR
a[1] => RAM.waddr_a[1].DATAIN
a[1] => RAM.WADDR1
a[1] => RAM.RADDR1
a[2] => RAM.waddr_a[2].DATAIN
a[2] => RAM.WADDR2
a[2] => RAM.RADDR2
a[3] => RAM.waddr_a[3].DATAIN
a[3] => RAM.WADDR3
a[3] => RAM.RADDR3
a[4] => RAM.waddr_a[4].DATAIN
a[4] => RAM.WADDR4
a[4] => RAM.RADDR4
a[5] => RAM.waddr_a[5].DATAIN
a[5] => RAM.WADDR5
a[5] => RAM.RADDR5
a[6] => RAM.waddr_a[6].DATAIN
a[6] => RAM.WADDR6
a[6] => RAM.RADDR6
a[7] => RAM.waddr_a[7].DATAIN
a[7] => RAM.WADDR7
a[7] => RAM.RADDR7
a[8] => RAM.waddr_a[8].DATAIN
a[8] => RAM.WADDR8
a[8] => RAM.RADDR8
a[9] => RAM.waddr_a[9].DATAIN
a[9] => RAM.WADDR9
a[9] => RAM.RADDR9
a[10] => RAM.waddr_a[10].DATAIN
a[10] => RAM.WADDR10
a[10] => RAM.RADDR10
a[11] => RAM.waddr_a[11].DATAIN
a[11] => RAM.WADDR11
a[11] => RAM.RADDR11
a[12] => RAM.waddr_a[12].DATAIN
a[12] => RAM.WADDR12
a[12] => RAM.RADDR12
a[13] => RAM.waddr_a[13].DATAIN
a[13] => RAM.WADDR13
a[13] => RAM.RADDR13
a[14] => RAM.waddr_a[14].DATAIN
a[14] => RAM.WADDR14
a[14] => RAM.RADDR14
a[15] => RAM.waddr_a[15].DATAIN
a[15] => RAM.WADDR15
a[15] => RAM.RADDR15
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller_process:image_process|image_memory3:image3
clk => RAM.we_a.CLK
clk => RAM.waddr_a[15].CLK
clk => RAM.waddr_a[14].CLK
clk => RAM.waddr_a[13].CLK
clk => RAM.waddr_a[12].CLK
clk => RAM.waddr_a[11].CLK
clk => RAM.waddr_a[10].CLK
clk => RAM.waddr_a[9].CLK
clk => RAM.waddr_a[8].CLK
clk => RAM.waddr_a[7].CLK
clk => RAM.waddr_a[6].CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rd[5]~reg0.CLK
clk => rd[6]~reg0.CLK
clk => rd[7]~reg0.CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => rd[0]~reg0.ENA
we => rd[1]~reg0.ENA
we => rd[2]~reg0.ENA
we => rd[3]~reg0.ENA
we => rd[4]~reg0.ENA
we => rd[5]~reg0.ENA
we => rd[6]~reg0.ENA
we => rd[7]~reg0.ENA
we => RAM.WE
a[0] => RAM.waddr_a[0].DATAIN
a[0] => RAM.WADDR
a[0] => RAM.RADDR
a[1] => RAM.waddr_a[1].DATAIN
a[1] => RAM.WADDR1
a[1] => RAM.RADDR1
a[2] => RAM.waddr_a[2].DATAIN
a[2] => RAM.WADDR2
a[2] => RAM.RADDR2
a[3] => RAM.waddr_a[3].DATAIN
a[3] => RAM.WADDR3
a[3] => RAM.RADDR3
a[4] => RAM.waddr_a[4].DATAIN
a[4] => RAM.WADDR4
a[4] => RAM.RADDR4
a[5] => RAM.waddr_a[5].DATAIN
a[5] => RAM.WADDR5
a[5] => RAM.RADDR5
a[6] => RAM.waddr_a[6].DATAIN
a[6] => RAM.WADDR6
a[6] => RAM.RADDR6
a[7] => RAM.waddr_a[7].DATAIN
a[7] => RAM.WADDR7
a[7] => RAM.RADDR7
a[8] => RAM.waddr_a[8].DATAIN
a[8] => RAM.WADDR8
a[8] => RAM.RADDR8
a[9] => RAM.waddr_a[9].DATAIN
a[9] => RAM.WADDR9
a[9] => RAM.RADDR9
a[10] => RAM.waddr_a[10].DATAIN
a[10] => RAM.WADDR10
a[10] => RAM.RADDR10
a[11] => RAM.waddr_a[11].DATAIN
a[11] => RAM.WADDR11
a[11] => RAM.RADDR11
a[12] => RAM.waddr_a[12].DATAIN
a[12] => RAM.WADDR12
a[12] => RAM.RADDR12
a[13] => RAM.waddr_a[13].DATAIN
a[13] => RAM.WADDR13
a[13] => RAM.RADDR13
a[14] => RAM.waddr_a[14].DATAIN
a[14] => RAM.WADDR14
a[14] => RAM.RADDR14
a[15] => RAM.waddr_a[15].DATAIN
a[15] => RAM.WADDR15
a[15] => RAM.RADDR15
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller_process:image_process|image_memory3:image4
clk => RAM.we_a.CLK
clk => RAM.waddr_a[15].CLK
clk => RAM.waddr_a[14].CLK
clk => RAM.waddr_a[13].CLK
clk => RAM.waddr_a[12].CLK
clk => RAM.waddr_a[11].CLK
clk => RAM.waddr_a[10].CLK
clk => RAM.waddr_a[9].CLK
clk => RAM.waddr_a[8].CLK
clk => RAM.waddr_a[7].CLK
clk => RAM.waddr_a[6].CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rd[5]~reg0.CLK
clk => rd[6]~reg0.CLK
clk => rd[7]~reg0.CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => rd[0]~reg0.ENA
we => rd[1]~reg0.ENA
we => rd[2]~reg0.ENA
we => rd[3]~reg0.ENA
we => rd[4]~reg0.ENA
we => rd[5]~reg0.ENA
we => rd[6]~reg0.ENA
we => rd[7]~reg0.ENA
we => RAM.WE
a[0] => RAM.waddr_a[0].DATAIN
a[0] => RAM.WADDR
a[0] => RAM.RADDR
a[1] => RAM.waddr_a[1].DATAIN
a[1] => RAM.WADDR1
a[1] => RAM.RADDR1
a[2] => RAM.waddr_a[2].DATAIN
a[2] => RAM.WADDR2
a[2] => RAM.RADDR2
a[3] => RAM.waddr_a[3].DATAIN
a[3] => RAM.WADDR3
a[3] => RAM.RADDR3
a[4] => RAM.waddr_a[4].DATAIN
a[4] => RAM.WADDR4
a[4] => RAM.RADDR4
a[5] => RAM.waddr_a[5].DATAIN
a[5] => RAM.WADDR5
a[5] => RAM.RADDR5
a[6] => RAM.waddr_a[6].DATAIN
a[6] => RAM.WADDR6
a[6] => RAM.RADDR6
a[7] => RAM.waddr_a[7].DATAIN
a[7] => RAM.WADDR7
a[7] => RAM.RADDR7
a[8] => RAM.waddr_a[8].DATAIN
a[8] => RAM.WADDR8
a[8] => RAM.RADDR8
a[9] => RAM.waddr_a[9].DATAIN
a[9] => RAM.WADDR9
a[9] => RAM.RADDR9
a[10] => RAM.waddr_a[10].DATAIN
a[10] => RAM.WADDR10
a[10] => RAM.RADDR10
a[11] => RAM.waddr_a[11].DATAIN
a[11] => RAM.WADDR11
a[11] => RAM.RADDR11
a[12] => RAM.waddr_a[12].DATAIN
a[12] => RAM.WADDR12
a[12] => RAM.RADDR12
a[13] => RAM.waddr_a[13].DATAIN
a[13] => RAM.WADDR13
a[13] => RAM.RADDR13
a[14] => RAM.waddr_a[14].DATAIN
a[14] => RAM.WADDR14
a[14] => RAM.RADDR14
a[15] => RAM.waddr_a[15].DATAIN
a[15] => RAM.WADDR15
a[15] => RAM.RADDR15
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[5] <= rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[6] <= rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[7] <= rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller_process:image_process|mux_2_x_1:mux0
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller_process:image_process|mux_2_x_1:mux1
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller_process:image_process|mux_2_x_1:mux2
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|image_memory_controller_process:image_process|mux_2_x_1:mux3
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|io_deco:deco
direction[0] => direction[0].IN1
direction[1] => direction[1].IN1
direction[2] => direction[2].IN1
direction[3] => direction[3].IN1
direction[4] => direction[4].IN1
direction[5] => direction[5].IN1
direction[6] => direction[6].IN1
direction[7] => LessThan0.IN41
direction[7] => LessThan1.IN41
direction[7] => LessThan2.IN41
direction[7] => LessThan3.IN41
direction[7] => LessThan4.IN41
direction[7] => Equal0.IN27
direction[7] => Equal1.IN28
direction[8] => LessThan0.IN40
direction[8] => LessThan1.IN40
direction[8] => LessThan2.IN40
direction[8] => LessThan3.IN40
direction[8] => LessThan4.IN40
direction[8] => Equal0.IN26
direction[8] => Equal1.IN27
direction[9] => LessThan0.IN39
direction[9] => LessThan1.IN39
direction[9] => LessThan2.IN39
direction[9] => LessThan3.IN39
direction[9] => LessThan4.IN39
direction[9] => Equal0.IN25
direction[9] => Equal1.IN26
direction[10] => LessThan0.IN38
direction[10] => LessThan1.IN38
direction[10] => LessThan2.IN38
direction[10] => LessThan3.IN38
direction[10] => LessThan4.IN38
direction[10] => Equal0.IN24
direction[10] => Equal1.IN25
direction[11] => LessThan0.IN37
direction[11] => LessThan1.IN37
direction[11] => LessThan2.IN37
direction[11] => LessThan3.IN37
direction[11] => LessThan4.IN37
direction[11] => Equal0.IN23
direction[11] => Equal1.IN24
direction[12] => LessThan0.IN36
direction[12] => LessThan1.IN36
direction[12] => LessThan2.IN36
direction[12] => LessThan3.IN36
direction[12] => LessThan4.IN36
direction[12] => Equal0.IN22
direction[12] => Equal1.IN23
direction[13] => LessThan0.IN35
direction[13] => LessThan1.IN35
direction[13] => LessThan2.IN35
direction[13] => LessThan3.IN35
direction[13] => LessThan4.IN35
direction[13] => Equal0.IN21
direction[13] => Equal1.IN22
direction[14] => LessThan0.IN34
direction[14] => LessThan1.IN34
direction[14] => LessThan2.IN34
direction[14] => LessThan3.IN34
direction[14] => LessThan4.IN34
direction[14] => Equal0.IN20
direction[14] => Equal1.IN21
direction[15] => LessThan0.IN33
direction[15] => LessThan1.IN33
direction[15] => LessThan2.IN33
direction[15] => LessThan3.IN33
direction[15] => LessThan4.IN33
direction[15] => Equal0.IN19
direction[15] => Equal1.IN20
direction[16] => LessThan0.IN32
direction[16] => LessThan1.IN32
direction[16] => LessThan2.IN32
direction[16] => LessThan3.IN32
direction[16] => LessThan4.IN32
direction[16] => Equal0.IN18
direction[16] => Equal1.IN19
direction[17] => LessThan0.IN31
direction[17] => LessThan1.IN31
direction[17] => LessThan2.IN31
direction[17] => LessThan3.IN31
direction[17] => LessThan4.IN31
direction[17] => Equal0.IN17
direction[17] => Equal1.IN18
direction[18] => LessThan0.IN30
direction[18] => LessThan1.IN30
direction[18] => LessThan2.IN30
direction[18] => LessThan3.IN30
direction[18] => LessThan4.IN30
direction[18] => Equal0.IN16
direction[18] => Equal1.IN17
direction[19] => LessThan0.IN29
direction[19] => LessThan1.IN29
direction[19] => LessThan2.IN29
direction[19] => LessThan3.IN29
direction[19] => LessThan4.IN29
direction[19] => Equal0.IN15
direction[19] => Equal1.IN16
direction[20] => LessThan0.IN28
direction[20] => LessThan1.IN28
direction[20] => LessThan2.IN28
direction[20] => LessThan3.IN28
direction[20] => LessThan4.IN28
direction[20] => Equal0.IN14
direction[20] => Equal1.IN15
direction[21] => LessThan0.IN27
direction[21] => LessThan1.IN27
direction[21] => LessThan2.IN27
direction[21] => LessThan3.IN27
direction[21] => LessThan4.IN27
direction[21] => Equal0.IN13
direction[21] => Equal1.IN14
direction[22] => LessThan0.IN26
direction[22] => LessThan1.IN26
direction[22] => LessThan2.IN26
direction[22] => LessThan3.IN26
direction[22] => LessThan4.IN26
direction[22] => Equal0.IN12
direction[22] => Equal1.IN13
direction[23] => LessThan0.IN25
direction[23] => LessThan1.IN25
direction[23] => LessThan2.IN25
direction[23] => LessThan3.IN25
direction[23] => LessThan4.IN25
direction[23] => Equal0.IN11
direction[23] => Equal1.IN12
mem_enb <= mux_2_x_1:mux0.port3
show_enb <= mux_2_x_1:mux1.port3
show_original_enb <= mux_2_x_1:mux2.port3
original_enb <= mux_2_x_1:mux3.port3
process_enb <= mux_2_x_1:mux4.port3
btn_selecc[0] <= deco_buttons:deco_btn.port1
btn_selecc[1] <= deco_buttons:deco_btn.port1


|top|io_deco:deco|mux_2_x_1:mux0
a[0] => z.DATAA
b[0] => z.DATAB
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|io_deco:deco|mux_2_x_1:mux1
a[0] => z.DATAA
b[0] => z.DATAB
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|io_deco:deco|mux_2_x_1:mux2
a[0] => z.DATAA
b[0] => z.DATAB
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|io_deco:deco|mux_2_x_1:mux3
a[0] => z.DATAA
b[0] => z.DATAB
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|io_deco:deco|mux_2_x_1:mux4
a[0] => z.DATAA
b[0] => z.DATAB
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|io_deco:deco|deco_buttons:deco_btn
direction[0] => Decoder0.IN6
direction[1] => Decoder0.IN5
direction[2] => Decoder0.IN4
direction[3] => Decoder0.IN3
direction[4] => Decoder0.IN2
direction[5] => Decoder0.IN1
direction[6] => Decoder0.IN0
mux_selec[0] <= mux_selec.DB_MAX_OUTPUT_PORT_TYPE
mux_selec[1] <= mux_selec.DB_MAX_OUTPUT_PORT_TYPE


|top|flip_flop_D:ff0
clk => q[0]~reg0.CLK
reset => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
d[0] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|flip_flop_D:ff1
clk => q[0]~reg0.CLK
reset => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
d[0] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|flip_flop_D:ff2
clk => q[0]~reg0.CLK
reset => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
d[0] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_4_x_1:mux0
a[0] => a[0].IN1
b[0] => b[0].IN1
c[0] => c[0].IN1
d[0] => d[0].IN1
selec[0] => selec[0].IN2
selec[1] => selec[1].IN1
z[0] <= mux_2_x_1:mux2.port3


|top|mux_4_x_1:mux0|mux_2_x_1:mux0
a[0] => z.DATAA
b[0] => z.DATAB
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_4_x_1:mux0|mux_2_x_1:mux1
a[0] => z.DATAA
b[0] => z.DATAB
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_4_x_1:mux0|mux_2_x_1:mux2
a[0] => z.DATAA
b[0] => z.DATAB
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_2_x_1:mux1
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_2_x_1:mux2
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
a[18] => z.DATAA
a[19] => z.DATAA
a[20] => z.DATAA
a[21] => z.DATAA
a[22] => z.DATAA
a[23] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
b[18] => z.DATAB
b[19] => z.DATAB
b[20] => z.DATAB
b[21] => z.DATAB
b[22] => z.DATAB
b[23] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|flip_flop_D:ff3
clk => q[0]~reg0.CLK
reset => q.OUTPUTSELECT
enb => q.OUTPUTSELECT
d[0] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|VGA:vga
clk => clk.IN1
reset => d_reset.IN1
vga_hs <= ControllerSync:VGASync.port2
vga_vs <= ControllerSync:VGASync.port3
vga_blank_n <= ControllerSync:VGASync.port6
clockVGA <= clockVGA.DB_MAX_OUTPUT_PORT_TYPE
counter_out <= counter_out.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= vga_mem_map:map.port2
out[1] <= vga_mem_map:map.port2
out[2] <= vga_mem_map:map.port2
out[3] <= vga_mem_map:map.port2
out[4] <= vga_mem_map:map.port2
out[5] <= vga_mem_map:map.port2
out[6] <= vga_mem_map:map.port2
out[7] <= vga_mem_map:map.port2
out[8] <= vga_mem_map:map.port2
out[9] <= vga_mem_map:map.port2
out[10] <= vga_mem_map:map.port2
out[11] <= vga_mem_map:map.port2
out[12] <= vga_mem_map:map.port2
out[13] <= vga_mem_map:map.port2
out[14] <= vga_mem_map:map.port2
out[15] <= vga_mem_map:map.port2
out[16] <= vga_mem_map:map.port2
out[17] <= vga_mem_map:map.port2


|top|VGA:vga|ClkDivisor:VGAClkDivisor
clock => counter.CLK
clock => clk25Mhz~reg0.CLK
clk25Mhz <= clk25Mhz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|VGA:vga|ControllerSync:VGASync
clock => vCounter[0]~reg0.CLK
clock => vCounter[1]~reg0.CLK
clock => vCounter[2]~reg0.CLK
clock => vCounter[3]~reg0.CLK
clock => vCounter[4]~reg0.CLK
clock => vCounter[5]~reg0.CLK
clock => vCounter[6]~reg0.CLK
clock => vCounter[7]~reg0.CLK
clock => vCounter[8]~reg0.CLK
clock => vCounter[9]~reg0.CLK
clock => hCounter[0]~reg0.CLK
clock => hCounter[1]~reg0.CLK
clock => hCounter[2]~reg0.CLK
clock => hCounter[3]~reg0.CLK
clock => hCounter[4]~reg0.CLK
clock => hCounter[5]~reg0.CLK
clock => hCounter[6]~reg0.CLK
clock => hCounter[7]~reg0.CLK
clock => hCounter[8]~reg0.CLK
clock => hCounter[9]~reg0.CLK
reset => vCounter[0]~reg0.ACLR
reset => vCounter[1]~reg0.ACLR
reset => vCounter[2]~reg0.ACLR
reset => vCounter[3]~reg0.ACLR
reset => vCounter[4]~reg0.ACLR
reset => vCounter[5]~reg0.ACLR
reset => vCounter[6]~reg0.ACLR
reset => vCounter[7]~reg0.ACLR
reset => vCounter[8]~reg0.ACLR
reset => vCounter[9]~reg0.ACLR
reset => hCounter[0]~reg0.ACLR
reset => hCounter[1]~reg0.ACLR
reset => hCounter[2]~reg0.ACLR
reset => hCounter[3]~reg0.ACLR
reset => hCounter[4]~reg0.ACLR
reset => hCounter[5]~reg0.ACLR
reset => hCounter[6]~reg0.ACLR
reset => hCounter[7]~reg0.ACLR
reset => hCounter[8]~reg0.ACLR
reset => hCounter[9]~reg0.ACLR
hSync <= hSync.DB_MAX_OUTPUT_PORT_TYPE
vSync <= vSync.DB_MAX_OUTPUT_PORT_TYPE
hCounter[0] <= hCounter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hCounter[1] <= hCounter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hCounter[2] <= hCounter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hCounter[3] <= hCounter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hCounter[4] <= hCounter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hCounter[5] <= hCounter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hCounter[6] <= hCounter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hCounter[7] <= hCounter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hCounter[8] <= hCounter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hCounter[9] <= hCounter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vCounter[0] <= vCounter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vCounter[1] <= vCounter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vCounter[2] <= vCounter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vCounter[3] <= vCounter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vCounter[4] <= vCounter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vCounter[5] <= vCounter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vCounter[6] <= vCounter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vCounter[7] <= vCounter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vCounter[8] <= vCounter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vCounter[9] <= vCounter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vidOn <= vidOn.DB_MAX_OUTPUT_PORT_TYPE
refreshDraw <= refreshDraw.DB_MAX_OUTPUT_PORT_TYPE


|top|VGA:vga|vga_mem_map:map
hCounter[0] => Add0.IN36
hCounter[1] => Add0.IN35
hCounter[2] => Add0.IN34
hCounter[3] => Add0.IN33
hCounter[4] => Add0.IN32
hCounter[5] => Add0.IN31
hCounter[6] => Add0.IN30
hCounter[7] => Add0.IN29
hCounter[8] => Add0.IN28
hCounter[9] => ~NO_FANOUT~
vCounter[0] => Mult0.IN17
vCounter[1] => Mult0.IN16
vCounter[2] => Mult0.IN15
vCounter[3] => Mult0.IN14
vCounter[4] => Mult0.IN13
vCounter[5] => Mult0.IN12
vCounter[6] => Mult0.IN11
vCounter[7] => Mult0.IN10
vCounter[8] => Mult0.IN9
vCounter[9] => ~NO_FANOUT~
out[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|top|offset_image_mem:offset
address[0] => process_image_address[0].DATAIN
address[0] => original_image_adress[0].DATAIN
address[1] => process_image_address[1].DATAIN
address[1] => original_image_adress[1].DATAIN
address[2] => process_image_address[2].DATAIN
address[2] => original_image_adress[2].DATAIN
address[3] => Add0.IN42
address[3] => Add1.IN42
address[4] => Add0.IN41
address[4] => Add1.IN41
address[5] => Add0.IN40
address[5] => Add1.IN40
address[6] => Add0.IN39
address[6] => Add1.IN39
address[7] => Add0.IN38
address[7] => Add1.IN38
address[8] => Add0.IN37
address[8] => Add1.IN37
address[9] => Add0.IN36
address[9] => Add1.IN36
address[10] => Add0.IN35
address[10] => Add1.IN35
address[11] => Add0.IN34
address[11] => Add1.IN34
address[12] => Add0.IN33
address[12] => Add1.IN33
address[13] => Add0.IN32
address[13] => Add1.IN32
address[14] => Add0.IN31
address[14] => Add1.IN31
address[15] => Add0.IN30
address[15] => Add1.IN30
address[16] => Add0.IN29
address[16] => Add1.IN29
address[17] => Add0.IN28
address[17] => Add1.IN28
address[18] => Add0.IN27
address[18] => Add1.IN27
address[19] => Add0.IN26
address[19] => Add1.IN26
address[20] => Add0.IN25
address[20] => Add1.IN25
address[21] => Add0.IN24
address[21] => Add1.IN24
address[22] => Add0.IN23
address[22] => Add1.IN23
address[23] => Add0.IN22
address[23] => Add1.IN22
original_image_adress[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
original_image_adress[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
process_image_address[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
process_image_address[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
process_image_address[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
process_image_address[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_2_x_1:mux4
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_2_x_1:mux7
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
a[8] => z.DATAA
a[9] => z.DATAA
a[10] => z.DATAA
a[11] => z.DATAA
a[12] => z.DATAA
a[13] => z.DATAA
a[14] => z.DATAA
a[15] => z.DATAA
a[16] => z.DATAA
a[17] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
b[8] => z.DATAB
b[9] => z.DATAB
b[10] => z.DATAB
b[11] => z.DATAB
b[12] => z.DATAB
b[13] => z.DATAB
b[14] => z.DATAB
b[15] => z.DATAB
b[16] => z.DATAB
b[17] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_2_x_1:mux5
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_2_x_1:mux8
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_2_x_1:mux6
a[0] => z.DATAA
a[1] => z.DATAA
a[2] => z.DATAA
a[3] => z.DATAA
a[4] => z.DATAA
a[5] => z.DATAA
a[6] => z.DATAA
a[7] => z.DATAA
b[0] => z.DATAB
b[1] => z.DATAB
b[2] => z.DATAB
b[3] => z.DATAB
b[4] => z.DATAB
b[5] => z.DATAB
b[6] => z.DATAB
b[7] => z.DATAB
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
s => z.OUTPUTSELECT
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE


