-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
-- Date        : Wed Feb 14 15:29:40 2018
-- Host        : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_blk_mem_gen_0_0_sim_netlist.vhdl
-- Design      : design_1_blk_mem_gen_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku040-ffva1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 25 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    DOUTADOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTPADOUTP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[16]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[17]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[18]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[19]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[20]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[21]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[22]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[23]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[24]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[25]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[26]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[27]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[28]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[29]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[30]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[31]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair1";
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(4),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe,
      O => douta(4)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(5),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe,
      O => douta(5)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(6),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe,
      O => douta(6)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(7),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I2 => sel_pipe,
      O => douta(7)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTPADOUTP(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe,
      O => douta(8)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      I2 => sel_pipe,
      O => douta(9)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1),
      I2 => sel_pipe,
      O => douta(10)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2),
      I2 => sel_pipe,
      O => douta(11)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3),
      I2 => sel_pipe,
      O => douta(12)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4),
      I2 => sel_pipe,
      O => douta(13)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5),
      I2 => sel_pipe,
      O => douta(14)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6),
      I2 => sel_pipe,
      O => douta(15)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7),
      I2 => sel_pipe,
      O => douta(16)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      I2 => sel_pipe,
      O => douta(17)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0),
      I2 => sel_pipe,
      O => douta(18)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1),
      I2 => sel_pipe,
      O => douta(19)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2),
      I2 => sel_pipe,
      O => douta(20)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3),
      I2 => sel_pipe,
      O => douta(21)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4),
      I2 => sel_pipe,
      O => douta(22)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5),
      I2 => sel_pipe,
      O => douta(23)
    );
\douta[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(6),
      I2 => sel_pipe,
      O => douta(24)
    );
\douta[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(7),
      I2 => sel_pipe,
      O => douta(25)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe,
      O => douta(0)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(1),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe,
      O => douta(1)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(2),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe,
      O => douta(2)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(3),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe,
      O => douta(3)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4117D1543419D5954116D17436355CDCD8D06424645A8642464AA00112700860",
      INIT_01 => X"1543415D736355CDCD8D06424645A8642464AA117D14416754D3565CD8D467D6",
      INIT_02 => X"8D550D8D14340919091909192AAA1496A54D067D655045B45D0D8D467D64117D",
      INIT_03 => X"294090904147F183402450016D3155419C5B553634116D10427D6315544119E5",
      INIT_04 => X"D07422A9254200A99208A450022A494200A2602A2580A99217DF758C24502898",
      INIT_05 => X"B5B5CB4B1E79817601E608D81340EB921B84CB9295D89F5A2447968534912745",
      INIT_06 => X"9D5A953625F5A55B615D5A153540B4BE17D8F853627968911F605349102B6B9D",
      INIT_07 => X"91411B91554C0030A28AA6628AA618A2A9A28AA4A2A828AA91A606A2A8A9AA0A",
      INIT_08 => X"DDDDDDC5D5150659A44644244E15345391411B914D411F515260D12450453453",
      INIT_09 => X"C6A50056D50154D0984894F85348245254FA7168245114F853482450F413DDDD",
      INIT_0A => X"0AC2450037754754714755E5541F0E6E441115F4555FC66441115F457F7C949F",
      INIT_0B => X"1230075542481C5520907D548900430860C04800060C0480C0560400988860D0",
      INIT_0C => X"0242A2898A88A208AA26A282A89A228B22A89A8A10F1817DA8480860D1310122",
      INIT_0D => X"9426066A594840C043D582201183462955E5E5AA485B6AA84891C2451C5A9489",
      INIT_0E => X"8860D9251183248940270914E3183A4A4860C922DB09024518060E9293183649",
      INIT_0F => X"0E104385020860D1A855B94C524B2A609140432CA90860D010C8330C10982451",
      INIT_10 => X"10E4103010E000E1320860D1ACB2A40914043B0318343040A3550D9955110301",
      INIT_11 => X"4B43D59604425211834460914541C5160402521183406091415B454B0301A035",
      INIT_12 => X"57D151360E260D160C0DF84060D0A22460455D150141E5160482521183486091",
      INIT_13 => X"14841452903004D60914D909C8D990AC8E590AD9EF90C582B982758234501164",
      INIT_14 => X"57BDB901F377557D7D4591E9D484641966254440040D0DD11444174452105E11",
      INIT_15 => X"C60669648050988860D255B96E50182723183496A4620108183A531836531832",
      INIT_16 => X"4C6A90BEBC7E7C3E3C45500904E1834000D01015FF401D0052141F514840C7D0",
      INIT_17 => X"55B2D015504C56551804455318340F112103FF5D5031015585F41443C3D01550",
      INIT_18 => X"0F0D0D567E6D7D8BC2F45F6A02250AE86E42E111C60CB218340C5502413C7940",
      INIT_19 => X"0D0040D10860D0B7940070B4B557D5561832C3C1D501B50106D50D42554C4151",
      INIT_1A => X"0D01567E6D7D8BC2F45F6A02250BE87E43E111C60CB218340D5502413C664155",
      INIT_1B => X"D3F10344118342DD5001C2D2955E555460CB0FC7D4190106D50D42554041510F",
      INIT_1C => X"F2422A8F2426ABBDF3D2AA689ABD67D23CBD829F6063D80801F6048504F57D17",
      INIT_1D => X"70E79D591A137D204DE1183664105246A60D990414912063A4D832AFAF242299",
      INIT_1E => X"48659544147F799C570518344A8A6A82480239D54E79D59D105360A6A4831395",
      INIT_1F => X"ACADB1B2C2E28460E4756CE4860D023D274E183465191111051FDE65767C1834",
      INIT_20 => X"06A5F2111F06245443816B555DA853499AA57D3E614D073D3F2B016D166442D0",
      INIT_21 => X"55D0F425113F1535F5B6FD7D35B4614D1159E0F40EB2B2B6C6CB0B8B8A018346",
      INIT_22 => X"A60797FD1E50872195F5F85347DB4124843D0653129115114041342417183406",
      INIT_23 => X"6797A7D456D40EB21014054D502D9356944F444460C4535AE7577D5B61817D1F",
      INIT_24 => X"C54D597D4DB4455C53644418347145590007389850183460717FF1C5DC795F71",
      INIT_25 => X"0555D0AA559E5163014C559211734D5F5596D173496E559A9173457D559E514C",
      INIT_26 => X"14C47445011D114447445211D114845555D0505044343D02DD116A411111A5B9",
      INIT_27 => X"184000005424150D0D434343410D010A039CC3802430955F64542842E1B74191",
      INIT_28 => X"96B795B794B0E2C6C02797079630716322009555445564419144610100555410",
      INIT_29 => X"F2F28DF24CF20E19B1D01555D074195F5596D15410504E94845D0BC542442A07",
      INIT_2A => X"A71B970B87866C71482F575B9010DD116242F445893D1115199BB6A6D1A90548",
      INIT_2B => X"D655B9551A901A955F32B3955589625550624044518955B90556F406CDAAF32B",
      INIT_2C => X"55B4116A5715404115B4116A571530D6253D6A53D6253D6A4537951F54C66552",
      INIT_2D => X"148D040F5F052A48E71685B4A7568D412ACDB946E58C0D115754037777777048",
      INIT_2E => X"409809115D5A818060B445716A18060182D115F5A060182D105D5A0980D105F5",
      INIT_2F => X"C85F6750115149060D1F575B90125101241599AA15110524101502445054C691",
      INIT_30 => X"C50B5890740E0DD574177D000D5F640D04D5D45B544034455D5C0DC9B96F1F54",
      INIT_31 => X"FD9534227E555D85883D60BD81F603D351C106E6685017BD311225348951D505",
      INIT_32 => X"6E0C3036C7018353AD03C3756A546FAA65FA664FA259B9054FD351D0DF57D00A",
      INIT_33 => X"FFFFFC001F541D51505584C504C7BD21FEF487DDD314C521497D5995F51F142E",
      INIT_34 => X"57D4D7D495B457D455D6D5D04F56A576A41F6715D715371537153794CAAAAA87",
      INIT_35 => X"FC537C5B505B535B535B535B535B535B535B5153497D253535353535353535B4",
      INIT_36 => X"3D03D01C57417D15B6C585D0002FF5B7C5350009DD7D315D4D5D417D757D714B",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 2) => B"00000000000000",
      DINADIN(1 downto 0) => dina(1 downto 0),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 2) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTADOUT_UNCONNECTED\(15 downto 2),
      DOUTADOUT(1 downto 0) => douta(1 downto 0),
      DOUTBDOUT(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => sleep,
      WEA(1) => '0',
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D214D202002000200020200002002000200020000020C20D0D0CFF20E0C0C107",
      INIT_01 => X"202017EB171020204D202007E0170020202007FF070020204D204D200204D204",
      INIT_02 => X"0020002000002027D2272020205021D10204D20302000204D204D202017D4271",
      INIT_03 => X"0020204D20402000204D204D200204D204D214D2020020002000202000020020",
      INIT_04 => X"1D0204D202017D0271020202017E8171020204D204D202007E9170202007F007",
      INIT_05 => X"0002020204D204D200204D20200200020002000200020002000000004020D021",
      INIT_06 => X"27C3372020204D204D202027D827220201017DB271100200202020200007E117",
      INIT_07 => X"20000002000200022022022FF700004D20D00004D20D2037CE37300200202020",
      INIT_08 => X"00200000000200000000000200000000020002FF1020C0E00004D20100000000",
      INIT_09 => X"1200D12020000000000000000002000000000200000000000020000000000000",
      INIT_0A => X"2041012EF041022007D3271217DC27111020207E8171007F2070020200D1200D",
      INIT_0B => X"C100410D10C100410D1051029020512902051029020612902061200610410220",
      INIT_0C => X"17E61700B1017E2171107EB17100020200B129027F907002020020C100410D10",
      INIT_0D => X"27CF3712077D92712077D32711077ED1711077E81710077F20777020B1200B10",
      INIT_0E => X"0002000000000000000000000000000000070029020000000000000000001201",
      INIT_0F => X"0200200207E117877777200000208F0200000000002000000000002007000000",
      INIT_10 => X"0200200207D127872000200207D5278772000004D20200200200207ED1787200",
      INIT_11 => X"07070707070708D7C3378772017008070020200020200020204D077DD2787200",
      INIT_12 => X"072000037B8473600004D200072000037CE373C00004D200E00807E107070707",
      INIT_13 => X"107F907723F207B64777260707B7478000907D04072000047B2474000004D200",
      INIT_14 => X"78702087077FA0787072076F087F9078702087077FC0787709FF0EF0B07207F1",
      INIT_15 => X"8000400004D2008020E17FD0707F60707F60707FD077F907B00807E12FF07F10",
      INIT_16 => X"0004D08010008020500004D0801000800080002902C0080000D018E00004D200",
      INIT_17 => X"20202020307DF2777100000B07D32777001000307D6277710000020200E12000",
      INIT_18 => X"0000000000000000200E10229027D4271112700120B00004D207E72788871000",
      INIT_19 => X"0200200000000000000000000021800000000000000002000000000000000210",
      INIT_1A => X"02020077CE37111270017DA27111111270010007C00004D207D9271117710000",
      INIT_1B => X"000011205300000000000000080E120200E10002902C00120D00004D20002020",
      INIT_1C => X"70100004D001000000000000700004D20030A00004D00100070D00004D001000",
      INIT_1D => X"30100004D00100070500004D001000010170000A00004D20030D00004D001000",
      INIT_1E => X"004D200200E10000000020600004D200200E1200E1200E120D0000E00004D201",
      INIT_1F => X"0E10170120E10170170020600004D20000010020B0077E727710700000000F00",
      INIT_20 => X"4D200200E100020400004D200488F8890780A010800001000100010080E12020",
      INIT_21 => X"108000001080E120200E1010120E10101A0020A00004D20000000000000A0000",
      INIT_22 => X"0220010003018400004D20017F00004D20077F807877201A8886888F0D888010",
      INIT_23 => X"20002010002000290260010007018800004D20017300004D2000201000200029",
      INIT_24 => X"00017077F1078772012120110020102902A001000B018C00004D20017700004D",
      INIT_25 => X"77FF078772012029020010290200102902001002FF7020D00004D20000100001",
      INIT_26 => X"000000020000000000A00070007290200002902000029020007077FA17877000",
      INIT_27 => X"077F5178877707100080E1502801020900004D20000200000000000002000000",
      INIT_28 => X"700010000100001011080E170207F087077F61788773087077F8178877208087",
      INIT_29 => X"1A7F0F17F0078887612E7F70700208077E4178770005BA06077FA17870001307",
      INIT_2A => X"018100004D20077F107870202020800A00004D00120B00004D00150E00004D00",
      INIT_2B => X"2B1012000000000002020600007018800004D2000020C0077F80772020F00000",
      INIT_2C => X"100E17F31788877711C1080207F080208700107C07D627877100080E120FF080",
      INIT_2D => X"7F01711117000C100B100C100B100C100B1020270720C000807E1100004D2020",
      INIT_2E => X"F11788811C1A048777206F1080209707907F10788770080E120DF08020770710",
      INIT_2F => X"77777122F08020D707607F71770070790000A07FC177030C00004D200E160007",
      INIT_30 => X"0710000710070200400004D0D13700004D200E1777072C000807E1107E717888",
      INIT_31 => X"80E122F080F770707D107C17C237122C103D15A07CA371118832217700071000",
      INIT_32 => X"00004D0D10E15407ED1788877197F517880B87772BF1080977077FA178877700",
      INIT_33 => X"21F080120204D20D20500004D200D17FC0788881E100D1206077077EB1777020",
      INIT_34 => X"000610070200300004D0D13600004D200E1777072B000807E1007EA178877777",
      INIT_35 => X"21F0800770707D107C17C137122C103D15907C93711188322177000610000610",
      INIT_36 => X"0004D0D10E15307E01788787F517880A87772AF1080977077FB17887770080E1",
      INIT_37 => X"1200D120204D20D20500004D200D17FD0788881E100D1206177077EC17770200",
      INIT_38 => X"0C120B12902000B12902000B129020020807B129027F01770870FF77FB07877B",
      INIT_39 => X"B1002000000000B100200000000A0B10B10B1C000000000000000C10000C1000",
      INIT_3A => X"000004D22002582230200200000900B1000B1000B1000BB100B1002000000000",
      INIT_3B => X"2F0B102F07F1070200B020B12F0208022002FA0C00004D220025822302002000",
      INIT_3C => X"00004120B102F0200B102F07FC0702008223020022100000000000A020B10020",
      INIT_3D => X"100100000707082230202300200277E21710D07700004D201000010000000100",
      INIT_3E => X"002F200200004D200002000012020082230202300200277E6171101010004D20",
      INIT_3F => X"09100910910091091009100002700004D0207E91791B12C0000004D20220B102",
      INIT_40 => X"07001077DC278B107D07DF2781E1030780D1F0C1FB07DF278771707108031502",
      INIT_41 => X"027DB277B123008707FF507DA27877717017A12A701F7007CE3702037C937327",
      INIT_42 => X"87307727001000080E10C1209100910910091091009100B101002E00004D2029",
      INIT_43 => X"77CF3788C1080070870780D1F77CC377C17C73771C17CA37817C53780047CE37",
      INIT_44 => X"E4788B10807077CA47802202020087077C747887B1080008070A00004D200170",
      INIT_45 => X"0229027AC57B1B1D07AE578841E10010077B8477B1047B64747B12FF0807017C",
      INIT_46 => X"070870FF023172400004D1207A757742F0317A557C107AD574529027A85757B1",
      INIT_47 => X"717E9173037E1178607007080E10C12807FD17702207A25777000D1000007205",
      INIT_48 => X"800021A1B1000700020600004D2029027E317B1B1307E5170E107E2177C17EF1",
      INIT_49 => X"0077720777F77E917802AF08700747EE17802508707F00004D207E8178777710",
      INIT_4A => X"7777D7ED1787702155077E417777D7E3178770215B077EA17777D7E917871215",
      INIT_4B => X"8877777A108000003777D7D12787702129177E827777D7E7278770215F077EE1",
      INIT_4C => X"777A108010802080020801080F0080191A1087077E917880870087070077ED17",
      INIT_4D => X"077E4278A1087077E8278A1087077EB278A1087077EE278A1087077EC2787777",
      INIT_4E => X"0201A0091203A0205A01912297077F307190770800F008002A1691A108070087",
      INIT_4F => X"2FA10802020202020508000800A0800080FF080008030800080080108020200A",
      INIT_50 => X"020D0422077777077ED277777270080707C708707C07ED2788887777777C0080",
      INIT_51 => X"7070917F9070917FB0709120F000709AF232027FA07F087FC07091087FF07091",
      INIT_52 => X"7777D7ED17877708008070807210077F51787A12010FB07708000008003A127F",
      INIT_53 => X"3100310006103100061031000610828181081B022B7077EA1788A10807077EE1",
      INIT_54 => X"7DF2788910087077DB2783120087072007D72771C17D82791207DD2788777100",
      INIT_55 => X"0051004100510041005108281810812E700180EA107F77DC2788008007008707",
      INIT_56 => X"77037E51788008707807E0177777E51788777779110802CA19131111F0910041",
      INIT_57 => X"E1107077E517777707ED17888027A77777F1912AA191E7777077E8177ED17777",
      INIT_58 => X"F07200077F107200077F407200077F607872007F707187FA0720027E31777780",
      INIT_59 => X"777EE17887007E61777E81777F417887017F607887017FE0777FC0720028077F",
      INIT_5A => X"006F0917FF07787F50770912C8F087077FA0777E0280707070707070708E7E22",
      INIT_5B => X"877100008008021020001020000D1200017DF271117E9171007E717100020102",
      INIT_5C => X"902000870077DF271180290212902000870477D627118002902100870A77DB27",
      INIT_5D => X"72D102902000870477D12711181290202902000870A77D827111829020290212",
      INIT_5E => X"00208277EB17111187770202000200208290277732417BB57743077CD4711737",
      INIT_5F => X"028170E2107F77FB178777102002082F02F700EA107F77E41788870072020002",
      INIT_60 => X"807217FF07787F30777EE02C8F087077F80777D0280708F7F90770F187FD0720",
      INIT_61 => X"FB0712BF77F707887D08021A02A7F77F2078877F1F10801027F77F307D080210",
      INIT_62 => X"20131F20807310707008F7D0377F0F17D4378711207DB27211077717F6070027",
      INIT_63 => X"B107077D527880110B107077D927187711000B1029020B129020B129020B1000",
      INIT_64 => X"2000B100002000B100007207E017887770B10000201310F2031077D027880110",
      INIT_65 => X"181019119122274025002600004D2000D00080E1102031077EF1777000B10000",
      INIT_66 => X"11F0F17F017B111217F3177F4177FB1770A7F30777F50777F607081082201810",
      INIT_67 => X"1F1F1F1F1F100000F7F3072007F407000720E777007F3177007F217F0F17F917",
      INIT_68 => X"D07887FF0C7F2072F07F4072007F6072007F8072007F807D18333333333338DF",
      INIT_69 => X"07FF072007F10720607F207007F5072007F6077E17F8078871E1007FB077B17F",
      INIT_6A => X"72007F0072007F107007F207007F6072007F8072007FA072007FC072007FC070",
      INIT_6B => X"13107FF073107F2072007F4072007F6072007F8072007FA072007FC072007FE0",
      INIT_6C => X"107F0072008118F11217F20721F7F6072007F8072007F8073117FA07318118F3",
      INIT_6D => X"0FF28F7FF58207F07F207007F307007F5070181108F11200D8118F11117FC071",
      INIT_6E => X"000000000000000000000000000000000000000000000000000000000000028F",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 4) => B"0000000000000000000000000000",
      DINADIN(3 downto 0) => dina(3 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 4) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => douta(3 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"02222204440000000000C02311111018030080C0030088000000000000000800",
      INITP_01 => X"000001C02010C000300000C00600000C0000000000000088C00600180040600C",
      INITP_02 => X"892248081010212021A0303001818021080000000000000000000000030A1000",
      INITP_03 => X"0020000C0805EA3F5345A8D4000A940030180C06030180843086060020600224",
      INITP_04 => X"98430430240062100062100062108A0000028004000011000020002001000100",
      INITP_05 => X"0098013002600022000080000022220048002618618C82660018031800603682",
      INITP_06 => X"0EC000102010420010C006000084300000000008000000010000100C00210C00",
      INITP_07 => X"4020420000860004002002001084420020004000210010002000108008001000",
      INITP_08 => X"0000204420420000204420420401114200081010421000108081084948000020",
      INITP_09 => X"18100A010000000000000200000003002000000000C200000080000020440042",
      INITP_0A => X"EC00042210086021108180090810810854C09404600818040000052818003020",
      INITP_0B => X"0982261109810044C1440C089801182264044444420814009300A06081300118",
      INITP_0C => X"60122109808941810924C08C10610600262044C1126000104100849085040A60",
      INITP_0D => X"0804401301128302024980C10610600262044C1126000104100809005040A600",
      INITP_0E => X"1030220405080200040100121086200080020004940004104402010008180CC1",
      INITP_0F => X"448910200652000801000000800182000001000308000000088040C020000220",
      INIT_00 => X"4000008280006143020100000000000000000000FF0300000000000000000267",
      INIT_01 => X"0120002E20200000002120000061600060808000600002010000004140000042",
      INIT_02 => X"200000200000FFFE0000004040002000C0202000D62020000020000120200022",
      INIT_03 => X"200000200000FFFE0000004040002000A020200000200000FFFF000000004000",
      INIT_04 => X"20200069202000FE002000FE202000752020008120200000200000FFFE000000",
      INIT_05 => X"00424000008280006143020100200000FFFE0000004040002000FE002000FDFE",
      INIT_06 => X"0084012000902020000000212000006160006080800060000201000000414000",
      INIT_07 => X"00404000200016202000FF002000FF20200018202000242020000020004F2020",
      INIT_08 => X"4040002000F52020000B20200000200000FFFE000000200000200000FFFF0000",
      INIT_09 => X"FEFD202000CB20200000200000FFFE000000004000200000200000FFFE000000",
      INIT_0A => X"0000424000004240000042400000E2E000C1A68564430201FE202000FB002000",
      INIT_0B => X"0000606000400020009E202000BD202000202000D60120000000414000004240",
      INIT_0C => X"2000200000FFFE000000006000800003600040002000002000200000FFFF0000",
      INIT_0D => X"0000FFFE00000040400020005C2020007620200000200000FFFE000000200000",
      INIT_0E => X"2000F8000000002B012000FD00200000FFFD0000004000600002400020000020",
      INIT_0F => X"0000000000000000000000000000000000000000000000FFFFF8000000002201",
      INIT_10 => X"000000002020FFFF00202000F700F700000000F7012000000021000021000000",
      INIT_11 => X"0000000021000061006000000021000000210000000000000020000021000021",
      INIT_12 => X"2100002100000000000000000000000000000000200000000021020000002102",
      INIT_13 => X"00000000FE000000000000210000000000210000000000210000000000200000",
      INIT_14 => X"00214000200000FFF6000020000000FFF9000000002000000000FE00000000FE",
      INIT_15 => X"0000FD00620040FCFF00FD00426003220000FFF6000020000000FFF800002000",
      INIT_16 => X"002000FD00808020006000FD008020000000FD00800000FD0000FD0084A00324",
      INIT_17 => X"FE000000FD0000FE0000FE000000FD0000FE0000FD00000020006000FD000020",
      INIT_18 => X"0000FE000020000000FFF40000000020000000000000FE000000FD0000FE0000",
      INIT_19 => X"0000FFF600000000FE00200000FFF4000020000000FFF6000020000000200000",
      INIT_1A => X"002000000000FFF300002000000000FFF600000000000000FE00000000FE0020",
      INIT_1B => X"0000FFF200002000000000FFF500002000000000FFF300002000000000FFF500",
      INIT_1C => X"00000000E2A42020008000A160EB4AEB4AAA4908A908E8C6E800C6A600004300",
      INIT_1D => X"EEADAD8000008C6D4D8CED0DAC0C008C6D8D8CED4DACCC008C6D2D8CED2DAC6C",
      INIT_1E => X"00004121614263E342A20000008000026800A0EDA8AD800000008CADCE6EADCE",
      INIT_1F => X"00000000000000000000FF5E00004000000000000000000000000000F0FF0000",
      INIT_20 => X"00000000000000EB202000000000000000000000000000FF5D00004000000000",
      INIT_21 => X"00000000000000000000FF5D0000400000000000000000000000FF5D00004000",
      INIT_22 => X"00002000000000002000000000002000000000EE000000FF5C00004000000000",
      INIT_23 => X"0000000000000000000000000060FF00FF5C0000400000000000000000EE0000",
      INIT_24 => X"00FFF4000000ED000000006F01200000EE0000200000FE000000000000000000",
      INIT_25 => X"000000000000210000FFF4000000ED0000000057012000000000000000002100",
      INIT_26 => X"0000EC0000EC0000000000000000210000FFF4000000ED000000003F01200000",
      INIT_27 => X"EC0000FFFB00000000EC00000000FFF90000000000EC00000000FFF400004000",
      INIT_28 => X"000000002000600000FFFF00004000000059FFFF00EBFF00FF0000000000FF00",
      INIT_29 => X"0040000000002000600000FFFF000040000000590000EBFF006000FFFF000040",
      INIT_2A => X"00FFFE00000000FFF6000000FFF40000FF000020A000FD0000EAFF0000FFFF00",
      INIT_2B => X"20000000EB000000008D6480000020E00000FD0000FFFE00000000FFFF000000",
      INIT_2C => X"00002040600060200060E900002000000000E9000040E9000000007F83800000",
      INIT_2D => X"00000047410020402121010020400000E9000000005961002040216103002040",
      INIT_2E => X"000000000000E90000FFFE000000000000000000000000000000FD000000E900",
      INIT_2F => X"0000000000000000E80000FFFD00000000000000000000E80000FFFE00000000",
      INIT_30 => X"62412000000000000000E700000000F301200000FFF000004060200000000000",
      INIT_31 => X"00006384000044638400002463000003000000FD0000000020000000FFF00000",
      INIT_32 => X"E7000047C6E7000027C6000006004000000000624200004263840000240060E7",
      INIT_33 => X"0000C000200040000000002100E2420000A24205E70000E7284700C0E60000C6",
      INIT_34 => X"0000000000000000E6000000007101200000FFFE00006081A200000000000000",
      INIT_35 => X"002000E500000000FFFD0000624120000000000000FFFE0000C5A48362412000",
      INIT_36 => X"0000FD0000000000200000E40000000000E4000000003A024000406000220000",
      INIT_37 => X"63006300FEFCE400FBE40000420000002100000000000000002040FE00000000",
      INIT_38 => X"00000000E300000000EDA40000848464000000E300000000FCA4000084846400",
      INIT_39 => X"0000E300000000CBA400008484640063006300E500000000E300000000E185A0",
      INIT_3A => X"6200E300000000E200000000B085A000000000E200000000BCA4000084846400",
      INIT_3B => X"0000E2000000008B200000000040000000E2000000009A600000006043004200",
      INIT_3C => X"000000FD00000000FD00000000FD000000E100000000E1000000007F01200000",
      INIT_3D => X"00004664800000000000FD0000210000610060000000E1000000005F83800000",
      INIT_3E => X"6000220000002000E000000000FFF900000000000084A50084A5008400E10000",
      INIT_3F => X"00FD0000000020000000FD000000002000E000000000E0000000001F02400040",
      INIT_40 => X"00FB4000DF0000002040004200000021000000000000000020C0FE0000000000",
      INIT_41 => X"C464800000000000FD000000000000DF00000000D820200000FE4060FD4060DF",
      INIT_42 => X"21DE00000000DE00000000AF224000416102000021000081008000DF00000000",
      INIT_43 => X"0000204000000000000020A0FE000000000000FD00000000210000FD00000000",
      INIT_44 => X"2000000000FF4B0000400000000000FE804060FE804060DD00F940802000DE00",
      INIT_45 => X"0000DD000000000000DD0000A0DD0000000056202000000000DD000000006201",
      INIT_46 => X"000026202000000000DD00000000320120000000000000000000000000000020",
      INIT_47 => X"200000000000000000000000000000200000DC000000000000DC0000A0DC0000",
      INIT_48 => X"0000DB000000000000DB0000A0DB00000000F6202000000000DC000000000201",
      INIT_49 => X"0000000000000000FF4900004000000000000000000000000000000000000020",
      INIT_4A => X"0020210000002120FFFF00000000DA00000000B7012000002100000000210000",
      INIT_4B => X"0000FF4700004000000000000000002000002000000020200020210000002020",
      INIT_4C => X"00000040200040420000002020002021000000000000FFF20000400000000000",
      INIT_4D => X"21000000002184A00084A50000008400000000000000D9000000006020006063",
      INIT_4E => X"0000000028012000006121400021420000002100000000412180002184000000",
      INIT_4F => X"800000FFFA000040600000D800000000000020A0FE00D90000400000202000D8",
      INIT_50 => X"800000FFFD00004060000000002000800000FFFC000040600000D80000002000",
      INIT_51 => X"0000000000000000000000000000000000000020A0FE00D80000FF00FF002000",
      INIT_52 => X"00FFEF000040000000000000D6200000000000FFDF0000400000000000D70000",
      INIT_53 => X"00FE00FF00FF0000FFDE000040602000FD0000FE00FF00000000002000D60000",
      INIT_54 => X"0000000068200000400000D50000000074200000200000D50000000080600000",
      INIT_55 => X"000040D5000000004C202000000000FFDE0000400000000000000000D50000D5",
      INIT_56 => X"000000272020000000002000D400000000FFED00000000000000D400000000D5",
      INIT_57 => X"FFFED400FED4000042000021000000000000000000D400000000D4000040D400",
      INIT_58 => X"FF000000000000D30000FFFF0000400000000000002080FE000000D3FF002080",
      INIT_59 => X"D30000FD0000FFF30000804060000000FC00FD000020800000D3FF0020800000",
      INIT_5A => X"00FE00002000FF0000000000D2000000206000FE00D300000000BE2020000000",
      INIT_5B => X"00FFFE0000C120025E00000000FD006000FE004200FD004200FE002100FD0021",
      INIT_5C => X"D10000FFFE00004060000000002080FD000000D1FF0020800000FE000000D200",
      INIT_5D => X"FFF10000406080FC00FD000000D1010000000000D1FF000020800000FF000000",
      INIT_5E => X"00000000D00000FFFE000000000000D0000000003820200000FD000000D10000",
      INIT_5F => X"00000000FD0000D0FF0020A00000FE000000D00000FFFE00000000FF000000D0",
      INIT_60 => X"E401200000FD00FF0000000000CF000000206000FE00D00000FFEB0000804060",
      INIT_61 => X"00FD0042002100FD0021000000200001CF00000000D92000FD0001CF00000000",
      INIT_62 => X"000000FD0000CE0000FFFA00006241204060000000000000006300FD00630042",
      INIT_63 => X"20A0FD0000CEFF0020A0FD000000000000FD000000FD0000FFD60000000000FD",
      INIT_64 => X"406000CD0100000000CDFF000020A0FF0000000000FFFD000040600000000000",
      INIT_65 => X"00000000482000FD0000FD0000CD0000FFE8000080406000FD000000FFFF0000",
      INIT_66 => X"FE00006040802000FD000000FD000028EEFF0000000000FFFE000000000000CD",
      INIT_67 => X"00CCFF0020C000000000000F202084170000CC000000001B01200000FD0000FF",
      INIT_68 => X"00FD00FF0000000000CB000000206000FE00CC0000FFED000040600000000000",
      INIT_69 => X"002100FD0021000000200001CB00000000D52000FD0001CB00000000E0012000",
      INIT_6A => X"0000CA0000FFF600006241206040000000000000006300FD0063004200FD0042",
      INIT_6B => X"00CAFF0020A0FE000000000000FD000000FD0000FFD20000000000FD000000FD",
      INIT_6C => X"0100000000C9FF000020A0FF0000000000FFFD00004060000000000020A0FD00",
      INIT_6D => X"000000472000FD0000FD0000C90000FFEB00004060000000FFFF0000406000C9",
      INIT_6E => X"00006040802000FD000000FD000028EEFF0000000000FFFE000000000000C900",
      INIT_6F => X"00000000FD00000000000E202084170000C8000000001A01200000FD0000FFFE",
      INIT_70 => X"00206000FD000020000000FFCF00000000200040FFFF0000FFCF0000400000FD",
      INIT_71 => X"00FD000000FD0000200000000000FD0000200000000000FD0000200000000000",
      INIT_72 => X"FD0000FD00C6000045000024000003000042000000FD0021000000FD00000000",
      INIT_73 => X"FD00824260006242000003000000FD0063C6E000C64700002600000000FD0000",
      INIT_74 => X"000000FD00000000FD00000000CDFD000000FD00A00020000021000000000000",
      INIT_75 => X"000000000049202000002140002120C03E21400001200000000000C60000FD00",
      INIT_76 => X"0000000003C400C40000000030202000002140002120C03E2140000120000000",
      INIT_77 => X"200300FD002120030000FFC5000000200000C4000000FD000003000000C40000",
      INIT_78 => X"2120C03E012000002000000021002100000000000000C4000000FD0020404000",
      INIT_79 => X"00000000C5000000FD0000200320200000FD000120030000FFC6000000200000",
      INIT_7A => X"00000020C200000000000000B083800003422302214200002100000000210000",
      INIT_7B => X"430021420000210000000000002120C03E01200000000000200000200000FFC8",
      INIT_7C => X"C03E01200000000000200000200000FFC70000202121C2000000000080838000",
      INIT_7D => X"00202003000000C1000000005020200020004040002142420040002000002120",
      INIT_7E => X"2000000000FFC90000FD00FD0000C000000000000039036000000000FD000020",
      INIT_7F => X"00FD002000FD0000FD002100FD0000FD002100FD000000002000C00000000023",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => dina(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \douta[13]\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \douta[14]\(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTPADOUTP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"30800298994C188C2000488912220420189039801110C06000C44C242A4C0014",
      INITP_01 => X"19188049300C040103220060A64600C201953020188613018403000060801000",
      INITP_02 => X"0110830246030246030246030246030482260C030010860026801080654C4626",
      INITP_03 => X"42004020301224021110888620209A001880C40620310180111108434060000C",
      INITP_04 => X"884848409443080603000041840808218989880A4181886200806020204C0011",
      INITP_05 => X"C0C0301029280C6006004C0C010258A222222049031300006100C40032990C00",
      INITP_06 => X"0004001018181800348184A06100001610061840100610010040100401020180",
      INITP_07 => X"231300012313000000C80000280601802000300000060000000C00000300000C",
      INITP_08 => X"818040C00404081014100B14C01804C0C33005298142660412060940C2028220",
      INITP_09 => X"554020200818194CA995318C0C30C4044486C40082886020080200C020124300",
      INITP_0A => X"4444040404040404040408101010101020211020212021090310101010110007",
      INITP_0B => X"0000000000000000000000000000000175C26081103006911003488808088883",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4000FD00FF00FD0000BF0000FFF6000040000000000000000020A0F900C10000",
      INIT_01 => X"0000602300000000FFC7000040FD000000BF0000FFED00006000FD0000C00000",
      INIT_02 => X"000000C4200000FE000000FF00000000FFFD00000000210000FFC70000000000",
      INIT_03 => X"000000FFC6000000FE0000BE000020008000FFFFBF0000FFF100004000000000",
      INIT_04 => X"002100FD0000FD002100FD000000FE000000200100BD000000007E0120000020",
      INIT_05 => X"4000BD0000000000000000000000002080FE0000FD000000FD002000FD0000FD",
      INIT_06 => X"FD0000FFC40000FD00FD0000FFF50000400000FFF5000040BD000000FFF40000",
      INIT_07 => X"0000FFC300004060FD000020C0000000200080004000FD00FF0000FFF6000000",
      INIT_08 => X"00FFC30000406000FD000020A0000020E00000BC00000000FC20200000000000",
      INIT_09 => X"C200006040FD000020A000000000FFC400004000000000000400000020006000",
      INIT_0A => X"000000FFC3000000FD00200000FFC300000000FD0000FFFF0020E000000000FF",
      INIT_0B => X"00000020000000FFC20000FD00FE00BA0000FFE8000060400000FD0000200000",
      INIT_0C => X"FF00F90000FFE30000FD000000FFF8000000002020000000FFC200000000FE00",
      INIT_0D => X"000000200060FFFF0000B9000000B900000000572000000000FFF90000000000",
      INIT_0E => X"0000FFEF0000000000000000FFFA00000000410000FD000020000000000000B9",
      INIT_0F => X"000000FFF00000B8000000FFF0000040B80000000000002040FE0000FD0000B8",
      INIT_10 => X"00FFC00000FD00FE00B80000FFE6000000FD000000FFF2000000FD0000FFF000",
      INIT_11 => X"20C0B80000C0FD00FD00000000002000000000B700000000DC01200000200000",
      INIT_12 => X"0000400020020020006000B600000000B420200000FFBF000040000000000000",
      INIT_13 => X"B60000000000FF000000FF0000FFFD0000400020FDFF0020006000000000FFFD",
      INIT_14 => X"000040000000FD0000B5000000FFFE00000000000100FFDF0000400000FD0000",
      INIT_15 => X"000000000100FFDE000040000000FD0000B5000000FFFE00000000000100FFDF",
      INIT_16 => X"00B4000000FFFD00000000000100FFDE000040000000FD0000B4000000FFFD00",
      INIT_17 => X"40600000000000FD0000200000000000FD0000000100FFDE000040000000FD00",
      INIT_18 => X"00FD00002000400000FFFD00008060002000A0002000800000000000FFBB0000",
      INIT_19 => X"000000FD0000204000002040000020200000002000000020E0FF000020E0BDFD",
      INIT_1A => X"0040FD00002000600000FFBB000040FD00002000600000FFBA00004000000000",
      INIT_1B => X"400000FFBB000040FD00002000600000FFBB000040FD00002000600000FFBB00",
      INIT_1C => X"0000B10000000020A000B1000020A000B22000BBFD00FD000020600000002000",
      INIT_1D => X"000000B1200000FD000000B120000000B1200000FD000000FF00000000FFFD00",
      INIT_1E => X"2060FFB00020A000002060B100200000002000002000000020E000000000B120",
      INIT_1F => X"00B0200000200000000000000000000000B00020600000204000B00020A00000",
      INIT_20 => X"0000FD000020004000AF0000FFFE0000C0A0806000000000000000B000002040",
      INIT_21 => X"0000000000010000FF0000000000000000FFFB00000000000000AF0000206000",
      INIT_22 => X"03C01E00000000FFAE000003000000FFAE000000FD00000000FFAE000000FD00",
      INIT_23 => X"FF000000FD0000FFFF000000FD0000FFFF000000FD00000003000000AE00AE20",
      INIT_24 => X"B500004000FD000000000000AD0000000020A000AF000020A000AF20000000FF",
      INIT_25 => X"000000000100FFD60000400000000020E00020E0000020C000FD0000000000FF",
      INIT_26 => X"FD0000FD00AE000000FE00000000FFB400006040FD000020A000000000FFF500",
      INIT_27 => X"FD000000FD00636300FD0000FD00846400FD0000FD00846400FD00638480A000",
      INIT_28 => X"0000FFB30000FD00FE0000FFB30000FD00000000FFB300004060000000000000",
      INIT_29 => X"00FFB200006040FD0000002000600000FFEC000060FD00200000200080000000",
      INIT_2A => X"000000008000FFAA000000FF0000FFFC00006040000020600000000020006000",
      INIT_2B => X"0000FD004200FD000200FD002100FD000100FD000021206000FD0000FD0000FD",
      INIT_2C => X"40600000000000FD00000020E000A92000FD00FDC120025EFF00FD000000FD00",
      INIT_2D => X"0000000000FFF700006040000020006000A90000FFF8000000000000FFB10000",
      INIT_2E => X"0000FF00FD0000A82000FD00FE00000000000000FFFA000000FFF80000000000",
      INIT_2F => X"FFA8000000000000FFFE0000000000000000FFFD00004060800000A820000000",
      INIT_30 => X"00400000000000FF150000006000FF1500000000000000FFFF0000000000C000",
      INIT_31 => X"140000000000000000FF150000000000000000FF150000000000000000FF1500",
      INIT_32 => X"000000FF140000604000000000FFFE00000000FF1400000000000040000000FF",
      INIT_33 => X"000000FF130000604000000000FFFE00000000FFFE00000000FF140000604000",
      INIT_34 => X"00FFFE00000000A500004000000000000000000000000000000060FF00FFFE00",
      INIT_35 => X"0000FFFF00FD0000FF120000006000FFFE00000000FD0000FF40FF0020008000",
      INIT_36 => X"200000FFA7000020000000FFA5000000000000FFAA0000400000424000000040",
      INIT_37 => X"40000000000000002060002060FD00626000210042426000422302A600000000",
      INIT_38 => X"200060010000FFAB0000612040000040200000000000200060000000FFAB0000",
      INIT_39 => X"200000000000200060000000FFAA000080624000602000400020200000000000",
      INIT_3A => X"20200000000000200060000000FFAA00006120A240A020008000602000400020",
      INIT_3B => X"0000A9000000200000000000200040010000FFAA000061208240006020004000",
      INIT_3C => X"2120A200FD0000000000000100FFFC0000000000000000FFFC00004120000000",
      INIT_3D => X"0000200000000000FFFC0000C120037E40000000006000200000224000214000",
      INIT_3E => X"0000FE000000FFA0000000FF0000FFFC00006040800000000020000000000220",
      INIT_3F => X"0000FF000000FFA0000000FF0000FFFE000040000000000020000020000000A0",
      INIT_40 => X"FFFF000000009F00004000000060FF00FF0D00000000FF006000FF0D00000000",
      INIT_41 => X"20A000FD0000FF0C0000006000FFFF00000000019F0000FF40FF002000800000",
      INIT_42 => X"C6000040600000FF00FF000020809F0000FFFF0000FFFF000001002060FD0000",
      INIT_43 => X"FFFE00000000FFFF0000FFFF000060400001002080FD009E0000FF00FF0000FF",
      INIT_44 => X"FFA5000040000000000000FFFD0000000000000000FF0000FFFD000000000000",
      INIT_45 => X"000000F900FF0000208000F90000000000000040FF00FFC5000000FF00FF0000",
      INIT_46 => X"0000000000FE00006020006000FE004020004000FE002020002000FE00000000",
      INIT_47 => X"FE000000000000FFFE0000604000000000FE000000000000FFFE000081400000",
      INIT_48 => X"0000FE0000000000000000F90000FF0000F900000000FFFE0000604000000000",
      INIT_49 => X"60004200FE004242000040002100FE002121000000200000FFA4000040600000",
      INIT_4A => X"9A0000002080FE009B000000F900000000FFFC00000000000300FE0060630000",
      INIT_4B => X"00FD008100FD0000FD00000000FE9A00FD9A0000009A000000009E2020000000",
      INIT_4C => X"00000200FFF400000000FFF400000000FFF4000000FD00002120000200FD0061",
      INIT_4D => X"FC00FF00FF0000FFA10000FE00FD00FC0000FFFB000000FFEA000000FFAE0000",
      INIT_4E => X"00000000EF000000000000FFEE000000000000FFFE0000FF00FF0000FFC00000",
      INIT_4F => X"00FF00FF00FF00FF00FF0000000000000000FF06000000000000FF0600000000",
      INIT_50 => X"000000FF05000000000000FF050000FF00600000000000000000000000C0FFFF",
      INIT_51 => X"040000604000FFFF000000FF05000000030000FF05000000000000FF05000000",
      INIT_52 => X"0000FF04000000FD0000FF04000060400000FD00000000FF04000000FE0000FF",
      INIT_53 => X"0000FF03000000000000FF0400000028EE0000FF040000000000FF0400000000",
      INIT_54 => X"000000FF03000000000000FF03000000000000FF03000000000000FF03000000",
      INIT_55 => X"0000000000FF03000000000000FF030000000000FF030000000000FF03000000",
      INIT_56 => X"0000000000FF02000000000000FF02000000000000FF02000000000000FF0200",
      INIT_57 => X"00FD000000FF010000FD000000FF02000000000000FF02000000000000FF0200",
      INIT_58 => X"00000000FF01000000000000FF010000FD000000FF010000FD00600000A0FFFD",
      INIT_59 => X"000000FF01000000000040000080FFFD00FC0000FF010000FD000000FF010000",
      INIT_5A => X"000000FC0060000000A0FFFC000000000240000080FFFC00FC0000FF000000FC",
      INIT_5B => X"00FFFF9220FF00FFFF9220000000FF0000FFF80000020200FF000000000000FF",
      INIT_5C => X"00000000000000000000000000000000000000000000000000000000000040FF",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => dina(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => DOUTADOUT(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => DOUTPADOUTP(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"8222220444400010000AE8231111115D2FE08BF82BA088000100004000240200",
      INITP_01 => X"81112402011BF802FE088AE9576002BFC044088000000088C457417F0445FCAE",
      INITP_02 => X"00000000000000008400B9B983EDD00000882090040020002010010000021000",
      INITP_03 => X"006F01E100000000000000000000004DFD1C8E4FA7D1C200FE1FBFB000740800",
      INITP_04 => X"1C93913A0C41741041741041FC119201FA03B824000005400028002B81000368",
      INITP_05 => X"AA1DF03BE077C50812020480000400103840871C71CEC087081D001C20740090",
      INITP_06 => X"5EC777550005020A03F1F701F104387C40000020211400040422820E1F811F1F",
      INITP_07 => X"00001810501FF0042100081084210011012042C1610890B02160B084485810B0",
      INITP_08 => X"00002C44214200002C4421420541DD4A272A80001A1020108414087E608EEEAA",
      INITP_09 => X"1D9028900880120448111E40C0C0C3A02A0808080800102330A820002C442142",
      INITP_0A => X"C824D000110072800089C7A20900900940E03000FCE01D7C5AD614621D843B22",
      INITP_0B => X"0B0A071001C00800EF4428281D8550A0700000000222002003B8A142FA3BF550",
      INITP_0C => X"C1508101C28043E00801FE8ED0C10760AC2081FE20F8FE30C3000400810900FF",
      INITP_0D => X"02A10203850087C01003F8ED0C10760AC2089FE20F8BE00C3000400810910FF0",
      INITP_0E => X"0038280001080000840000D6B5A48000000000000024904110080403001C40E9",
      INITP_0F => X"000002414F80C460000800800003E08844800007C88803636A0000E000009A80",
      INIT_00 => X"02020404020202020200C08084C08004800480048302C0800480048004820200",
      INIT_01 => X"00020200000202C00204020202020202000002020202020000C0020202020406",
      INIT_02 => X"0202C00042BE7BFF7ABE420002020202FF000202FF0002020202020000020200",
      INIT_03 => X"0202C00042BE7BFF7ABE420002020202FF000202C000423E7BFF7A3E42040202",
      INIT_04 => X"000202FF000202FF020202FF000202FF000202FF000202C000423E7BFF7A3E42",
      INIT_05 => X"040602020404020202020200C00042BE7BFF7ABE420002020202FF020202FFFF",
      INIT_06 => X"02FF000202FF000202C00204020202020202000002020202020000C002020202",
      INIT_07 => X"420002020202FF000202FF020202FF000202FF000202FF000202020202FF0002",
      INIT_08 => X"0002020202FF000202FF000202C000423E7BFF7A3E420202C00042BE7BFF7ABE",
      INIT_09 => X"FFFF000202FF000202C000423E7BFF7A3E420402020202C00042BE7BFF7ABE42",
      INIT_0A => X"02040A020204080202040602020404020202020202020200FF000202FF020202",
      INIT_0B => X"444200020202020202FF000202FF000202000202FF000202C002020202040C02",
      INIT_0C => X"004200423E7BFF7A3E44420008020206020202020202C0004200423E7BFF7A3E",
      INIT_0D => X"423E7BFF7A3E420002020202FF000202FF000202C00042BE7BFF7ABE420202C0",
      INIT_0E => X"02028302040004FF000202FFC00042BE7BFF7ABE42000602020402020202C000",
      INIT_0F => X"C080C080C080C0C0808080C0848280C00202C00202C00243038302040004FF00",
      INIT_10 => X"820202000002430300000202C3020302080008FE000202000202820202820080",
      INIT_11 => X"C482C00204820202860086C00204C4820204C48202C280C08000828200828200",
      INIT_12 => X"0082820082C08002C2808002C2808002C280C0800004C482820404C482820404",
      INIT_13 => X"0402408085040240C080020404C28080020404C28080020404C280C080008282",
      INIT_14 => X"4004020202403E7BFF7A3E004042BE7BFF7ABE40020202024080850402408085",
      INIT_15 => X"4484850404460243038485040602020042BE7BFF7ABE0040423E7BFF7A3E0042",
      INIT_16 => X"3D0280850400027C3D02888504027C3D0288850402028485048885040A020204",
      INIT_17 => X"8504028285048085048085040282850480850480850404027C3D02808504027C",
      INIT_18 => X"40808504027C3D02BE7BFF7ABE40020202024080C08085040282850480850480",
      INIT_19 => X"42BE7BFF7ABE408085040042BE7BFF7ABE0040423E7BFF7A3E00404202020202",
      INIT_1A => X"BE004082443E7BFF7A3E00408244BE7BFF7ABE4604C0C0808504024080850400",
      INIT_1B => X"423E7BFF7A3E00408244BE7BFF7ABE004082443E7BFF7A3E00408244BE7BFF7A",
      INIT_1C => X"968E8A040404027C3D020202000816020008001200020810004E02084A480244",
      INIT_1D => X"14100C0202981A1A041A1A001810981A1A081A1A14180C981A1A021A1A121806",
      INIT_1E => X"80020208020614120C06020280000404020000121006020298441A1C04081C00",
      INIT_1F => X"8002408002408002407E7B007A7EC00CC88A460402020E804000C004C303C0C0",
      INIT_20 => X"84020208060006FD0002020240800240800240800240BE7B007ABEC044020206",
      INIT_21 => X"8002408002408002407E7B007A7EC0040202068002408002403E7B007A3E00C6",
      INIT_22 => X"80020202024080020202024080020202024000C30206BE7B007ABEC044020206",
      INIT_23 => X"084848888888C808084844C48438393E7B007A3E80C48A02020CCA000A0302C8",
      INIT_24 => X"BE7BFF7ABE40C302060006FD00020200830206D01010CF0E0E4E4CCC8C8CCA0A",
      INIT_25 => X"80440202000202423E7BFF7A3E40C302060006FD000202808044020200020242",
      INIT_26 => X"0006C302C68302008044020200020242BE7BFF7ABE40C302060006FD00020280",
      INIT_27 => X"83027E7BFF7A7E04C04182C004BE7BFF7ABEC6440083020400BE7BFF7ABE0006",
      INIT_28 => X"0406C00886080646BE7BFF7ABE0044068800C70784C303C0FF8404C006068504",
      INIT_29 => X"7EC00406C00886480606BE7BFF7ABE00468804008404830304047E7BFF7A7EC0",
      INIT_2A => X"3E7BFF7A3E043E7BFF7A3E3E7BFF7A3EFF0404CA0808C706C0C303067E7BFF7A",
      INIT_2B => X"D008840EC3020E000EFD00020246CE08C004C7063E7BFF7A3E043E7BFF7A3E04",
      INIT_2C => X"0646C4080000027C3D02830246D008040004030200108302100010FD00020246",
      INIT_2D => X"040004FD0044C40C00040242C40CC0048302040004FD0046C40A00020646C40A",
      INIT_2E => X"4442400C0A0883023E7BFF7A3EC4864244400C0A08C004C004808504C0048302",
      INIT_2F => X"C004C004C004C00483023E7BFF7A3E86C44442400C0A0883023E7BFF7A3E86C4",
      INIT_30 => X"0000004084464442C0048302040004FC000202FE7BFF7AFE4080C08440424404",
      INIT_31 => X"02C6080ACA0604080ACA060208C80600C0048085040242027C3D02BE7BFF7ABE",
      INIT_32 => X"10D0060A0E10D006080ECE0606C000028244020408C84600080ACA4604C000C3",
      INIT_33 => X"C6C00002020200028244020608040ACA4604060A10D046100A08C000C302C60E",
      INIT_34 => X"844C4A48868482C48302040004FC0002023E7BFF7A3E000000C684404244CAC8",
      INIT_35 => X"020202C30246843E7BFF7A3E0000004084464442BE7BFF7ABE00000000000040",
      INIT_36 => X"04808504060200027C3D0283028400C004C302060006FC000202000046024200",
      INIT_37 => X"08080006FFFF0302FF0302480606480404444A0202424A000444044B0AC004C0",
      INIT_38 => X"0208000A43020A000AFC004A0A000408C8000A43020A000AFC004A0A000208C8",
      INIT_39 => X"000A43020A000AFC004A0A000008C80808020643020A000A43020A000AFC0002",
      INIT_3A => X"040643020A000A43020A000AFC00020208000A43020A000AFC004A0A000408C8",
      INIT_3B => X"00048302040004FC008204000200C0000443020A000AFC00460A000006C60606",
      INIT_3C => X"C004868504C004868504C004848504C00483020400048302040004FC00020200",
      INIT_3D => X"0008FC000202C6C0048085040204C20202C600C6C0048302040004FC000202C6",
      INIT_3E => X"0046024200020202C3024684FE7BFF7AFE844846060A04CA0A02CA00C8030208",
      INIT_3F => X"8085040282040000008085040282040000830284C004C302060006FC00020200",
      INIT_40 => X"02FF4006830244080404480606480404844C0202824C000A4C044B0AC004C004",
      INIT_41 => X"FB000202C6C0048085040202C0C0048302040004FB000202C0FF4000FF400083",
      INIT_42 => X"00830284C0040302080008FB000202020200020204C20202C800C843020A000A",
      INIT_43 => X"4C0484044C4442408A080A040908C004C00480850402C202000080850402C202",
      INIT_44 => X"0202C046BE7B007ABE004406020208FF400080FF4000808302FF408000068302",
      INIT_45 => X"3D024302800C0A000A8302000C43020C000CFB000202C08A080302080008FB00",
      INIT_46 => X"000CFB000202C08A080302080008FB000202C0800202008002C202028000027C",
      INIT_47 => X"0202C0800202008002C202028000027C3D024302800C0A000A8302000C43020C",
      INIT_48 => X"3D02430200080A000A8302000C43020C000CFB000202C08A080302080008FB00",
      INIT_49 => X"C202420A08C046BE7B007ABE004406020208C0800202008002C202028000027C",
      INIT_4A => X"3D0200C206820002430300800202C302060006FB0002020204C406C20204440A",
      INIT_4B => X"46BE7B007ABE004406020208C080027C3D0200C20682027C3D0200C20682027C",
      INIT_4C => X"080886027C3D0206060884027C3D02040408068244FE7BFF7AFE008408C4C2C0",
      INIT_4D => X"08484A8202080A02020A0C4C4A8A0A4A4A88000604024302CA0088027C3D0208",
      INIT_4E => X"02040004FB0002020202040202040888448404444A820202080202080A4A4A88",
      INIT_4F => X"0686FE7BFF7AFE8000864AC302044E0C4A080A06090841C2C008000000020283",
      INIT_50 => X"0686FE7BFF7AFE8000864A0004484A0686FE7BFF7AFE8000864AC3020004484A",
      INIT_51 => X"044002C24E804002C24E804002C24E804C8A080A06090841C2C0FF04C704484A",
      INIT_52 => X"3E7BFF7A3E00CC8A44424000414C02008084FE7BFF7AFE008A44424008830246",
      INIT_53 => X"00FF04870485047E7BFF7A7E4080C004C706C0FF0487448084000202028302C4",
      INIT_54 => X"02060006FA00C206000006C302060006FA00C206000006C302060006FA00C606",
      INIT_55 => X"0200068302060006FA00020284047E7BFF7A7EC00406C084C004C004830284C3",
      INIT_56 => X"060006FA0002028400020202C30246047E7BFF7A7E04C004C0048302040004C3",
      INIT_57 => X"FFFFC302FFC3024606C64606C64606C646C004C0048302040004C30200068302",
      INIT_58 => X"FF8644424084C483023E7BFF7A3E00C4864042440848084B0AC004030308C804",
      INIT_59 => X"8302C0C706FE7BFF7AFE4000808844068D0C4B0A08C804C004030308C804C004",
      INIT_5A => X"828504020202FF068444C0048302840486068685048302040004FA0002020004",
      INIT_5B => X"FE7BFF7AFE010000000604068685040086850406868504008485040484850400",
      INIT_5C => X"8302BE7BFF7ABE400044060A0848084B0AC004030308C804C004FF0684448302",
      INIT_5D => X"7BFF7AFE40C080CF0E8D0C00044302844608C00443030A08C804C004FF068444",
      INIT_5E => X"020400048302FE7BFF7AFE060400048302040004FA00020280850400048302FE",
      INIT_5F => X"CA8446088D0CC043030ACA04C004FF4684848302FE7BFF7AFE0604FF46848483",
      INIT_60 => X"F9000202C0C706FF08468484C0830284048606C6850483023E7BFF7A3E804000",
      INIT_61 => X"06090800C40404090800C20602020200C302060006F900C2C70600C302060006",
      INIT_62 => X"0480408504008302BE7BFF7ABE000000004040424446044A080808090800C606",
      INIT_63 => X"8A0A8D0CC043030ACA04FF084684840606850406C68504BE7BFF7ABE44424085",
      INIT_64 => X"80400C8302844608C083030C0ACA04FF08468484FE7BFF7AFE80408446080C0A",
      INIT_65 => X"02040004F9008285048085040083023E7BFF7A3EC08000CACF0E00FE7BFF7AFE",
      INIT_66 => X"FF7A3E40C0800008090806C0C706024302FF084684843E7BFF7A3E08C6040083",
      INIT_67 => X"C083030CCC040AC004C004F900024302C0048302040004F90002028085043E7B",
      INIT_68 => X"C0C706FF488684C4C083028404860606850483027E7BFF7A7E80000CC486480A",
      INIT_69 => X"C40404090800C20602020200C302060006F900C2C70600C302060006F9000202",
      INIT_6A => X"04008302BE7BFF7ABE00000000C04042444644880608C8C70600C60606090800",
      INIT_6B => X"C043030ACA04FF488684C40646850406068504BE7BFF7ABE4442408504804085",
      INIT_6C => X"02844608C083030C0ACA04FF08468484FE7BFF7AFE80408446080C0A8A0A8D0C",
      INIT_6D => X"040004F9008285048085040083023E7BFF7A3E8000CA00FE7BFF7AFE80400C83",
      INIT_6E => X"7A3E40C0800008090806C0C706024302FF084684843E7BFF7A3E08C604008302",
      INIT_6F => X"08020206C706C004C004F900024302C0048302040004F90002028085043E7BFF",
      INIT_70 => X"408606868504027C3D02FE7BFF7AFE8640040804858744BE7BFF7ABE00460409",
      INIT_71 => X"C0C706C0808504027C3D028004C0C706027C3D02C006C0C706027C3D02C006C0",
      INIT_72 => X"C706C6C706C302C60ACA0608C80606C60606C646C4C70604C446C2C70602C246",
      INIT_73 => X"C70604060202040CCC4606C646C6C7060C0E02020E0ECE460CCC4600CAC706C8",
      INIT_74 => X"400A404B0A400A404B0A400A08FF850486C0C706000202020204C44604C446C4",
      INIT_75 => X"44C0080008F80002020204020200080900040202020202020248C00302404B0A",
      INIT_76 => X"020200020283020302040004F800020202040202000405000402020202020282",
      INIT_77 => X"0202828504000202003E7BFF7A3E020202C00302C08085040202000202830200",
      INIT_78 => X"0004050002020202020200020200048444C2020248C00302C080850400000202",
      INIT_79 => X"020248C00302C0808504020202000202828504020202003E7BFF7A3E02020202",
      INIT_7A => X"7A3E00000302C68444080008F80002020006020004000408040448C202000208",
      INIT_7B => X"00440400840404C4468482C402000405000202020202000202020202023E7BFF",
      INIT_7C => X"0500020202020200020202020202BE7BFF7ABE000004830240040004F8000202",
      INIT_7D => X"020002020202008302040004F800020200000002020404064602020202020004",
      INIT_7E => X"004202023E7BFF7A3E8504C7060083024244040004F8000202C0C08085040202",
      INIT_7F => X"80850400828504828504008285048285040082850402420002C08302040004F8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => dina(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \douta[22]\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \douta[23]\(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"7F90C07F3E1F3E9FEE380200000048201D2301C743E1FDFF08EC0EA0000E9C51",
      INITP_01 => X"BF3E800239DF50181A0414FF0F8FE1FC43E07EA2DD176003F417C80CFF84108E",
      INITP_02 => X"602B93948F97F00F97F00F97F00F87E4060F8107C1008FC01C090080F81F0F8F",
      INITP_03 => X"05550100804008A848424B87211412183F93FC9FE6FF37EE00AA552240FE887F",
      INITP_04 => X"98D8D8C0B1C7E82FB7F90249D4284505C1C1C20011C1C07003A5FA81329FFE00",
      INITP_05 => X"03F17F842A283FF84FC49F3F601450000000005BF023A26C7518EC30381C0EDF",
      INITP_06 => X"7C0000055CFF7EC020A1C1C870401FDFF74FFE541507142940501405014287E0",
      INITP_07 => X"7003A000680FEB0003F0C8000CE737E6F844B82109970042132E1084CB86132E",
      INITP_08 => X"A1D7D0E4FC00000112002B80E39DE4E0E63A0061D940C70002870390E082A028",
      INITP_09 => X"40002828881C1C0E01C039CE0E38E00444BECC238020F901004019FE6B1103AF",
      INITP_0A => X"050505050505050505050A141414141428281428282A214152141414141403C3",
      INITP_0B => X"00000000000000000000000000000005C51270A140B0041414020A0A0A0A0A03",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8606C70685048504008302BE7BFF7ABE40480A400642044A080A0409084182C0",
      INIT_01 => X"06040004448244BE7BFF7ABE00090806048302BE7BFF7ABE0008090804890846",
      INIT_02 => X"88428A414402C0FF06424085040000BE7BFF7ABE44400042BE7BFF7ABE424004",
      INIT_03 => X"3D027E7BFF7A7E84C706C0C3020448CA0606850583027E7BFF7A7EC004CA8640",
      INIT_04 => X"0400828504828504008285040282850402420000C08302040004F7000202027C",
      INIT_05 => X"408A4302460440484A024240CA8806C804C706048504C0808504008285048285",
      INIT_06 => X"C706BE7BFF7ABE8504C706BE7BFF7ABEC000BE7BFF7ABEC0430200BE7BFF7ABE",
      INIT_07 => X"84BE7BFF7ABE00808D0C080C0648840448CA06068606C7068504BE7BFF7ABE44",
      INIT_08 => X"FE7BFF7AFE40C086CF0E0ACA0C060ACE0C0C0A43020A000AF700020240CA48C6",
      INIT_09 => X"FF7AFE40C04B0A06CA0808C684FE7BFF7AFEC002420202020202020606880404",
      INIT_0A => X"C644BE7BFF7ABE84C7060042BE7BFF7ABE4084C7060243030ACE0C0C0A00FE7B",
      INIT_0B => X"0242027C3D023E7BFF7A3E8504C70683023E7BFF7A3E00C040080908060042C0",
      INIT_0C => X"85048504BE7BFF7ABE850400BE7BFF7ABE4440027C3D02BE7BFF7ABE4084C706",
      INIT_0D => X"02460846CA0609098600418204C08302040004F700420202BE7BFF7ABE864240",
      INIT_0E => X"02FE7BFF7AFE8440C0C000BE7BFF7ABE88860244C2C706840004C4C6460202C3",
      INIT_0F => X"3E003E7BFF7A3E0302003E7BFF7A3EC00302C448068604C404C706048504C083",
      INIT_10 => X"3E7BFF7A3E8504C70683023E7BFF7A3E06C706043E7BFF7A3EC4C7063E7BFF7A",
      INIT_11 => X"8C0A4142C0FF8504C7060282C4C400420002028302040004F6000202027C3D02",
      INIT_12 => X"7A3EC002020206068804C48302040004F60002023E7BFF7A3E80CA8446080C0C",
      INIT_13 => X"8302844806C0FF0846848BC43E7BFF7A3EC0020243030606880686C4003E7BFF",
      INIT_14 => X"7A7E00064846C706008302843E7BFF7A3E4806C40A3E7BFF7A3E00CA0A4B0A00",
      INIT_15 => X"BE4806440ABE7BFF7ABE00464886C706008302847E7BFF7A7E4806040A7E7BFF",
      INIT_16 => X"C0830284FE7BFF7AFE4806840AFE7BFF7AFE008648C6C70600830284BE7BFF7A",
      INIT_17 => X"000004C68A4C0E11100810060E4CCA48FF4806C40A3E7BFF7A3EC0C446048504",
      INIT_18 => X"04090806C40604C47E7BFF7A7E40000A8A4C0608488A06C60484047E7BFF7A7E",
      INIT_19 => X"8A4408951406D40C4A0A54045212121292501010044E0E0E0E8F4606CE04FF85",
      INIT_1A => X"FE0009080606080484FE7BFF7AFE0009080606480484FE7BFF7AFE808C4E10D2",
      INIT_1B => X"0444FE7BFF7AFE0009080606880484FE7BFF7AFE0009080606C80484FE7BFF7A",
      INIT_1C => X"BE0003024604080A06C84102080A0688414602FF85040908068606860404C406",
      INIT_1D => X"02C00441068806C706C004414602C0044148CA480908C0C0FF048644BE7BFF7A",
      INIT_1E => X"060687CF06CA0C86064604CF06D00C8606D0040ED00C8E0E0E04C004C0044144",
      INIT_1F => X"92414E02105004C004C004C004C004C0048F04860C8404040484CF06CA0C8606",
      INIT_20 => X"C4C4FF0604C44604848302FE7BFF7AFEC0804000844A0ED0884C06414212540E",
      INIT_21 => X"800480048004C0C0FF4C4A8806848E04FE7BFF7AFE4A48868400830204860C0C",
      INIT_22 => X"020500C080043E7BFF7A3E0480043E7BFF7A3E44850480043E7BFF7A3E048504",
      INIT_23 => X"FF7A3E8085043E7BFF7A3E8085043E7BFF7A3E808504C0800400040041824144",
      INIT_24 => X"FF7AFE40884B0A020208880003024604080A06C84102080A0688414602C03E7B",
      INIT_25 => X"BEC806440ABE7BFF7ABE004A06C8080E0C06CE0C4C0A4C0C8C4B0A48C604FE7B",
      INIT_26 => X"4B0A464B0A41C2C0C0FF048644BE7BFF7ABE40C04B0A06CA08484604BE7BFF7A",
      INIT_27 => X"8D0C0A464B0A0408484B0A484B0A0208484B0A484B0A0008484B0A08000ACA0A",
      INIT_28 => X"047E7BFF7A7E8504C7067E7BFF7A7E850402027E7BFF7A7E804006C488404244",
      INIT_29 => X"7E7BFF7A7E40C04B0A060606C804047E7BFF7A7E808D0C02020848CA06060202",
      INIT_2A => X"C44442400400894182848487047E7BFF7A7E80C00C0606040A8A860606C80404",
      INIT_2B => X"06C6C70606C6C70604C4C70604C4C70602C2C706020006CA4A4B0A404B0AC0FF",
      INIT_2C => X"00C004C68C4A0811100E0E4E04C0418E0ECF0EFF01000000C706C70606C6C706",
      INIT_2D => X"C6040E007E7BFF7A7E40C00A060648040483027E7BFF7A7E88C6047E7BFF7A7E",
      INIT_2E => X"4A0CCF4ECF0EC0418E4ECF0EFF8C4A08C684047E7BFF7A7E7E7BFF7A7E8C4A08",
      INIT_2F => X"CD41C2C60684047E7BFF7A7E4C8AC806047E7BFF7A7E40C0808E00418E04C688",
      INIT_30 => X"7EC0040202063E7B007A3E04043E7B007A3E020204C07E7BFF7A7ECA48860600",
      INIT_31 => X"007A7E020204C4067E7B007A7E02020484067E7B007A7E02020444067E7B007A",
      INIT_32 => X"0806BE7B007ABE00C04408067E7BFF7A7E043E7B007A3E020204C00604067E7B",
      INIT_33 => X"FE84BE7B007ABE00C04408067E7BFF7A7E043E7BFF7A3EC4FE7B007AFE00C084",
      INIT_34 => X"BE7BFF7ABE460441C2C006040444448484C4C4040444448484C43839FE7BFF7A",
      INIT_35 => X"0200FFC706C7067E7B007A7E04047E7BFF7A7E04048504C0FF40C704480A0646",
      INIT_36 => X"00423E7BFF7A3E004042BE7BFF7ABE4002423E7BFF7A3E004240000202000402",
      INIT_37 => X"C0C8844240440606860804860685040402020404000602020602004182C00242",
      INIT_38 => X"06880686C43E7BFF7A3E0000C04642027C3D0240060606880686C43E7BFF7A3E",
      INIT_39 => X"7C3D0240060606880686C43E7BFF7A3E0000C048027C3D0244027C3D02400606",
      INIT_3A => X"027C3D0240060606880686C43E7BFF7A3E000000C0027C3D0248027C3D024402",
      INIT_3B => X"C844FF4442027C3D02400404C4860484C43E7BFF7A3E000000C048027C3D0244",
      INIT_3C => X"00044182FFC8868446444000FE7BFF7AFE8440428484FE7BFF7AFE0000844686",
      INIT_3D => X"020202020004047E7BFF7A7E010000004004C88640020202020A040202040202",
      INIT_3E => X"82C0FFC84000C741C2C68685047E7BFF7A7E80C0408C460AC802020202060202",
      INIT_3F => X"04C0FF080800C741C2C6468584FE7BFF7AFE408446080A020202020202000441",
      INIT_40 => X"7BFF7ABE460441C2C00604044438397E7B007A7E06048504043E7B007A3E0202",
      INIT_41 => X"CA0808C706BE7B007ABE4404BE7BFF7ABE4604064182C0FF40C704480A0646BE",
      INIT_42 => X"FF7ABE004046044B0A4B0A08880641C2C0FF8504BE7BFF7ABE06048608850404",
      INIT_43 => X"7BFF7A3E04C0FF85047E7BFF7A7E00C0040806C804C7064182C0FF048744BE7B",
      INIT_44 => X"7BFF7AFEC08444424006BE7BFF7ABE424446404604FF043E7BFF7A3E0806043E",
      INIT_45 => X"020208090885C004C80808C7060646468680403839FE7BFF7AFE8487048504FE",
      INIT_46 => X"40424644484B0A86027C3D02C6C706027C3D02C4C706027C3D02C2C70602C2C6",
      INIT_47 => X"4B0A08088644BE7BFF7ABE40C0464240848D0C0A088644BE7BFF7ABE00004804",
      INIT_48 => X"84408D0C0A0242CA02020809088485C004C7068444BE7BFF7ABE00C044424046",
      INIT_49 => X"020206C6C7060006C606020204C4C7060004C4060402027E7BFF7A7E804006C8",
      INIT_4A => X"03028806C804C7064182C004C70684C47E7BFF7A7E86C4400686850400088804",
      INIT_4B => X"084B0A04460908040908C0C0C0FF0302FF030248C00302080008F300020200C8",
      INIT_4C => X"84C006BE7BFF7ABE447E7BFF7A7E043E7BFF7A3E808504020004020246090806",
      INIT_4D => X"850487048504FE7BFF7AFEC70685048504FE7BFF7AFEFE7BFF7AFEFE7BFF7AFE",
      INIT_4E => X"7A3E383AFF8A48060C04FE7BFF7AFE440806FE7BFF7AFE85048504FE7BFF7AFE",
      INIT_4F => X"1A1918D7169514531211100E0C0A0806043E7B007A3E0202043E7B007A3E0604",
      INIT_50 => X"02043E7B007A3E0202043E7B007A3EC7061C06488ACC1A588ED614529038395B",
      INIT_51 => X"007A7E00C004090906043E7B007A3E0202043E7B007A3E0202043E7B007A3E02",
      INIT_52 => X"04BE7B007ABE44C706BE7B007ABE00C04408090806047E7B007A7E04C7067E7B",
      INIT_53 => X"04BE7B007ABE020204BE7B007ABE02430204BE7B007ABE0604BE7B007ABE0202",
      INIT_54 => X"0204BE7B007ABE020204BE7B007ABE020204BE7B007ABE020204BE7B007ABE06",
      INIT_55 => X"BE020204BE7B007ABE020204BE7B007ABE0604BE7B007ABE0604BE7B007ABE02",
      INIT_56 => X"BE020204BE7B007ABE020204BE7B007ABE020204BE7B007ABE020204BE7B007A",
      INIT_57 => X"08C70604BE7B007ABEC70604BE7B007ABE020204BE7B007ABE020204BE7B007A",
      INIT_58 => X"020204BE7B007ABE020204BE7B007ABEC70604BE7B007ABEC7060A0846383909",
      INIT_59 => X"0604BE7B007ABE0202040806443839C7068504BE7B007ABEC70604BE7B007ABE",
      INIT_5A => X"007ABEC7060A06484038390908020206040806443839C7068504BE7B007ABEC7",
      INIT_5B => X"0039434104FF0639434104C0003E7B02BE7BFF7ABE0604BE7B007ABE0604BE7B",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000C038FF",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => dina(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \douta[22]\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \douta[23]\(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_143\ : STD_LOGIC;
  signal \^ena_array\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ena_array(0) <= \^ena_array\(0);
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4434444444344444444403E82003E834E834E834142003E834E834E834142008",
      INIT_01 => X"4444344444443403444444344444443444444434443444444403444444344444",
      INIT_02 => X"44340344C78C230B23ACE7444434443447444434474444344444344444443444",
      INIT_03 => X"44340344C78C230B23ACE74444344434474444340344C78C230B23ACE7444434",
      INIT_04 => X"444434474444340B4444340B44443447444434474444340344C78D230B23ADE7",
      INIT_05 => X"4444443444444434444444440344C78D230B23ADE744443444340B4444340B0B",
      INIT_06 => X"3447444434474444340344444434444444344444443444344444440344444434",
      INIT_07 => X"E74444344434474444340B4444340B4444344744443447444434444434474444",
      INIT_08 => X"444434443447444434474444340344C78C230B23ACE744340344C78C230B23AC",
      INIT_09 => X"0B0B444434474444340344C78D230B23ADE744443444340344C78C230B23ACE7",
      INIT_0A => X"3444444434444444344444443444444434444444444444440B4444340B444434",
      INIT_0B => X"E7E7444434443444344744443447444434444434474444340344444434444444",
      INIT_0C => X"44C744C78D230B23ADE7E744444434444434443444340344C744C78C230B23AC",
      INIT_0D => X"C78D230B23ADE7444434443447444434474444340344C78D230B23ADE7443403",
      INIT_0E => X"44341420340834474444340B0344C78D230B23ADE74444443444443444340344",
      INIT_0F => X"03E4C4E4C4E4C403E4E4E403E4E4E40344340344340344343C14203408344744",
      INIT_10 => X"C44434084444343C084444341420142034083447444434444444C44444C444C4",
      INIT_11 => X"C4C4034444C44444C444C4034444C4C44444C4C444C4C403E444C4E444C4E444",
      INIT_12 => X"44C4E444C403E444C4C4E444C4C4E444C4C403E44444C4C4E44444C4C4E44444",
      INIT_13 => X"3C44C8E4343C44C803E44444C4C4C4E44444C4C4C4E44444C4C4C403E444C4E4",
      INIT_14 => X"E744443444C88C230B23AC44E7C78C230B23ACE744443444C8E4343C44C8E434",
      INIT_15 => X"C7E4343C44C744343CE4343C44443444C78D230B23AD44E7C78D230B23AD44E7",
      INIT_16 => X"3C44E4343C4444003C44E4343C44003C44E4343C4434E4343CE4343C44443444",
      INIT_17 => X"343C44C4343CC4343CE4343C44C4343CC4343CE4343C4444003C44E4343C4400",
      INIT_18 => X"C8E4343C44003C448C230B23ACE744443444C8C803E4343C44C4343CC4343CE4",
      INIT_19 => X"C78C230B23ACC7E4343C44C78C230B23AC44E7C78C230B23AC44E7C744443444",
      INIT_1A => X"AC44E7C48C8C230B23AC44E7C48C8C230B23ACACACC403E4343C44C8E4343C44",
      INIT_1B => X"C78D230B23AD44E7C48C8D230B23AD44E7C48C8D230B23AD44E7C48C8C230B23",
      INIT_1C => X"C4C4C48C444444003C44444444444444444444444444444444C74444C7C744C7",
      INIT_1D => X"4444444434E44444444444444444E44444444444444444E44444444444444444",
      INIT_1E => X"E44444444444444444444434E44444444444444444444434E48C444444444444",
      INIT_1F => X"E444C8E444C8E444C88C230823AC00ACACACACAC443434C8C8C803341420C803",
      INIT_20 => X"AC4434343408344744443444C8E444C8E444C8E444C88C230823AC00AC443434",
      INIT_21 => X"E444C8E444C8E444C88D230823AD00AD443434E444C8E444C88D230823AD00AC",
      INIT_22 => X"E444443444C8E444443444C8E444443444C80814208C8D230823AD00AD443434",
      INIT_23 => X"AC8CAC8CAC8DAC8DAD8DAD8DAD00238D230823AD00ADAD4434348C083414208C",
      INIT_24 => X"8D230B23ADE7142034083447444434C41420AC00008C343CAC8CAC8CAC8CAC8C",
      INIT_25 => X"E48C4434084444C78E230B23AEE7142034083447444434C4E48C4434084444C7",
      INIT_26 => X"083414208C142008E48C4434084444C78E230B23AEE7142034083447444434C4",
      INIT_27 => X"14208C230B23ACAC03142803348E230B23AE8D8C0814208C088E230B23AE0034",
      INIT_28 => X"AC3403AC008C008C8C230B23AC00ACAC2008343C201420C80B208C03AC8C343C",
      INIT_29 => X"AC00AC3403AC008C008C8C230B23AC00AC208C08208C14208C008C230B23AC00",
      INIT_2A => X"8C230B23AC348C230B23AC8C230B23AC0B20AC00008C343C0314208C8C230B23",
      INIT_2B => X"00008C8C142034083447444434C4000003AC343C8C230B23AC348C230B23AC34",
      INIT_2C => X"44C40000440844003C441420C4000034083415200800142034083447444434C4",
      INIT_2D => X"3408344744C40000444444C40000033414203408344744C40000444444C40000",
      INIT_2E => X"C7C7C734343414208D230B23ADACACE7E7E734343403340334E4343C03341420",
      INIT_2F => X"033403340334033414208D230B23AD8C8CC7C7C734343414208D230B23AD8C8C",
      INIT_30 => X"444444E78CC7C7C703341420340834474444348C230B23AC000000ACE7E7E78C",
      INIT_31 => X"208C4444C48C444444C48C4444C48C440334E4343C44C744003C448D230B23AD",
      INIT_32 => X"44C48C444444C48C4444C48C44034444C48D444444C48D444444C48D44034414",
      INIT_33 => X"C403444444344444C48D4444444444C48D44444444C48D444444034414208C44",
      INIT_34 => X"8CC7C7C7C4C4C48C1420340834474444348D230B23AD444444ACACE7E7E7C4C4",
      INIT_35 => X"44443414208C8C8D230B23AD444444E78CC7C7C78D230B23AD444444444444E7",
      INIT_36 => X"34E4343C44440844003C4414208C4403341420340834474444344444C744C708",
      INIT_37 => X"44C444C40B0B14200B14208C44C48CC444C48CC444C48CC48C0000343C033403",
      INIT_38 => X"34C4083414203408344744C48C444444C4083414203408344744C48C444444C4",
      INIT_39 => X"083414203408344744C48C444444C444C444C414203408341420340834474444",
      INIT_3A => X"44C41420340834142034083447444434C4083414203408344744C48C444444C4",
      INIT_3B => X"083414203408344744C48C444444C4083414203408344744C48C444444C444C4",
      INIT_3C => X"0334E4343C0334E4343C0334E4343C03341420340834142034083447444434C4",
      INIT_3D => X"083447444434C40334E4343C4444C44444C444C40334142034083447444434C4",
      INIT_3E => X"44C744C70844443414208C8C8C230B23ACACE7E7AC4444C44444C444C4142034",
      INIT_3F => X"E4343C44C48C444408E4343C44C48C444414208C033414203408344744443444",
      INIT_40 => X"200B008C14208C8C00008C44C48CC444C48CC444C48CC48C0000343C03340334",
      INIT_41 => X"47444434C40334E4343C44C4C40334142034083447444434C40B00000B000014",
      INIT_42 => X"4414208C0334142034083447444434444444C44444C44444C444C41420340834",
      INIT_43 => X"8C8C00008CC4C4C48D8C0000343C03340334E4343C44C4444408E4343C44C444",
      INIT_44 => X"4434C48C8C230823AC00ACAC4434340B0000000B00000014200B0000008C1420",
      INIT_45 => X"3C441420C48C34083414200800142034083447444434C48C8C14203408344744",
      INIT_46 => X"083447444434C48C8C142034083447444434C4E4443408E444C44434E4084400",
      INIT_47 => X"4434C4E4443408E444C44434E40844003C441420C48C34083414200800142034",
      INIT_48 => X"3C441420C48C34083414200800142034083447444434C48C8C14203408344744",
      INIT_49 => X"C444C48C8CC48C8C230823AC00ACAC44343403E4443408E444C44434E4084400",
      INIT_4A => X"3C4444C48CE44444343C08E444341420340834474444344444C48CC44444C48C",
      INIT_4B => X"8C8C230823AC00ACAC44343403E444003C4444C48CE444003C4444C48CE44400",
      INIT_4C => X"C48CC444003C4444C48CC444003C4444C48C8CC48C8C230B23AC00AC8CC4C4C4",
      INIT_4D => X"44C48DC4E4444444344444C48DC444C48DC408E4E4E414208CE48C44003C4444",
      INIT_4E => X"2034083447444434E4444444344444C48DC444C48DC4E4444444344444C48DC4",
      INIT_4F => X"008C8C230B23AC0000ACAC1420AC8C8C8C8C0000343C1428030008E444443414",
      INIT_50 => X"008C8C230B23AC0000ACAC08AC008C008C8C230B23AC0000ACAC142008AC008C",
      INIT_51 => X"ACE444C48CC4E444C48CC4E444C48CC48C8D8C0000343C1428030B8C20AC008C",
      INIT_52 => X"8C230B23AC00ACACC4C4C40814002008E48C8C230B23AC00ACC4C4C48C1420AC",
      INIT_53 => X"440B8C208C343C8C230B23AC000000AC343C030B8C208CE48C0844443414208C",
      INIT_54 => X"203408344744C48C44083414203408344744C48C44083414203408344744C48C",
      INIT_55 => X"2008001420340834474444348C8C8C230B23AC00AC8C038C0334033414208C14",
      INIT_56 => X"340834474444348C0844443414208C8C8C230B23ACAC03340334142034083414",
      INIT_57 => X"0B0B14200B14208C44C48C44C48C44C48C033403341420340834142008001420",
      INIT_58 => X"0B8CC7C7C7208C14208D230B23AD00ACACE7E7E78C0000343C033414208C0000",
      INIT_59 => X"1420C4343C8C230B23AC000000ACACAC343C343C8C0000033414208C00000334",
      INIT_5A => X"C4343C4444340B8C208C033414208C8C00008C343C1420340834474444340834",
      INIT_5B => X"8C230B23AC444444448C3444C4343C44C4343C44C4343C44C4343C44C4343C44",
      INIT_5C => X"14208C230B23AC0000ACAC348C0000343C033414208C000003340B8C208C1420",
      INIT_5D => X"230B23AC000000343C343C08341420ACACAC033414208C8C000003340B8C208C",
      INIT_5E => X"2034083414208C230B23AC8C340834142034083447444434C4343C083414208C",
      INIT_5F => X"ACACACAC343C0314208C000003340B8C208C14208C230B23AC8C340B8C208C14",
      INIT_60 => X"47444434C4343C0B8C8C208C0314208C8C00008C343C14208C230B23AC000000",
      INIT_61 => X"C4343C44C444C4343C44C48C4444340814203408344744C4343C081420340834",
      INIT_62 => X"3CE4C7343C0814208D230B23AD4444440000E7E7E7E7AC8C3444C4343C44C444",
      INIT_63 => X"0000343C0314208C00000B8C8C208CAC8C343CAC8C343C8D230B23ADC7C7C734",
      INIT_64 => X"0000341420ACACAC0314208C8C00000B8C8C208C8C230B23AC0000ACACAC348C",
      INIT_65 => X"203408344744C4343CC4343C0814208C230B23AC000000AC343C088C230B23AC",
      INIT_66 => X"0B23AC000000008C343C34E4343C44343C0B8C8C208C8C230B23AC8C8C340814",
      INIT_67 => X"0314208C00008C03340334474444343C0334142034083447444434C4343C8C23",
      INIT_68 => X"C4343C0B8C8C208C0314208C8C00008C343C14208C230B23AC0000ACACACACAC",
      INIT_69 => X"C444C4343C44C48C4444340814203408344744C4343C08142034083447444434",
      INIT_6A => X"3C0814208D230B23AD4444440000E7E7E7E7AC8C3444C4343C44C444C4343C44",
      INIT_6B => X"0314208C00000B8C8C208CAC8C343CAC8C343C8D230B23ADC7C7C7343CE4C734",
      INIT_6C => X"20ACACAC0314208C8C00000B8C8C208C8C230B23AC0000ACACAC348C0000343C",
      INIT_6D => X"3408344744C4343CC4343C0814208C230B23AC0000AC088C230B23AC00003414",
      INIT_6E => X"23AC000000008C343C34E4343C44343C0B8C8C208C8C230B23AC8C8C34081420",
      INIT_6F => X"3C44348C343C03340334474444343C0334142034083447444434C4343C8C230B",
      INIT_70 => X"E400008C343C44003C448C230B23ACACC4008C0020208C8C230B23AC00ACAC34",
      INIT_71 => X"C4343C03E4343C44003C44C48CE4343C44003C44C48CE4343C44003C44C48C03",
      INIT_72 => X"343CE4343C14208C44C48C44C48C44C48C44C48CC4343C44C48CC4343C44C48C",
      INIT_73 => X"343C444444344444C48D44C48DE4343C444444344444C48D44C48D08E4343CE4",
      INIT_74 => X"C48DE4343CC48DE4343CC48D8C0B343C8CE4343C444444344444C48D44C48DE4",
      INIT_75 => X"8CC434083447444434444444344444444444443444443444C48CC41420E4343C",
      INIT_76 => X"44340844341420142034083447444434444444344444444444443444443444C4",
      INIT_77 => X"4434E4343C444434448C230B23AC444434C4142003E4343C4434084434142008",
      INIT_78 => X"444444444444344444344444444444C48CC444C48CC4142003E4343C44444434",
      INIT_79 => X"44C48CC4142003E4343C444434444434E4343C444434448C230B23AC44443444",
      INIT_7A => X"23AC44441420ACACE734083447444434444444444444C48C44C48CC44444C48C",
      INIT_7B => X"44C74444C48C44C48C8CC48C44444444444444344434084444344444348C230B",
      INIT_7C => X"44444444344434084444344444348C230B23AC4444441420E734083447444434",
      INIT_7D => X"344444344434081420340834474444344444444434444444C744344434444444",
      INIT_7E => X"44C744348C230B23AC343C343C081420E7E7340834474444340303E4343C4444",
      INIT_7F => X"E4343C44C4343CE4343C44C4343CE4343C44C4343C44C7444403142034083447",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \douta[31]\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_143\,
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \^ena_array\(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^ena_array\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_143\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"008C343C208C343C0814208D230B23AD00ADADE7ACE7AC8C8C0000343C142803",
      INIT_01 => X"8C8D4444C7C48D8D230B23AD00343C8C8D14208D230B23AD008C343C34148C8D",
      INIT_02 => X"ACE78C140020030B8CC7C7208C08088D230B23ADC7C744C78D230B23ADE7E78C",
      INIT_03 => X"3C448D230B23AD8C343C031420AC008C008D343C14208D230B23AD00ADACACE7",
      INIT_04 => X"3C44C4343CE4343C44C4343C44C4343C44C74444031420340834474444344400",
      INIT_05 => X"008C1420ADADE7AD8C44C7C48C8C8C0000343C8C343C03E4343C44C4343CE434",
      INIT_06 => X"343C8D230B23AD343C343C8D230B23AD00088D230B23AD001420088D230B23AD",
      INIT_07 => X"8C8D230B23AD0000343C8C00008C8CAC008C008D008C343C208D8D230B23AD8D",
      INIT_08 => X"8D230B23AD0000AD343C8C00008CAC00008D34142034083447444434C48C8D8C",
      INIT_09 => X"0B23AD0000343C8C00008D8C8C8D230B23AD0044C74434443444348C008D008D",
      INIT_0A => X"8C8D8E230B23AE8C343C44C78E230B23AEE78C343C44343CAC00008D34088D23",
      INIT_0B => X"44C744003C448E230B23AE343C343C14208E230B23AE0000E78C343C3444C7C4",
      INIT_0C => X"208C343C8E230B23AE343C088E230B23AEC7C744003C448E230B23AEE78C343C",
      INIT_0D => X"208DAC008C00343C200814288D0314203408344744C744348E230B23AE8CC7C7",
      INIT_0E => X"208C230B23ACACE70303088E230B23AE8C8C44C7C4343C204444C48C8D443414",
      INIT_0F => X"AC088C230B23AC1420088C230B23AC001420AC8C8C8C8C0000343C8C343C0314",
      INIT_10 => X"8C230B23AC343C343C14208C230B23AC8C343C348C230B23AC8C343C8C230B23",
      INIT_11 => X"00001428030B343C343C44C48C8C44C708443414203408344744443444003C44",
      INIT_12 => X"23AC004444348C008C008C1420340834474444348C230B23AC00ACACACAC8C8C",
      INIT_13 => X"1420ACACAC030B8C8C8C208C8C230B23AC004444343C8C008C00208C088C230B",
      INIT_14 => X"23AC00AC8C8C343C0814208C8C230B23AC8C8C8C348C230B23AC00AC8C343C08",
      INIT_15 => X"AC8C8C8C348C230B23AC00AC8C8C343C0814208C8C230B23AC8C8C8C348C230B",
      INIT_16 => X"0314208C8C230B23AC8C8C8C348C230B23AC00AC8C8C343C0814208C8C230B23",
      INIT_17 => X"0100ACACACACAC353C8C00008C8C8C8C0B8C8C8C348D230B23AD00AC8C8C343C",
      INIT_18 => X"3C343C8C008C008C8C230B23AC00008C008C008C008C008C8C8C8C8C230B23AC",
      INIT_19 => X"ACACAC353C8C00008C8C00008C8C0000208C8C00008C8C0000208C8C00000B34",
      INIT_1A => X"AC00343C8C008C008C8C230B23AC00343C8C008C008C8C230B23AC01ACACACAC",
      INIT_1B => X"008C8C230B23AC00343C8C008C008C8C230B23AC00343C8C008C008C8C230B23",
      INIT_1C => X"AC081420ACAC8C00008C14288C00008C1400200B343C343C8C00008C8C8C008C",
      INIT_1D => X"2003341400208C343C033414002003341400208C343C03030B8C208C8C230B23",
      INIT_1E => X"000020148C00008C8C0000148C00008C8C00008C00008C8C0000033403341400",
      INIT_1F => X"8C1400208C000003340334033403340334148C00008C8C000020148C00008C8C",
      INIT_20 => X"8C8C0B8C8C008C008C14208C230B23AC00000000ACACACACACACAC14298C0100",
      INIT_21 => X"E834E834E83403030B8C8C8C8C8C208C8C230B23AC8C8C8C8C0814208C00008C",
      INIT_22 => X"20444403E8348C230B23AC34E8348C230B23AC8C343CE8348C230B23AC8C343C",
      INIT_23 => X"0B23ACC4343C8C230B23ACC4343C8C230B23ACC4343C03E83408340814281400",
      INIT_24 => X"0B23AC00AC343C44348C8C081420ACAC8C00008C14288C00008C140020038C23",
      INIT_25 => X"AC8C8C8C348C230B23AC00ACACAC8C00008C00008C8C00008C343C8C8C8C8C23",
      INIT_26 => X"343CC4343C142803030B8C208C8C230B23AC0000343C8C00008C8C8C8C230B23",
      INIT_27 => X"343C34E4343C4444C4343CE4343C4444C4343CE4343C4444C4343C444444008C",
      INIT_28 => X"348D230B23AD343C343C8D230B23AD343C44348D230B23AD0000ADACACE7E7E7",
      INIT_29 => X"8D230B23AD0000343C8C8C008C008D8D230B23AD00343C44348C008C008D4434",
      INIT_2A => X"8CC7C7C70008201428208C208D8D230B23AD0000348C0000AC8C8C8C008C008D",
      INIT_2B => X"44C4343C44C4343C44C4343C44C4343C44C4343C444444008C343CC4343C030B",
      INIT_2C => X"0100ACACACACAC353C8C8C00000314008C343C0B44444444208C343C44C4343C",
      INIT_2D => X"8C8C34088C230B23AC0000348C008C008C14208C230B23AC8C8C8C8C230B23AC",
      INIT_2E => X"ACAC208C343C0314008C343C0B8C8C8C8C208C8C230B23AC8C230B23AC8C8C8C",
      INIT_2F => X"201428208C208C8C230B23AC8C8C8C8C348C230B23AC00000020081400ACACAC",
      INIT_30 => X"AC00AC4434348C230823AC34008C230823AC443434038C230B23AC8C8C8C0008",
      INIT_31 => X"0823AC443434AC8C8C230823AC443434AC8C8C230823AC443434AC8C8C230823",
      INIT_32 => X"34348C230823AC0000AC34348C230B23ACAC8C230823AC4434340300AC8C8C23",
      INIT_33 => X"ACAC8C230823AC0000AC34348C230B23ACAC8C230B23ACAC8C230823AC0000AC",
      INIT_34 => X"8C230B23ACACAC14280300AC8CAC8CAC8CAC8CAC8CAC8CAC8CAC00238C230B23",
      INIT_35 => X"34440B208C343C8C230823AC8C008C230B23ACAC8C343C030B0020AC008C008C",
      INIT_36 => X"44C78D230B23AD44E7C78C230B23ACE744C78C230B23AC44E7E7444434444444",
      INIT_37 => X"00ACACE7E7E78C8C00008C0000343C44443444444444443444444414280344C7",
      INIT_38 => X"008C00208C8D230B23AD444400C7C744003C44C78C8C008C00208C8D230B23AD",
      INIT_39 => X"003C44C78C8C008C00208C8D230B23AD444400C744003C44C744003C44C78C8C",
      INIT_3A => X"44003C44C78C8C008C00208C8D230B23AD4444440044003C44C744003C44C744",
      INIT_3B => X"ACE70BC7C744003C44C78C8C008C00208C8D230B23AD44444400C744003C44C7",
      INIT_3C => X"444414280B8C8D8EC7C7C7448E230B23AEAEE7C7208D8D230B23AD4444ADE7AD",
      INIT_3D => X"3444443444448C8C230B23AC4444444400ACACACE74434443434444434444434",
      INIT_3E => X"28030B8CC708201428208C208C8C230B23AC0000008CC7208C44344434344444",
      INIT_3F => X"34030B208C08201428208C208C8C230B23AC00ACACAC34444434444434444414",
      INIT_40 => X"230B23ACACAC14280300AC8CAC00238C230823ACAC8C343C008C230823AC4434",
      INIT_41 => X"00008C343C8C230823AC8C008C230B23ACACAC341428030B0020AC008C008C8C",
      INIT_42 => X"0B23AC0000ACAC208C343C8C00001428030B208C8C230B23AC348C0000343CAC",
      INIT_43 => X"230B23AC34030B208C8C230B23AC0000AC348C0000343C1428030B8C208C8C23",
      INIT_44 => X"230B23AD00ADC7C7C78C8D230B23ADE7E7E7E7ACAC0B348C230B23AC3434348C",
      INIT_45 => X"44348C343C2003AC00008C343CAC8CAC8DE4C700238D230B23AD8D208C343C8D",
      INIT_46 => X"E7E7E7E7C4343C2044003C44C4343C44003C44C4343C44003C44C4343C44C48C",
      INIT_47 => X"343C208D208D8D230B23AD0000C7C7C7C4343C208D208D8D230B23AD4400ADAD",
      INIT_48 => X"ACE7343C8C44C48C44348C343C202003AC343C208D8D230B23AD0000C7C7C7C4",
      INIT_49 => X"443444C4343C4444C48C443444C4343C4444C48C8C44348C230B23AC0000ACAC",
      INIT_4A => X"14208C8C0000343C142803AC343C208C8C230B23AC8C8CC744C4343C4444C48C",
      INIT_4B => X"AC343C00AC343CAC343C0303030B14200B14208C03142034083447444434C48C",
      INIT_4C => X"ACE8348C230B23ACAC8C230B23ACAC8C230B23ACE4343C4444444434AC343C00",
      INIT_4D => X"343C208C343C8C230B23AC343C343C343C8C230B23AC8C230B23AC8C230B23AC",
      INIT_4E => X"23AC3C200B8C8C8C34348C230B23AC8C34348C230B23AC208C343C8C230B23AC",
      INIT_4F => X"3C353C353C353C353C353C3434343434348C230823AC4434348C230823AC3434",
      INIT_50 => X"34348C230823AC4434348C230823AC343C00ACACACACACACACACADADAD002335",
      INIT_51 => X"0823AC0000AC343C34348C230823AC4434348C230823AC4434348C230823AC44",
      INIT_52 => X"348C230823AC8C343C8C230823AC0000AC8C343C34348C230823AC8C343C8C23",
      INIT_53 => X"348C230823AC4434348C230823AC44343C348C230823AC34348C230823AC4434",
      INIT_54 => X"34348C230823AC4434348C230823AC4434348C230823AC4434348C230823AC34",
      INIT_55 => X"AC4434348C230823AC4434348C230823AC34348C230823AC34348C230823AC44",
      INIT_56 => X"AC4434348C230823AC4434348C230823AC4434348C230823AC4434348C230823",
      INIT_57 => X"3C343C348C230823AC343C348C230823AC4434348C230823AC4434348C230823",
      INIT_58 => X"4434348C230823AC4434348C230823AC343C348C230823AC343C00ACAC002334",
      INIT_59 => X"3C348C230823AC44343400ACAC0023343C343C8C230823AC343C348C230823AC",
      INIT_5A => X"0823AC343C00ACACE40023343C4434343400ACAC0023343C343C8C230823AC34",
      INIT_5B => X"E7232010000BAC2320100003108C23348C230B23AC34348C230823AC34348C23",
      INIT_5C => X"000000000000000000000000000000000000000000000000000000000003000B",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \douta[31]\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_143\,
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[13]\(7 downto 0) => \douta[13]\(7 downto 0),
      \douta[14]\(0) => \douta[14]\(0),
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTPADOUTP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTADOUT(7 downto 0) => DOUTADOUT(7 downto 0),
      DOUTPADOUTP(0) => DOUTPADOUTP(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[22]\(7 downto 0) => \douta[22]\(7 downto 0),
      \douta[23]\(0) => \douta[23]\(0),
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[22]\(7 downto 0) => \douta[22]\(7 downto 0),
      \douta[23]\(0) => \douta[23]\(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      \douta[31]\(7 downto 0) => \douta[31]\(7 downto 0),
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      \douta[31]\(7 downto 0) => \douta[31]\(7 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[6].ram.r_n_7\,
      DOUTADOUT(7) => \ramloop[3].ram.r_n_0\,
      DOUTADOUT(6) => \ramloop[3].ram.r_n_1\,
      DOUTADOUT(5) => \ramloop[3].ram.r_n_2\,
      DOUTADOUT(4) => \ramloop[3].ram.r_n_3\,
      DOUTADOUT(3) => \ramloop[3].ram.r_n_4\,
      DOUTADOUT(2) => \ramloop[3].ram.r_n_5\,
      DOUTADOUT(1) => \ramloop[3].ram.r_n_6\,
      DOUTADOUT(0) => \ramloop[3].ram.r_n_7\,
      DOUTPADOUTP(0) => \ramloop[3].ram.r_n_8\,
      addra(0) => addra(12),
      clka => clka,
      douta(25 downto 0) => douta(31 downto 6)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(5 downto 2),
      douta(3 downto 0) => douta(5 downto 2),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      \douta[13]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[13]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[13]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[13]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[13]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[13]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[13]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[13]\(0) => \ramloop[2].ram.r_n_7\,
      \douta[14]\(0) => \ramloop[2].ram.r_n_8\,
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTADOUT(7) => \ramloop[3].ram.r_n_0\,
      DOUTADOUT(6) => \ramloop[3].ram.r_n_1\,
      DOUTADOUT(5) => \ramloop[3].ram.r_n_2\,
      DOUTADOUT(4) => \ramloop[3].ram.r_n_3\,
      DOUTADOUT(3) => \ramloop[3].ram.r_n_4\,
      DOUTADOUT(2) => \ramloop[3].ram.r_n_5\,
      DOUTADOUT(1) => \ramloop[3].ram.r_n_6\,
      DOUTADOUT(0) => \ramloop[3].ram.r_n_7\,
      DOUTPADOUTP(0) => \ramloop[3].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      \douta[22]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[22]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[22]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[22]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[22]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[22]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[22]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[22]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[23]\(0) => \ramloop[4].ram.r_n_8\,
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      \douta[22]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[22]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[22]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[22]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[22]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[22]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[22]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[22]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[23]\(0) => \ramloop[5].ram.r_n_8\,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(31 downto 24),
      \douta[31]\(7) => \ramloop[6].ram.r_n_0\,
      \douta[31]\(6) => \ramloop[6].ram.r_n_1\,
      \douta[31]\(5) => \ramloop[6].ram.r_n_2\,
      \douta[31]\(4) => \ramloop[6].ram.r_n_3\,
      \douta[31]\(3) => \ramloop[6].ram.r_n_4\,
      \douta[31]\(2) => \ramloop[6].ram.r_n_5\,
      \douta[31]\(1) => \ramloop[6].ram.r_n_6\,
      \douta[31]\(0) => \ramloop[6].ram.r_n_7\,
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(31 downto 24),
      \douta[31]\(7) => \ramloop[7].ram.r_n_0\,
      \douta[31]\(6) => \ramloop[7].ram.r_n_1\,
      \douta[31]\(5) => \ramloop[7].ram.r_n_2\,
      \douta[31]\(4) => \ramloop[7].ram.r_n_3\,
      \douta[31]\(3) => \ramloop[7].ram.r_n_4\,
      \douta[31]\(2) => \ramloop[7].ram.r_n_5\,
      \douta[31]\(1) => \ramloop[7].ram.r_n_6\,
      \douta[31]\(0) => \ramloop[7].ram.r_n_7\,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     11.661293 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "kintexu";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "design_1_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "kintexu";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_blk_mem_gen_0_0,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     11.661293 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintexu";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "design_1_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintexu";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
