Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Aug 19 16:19:08 2019
| Host             : rtrkos034 running 64-bit major release  (build 9200)
| Command          : report_power -file quant_power_routed.rpt -pb quant_power_summary_routed.pb -rpx quant_power_routed.rpx
| Design           : quant
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 11.883 (Junction temp exceeded!) |
| Dynamic (W)              | 11.134                           |
| Device Static (W)        | 0.749                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.757 |      247 |       --- |             --- |
|   LUT as Logic |     1.535 |      149 |     17600 |            0.85 |
|   CARRY4       |     0.207 |       34 |      4400 |            0.77 |
|   Register     |     0.015 |       23 |     35200 |            0.07 |
|   Others       |     0.000 |       38 |       --- |             --- |
| Signals        |     1.566 |      198 |       --- |             --- |
| Block RAM      |     0.126 |      0.5 |        60 |            0.83 |
| I/O            |     7.684 |       31 |       100 |           31.00 |
| Static Power   |     0.749 |          |           |                 |
| Total          |    11.883 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     3.654 |       3.524 |      0.130 |
| Vccaux    |       1.800 |     0.663 |       0.622 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     3.601 |       3.600 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.021 |       0.010 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| quant                                                     |    11.134 |
|   cbcr                                                    |     0.198 |
|     U0                                                    |     0.198 |
|       inst_blk_mem_gen                                    |     0.198 |
|         gnbram.gnativebmg.native_blk_mem_gen              |     0.198 |
|           valid.cstr                                      |     0.198 |
|             ramloop[0].ram.r                              |     0.198 |
|               prim_init.ram                               |     0.198 |
|   divider                                                 |     3.158 |
|     U0                                                    |     3.158 |
|       i_synth                                             |     3.158 |
|         i_nonzero_fract.i_synth                           |     3.158 |
|           i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider |     3.158 |
|             i_sdivider.divider_blk                        |     2.529 |
|               div_loop[0].adder_gen.reg_req.adsu_mod      |     0.062 |
|                 add1                                      |     0.062 |
|                   no_pipelining.the_addsub                |     0.062 |
|               div_loop[10].adder_gen.reg_req.adsu_mod     |     0.199 |
|                 add1                                      |     0.199 |
|                   no_pipelining.the_addsub                |     0.199 |
|               div_loop[11].adder_gen.reg_req.adsu_mod     |     0.200 |
|                 add1                                      |     0.200 |
|                   no_pipelining.the_addsub                |     0.200 |
|               div_loop[12].adder_gen.reg_req.adsu_mod     |     0.187 |
|                 add1                                      |     0.187 |
|                   no_pipelining.the_addsub                |     0.187 |
|               div_loop[13].adder_gen.reg_req.adsu_mod     |     0.111 |
|                 add1                                      |     0.111 |
|                   no_pipelining.the_addsub                |     0.111 |
|               div_loop[1].adder_gen.reg_req.adsu_mod      |     0.157 |
|                 add1                                      |     0.157 |
|                   no_pipelining.the_addsub                |     0.157 |
|               div_loop[2].adder_gen.reg_req.adsu_mod      |     0.185 |
|                 add1                                      |     0.185 |
|                   no_pipelining.the_addsub                |     0.185 |
|               div_loop[3].adder_gen.reg_req.adsu_mod      |     0.179 |
|                 add1                                      |     0.179 |
|                   no_pipelining.the_addsub                |     0.179 |
|               div_loop[4].adder_gen.reg_req.adsu_mod      |     0.159 |
|                 add1                                      |     0.159 |
|                   no_pipelining.the_addsub                |     0.159 |
|               div_loop[5].adder_gen.reg_req.adsu_mod      |     0.187 |
|                 add1                                      |     0.187 |
|                   no_pipelining.the_addsub                |     0.187 |
|               div_loop[6].adder_gen.reg_req.adsu_mod      |     0.209 |
|                 add1                                      |     0.209 |
|                   no_pipelining.the_addsub                |     0.209 |
|               div_loop[7].adder_gen.reg_req.adsu_mod      |     0.192 |
|                 add1                                      |     0.192 |
|                   no_pipelining.the_addsub                |     0.192 |
|               div_loop[8].adder_gen.reg_req.adsu_mod      |     0.198 |
|                 add1                                      |     0.198 |
|                   no_pipelining.the_addsub                |     0.198 |
|               div_loop[9].adder_gen.reg_req.adsu_mod      |     0.185 |
|                 add1                                      |     0.185 |
|                   no_pipelining.the_addsub                |     0.185 |
|             sgned_input.cmp_dividend                      |     0.085 |
|               twos_comp                                   |     0.085 |
|             sgned_input.cmp_divisor                       |     0.315 |
|               twos_comp                                   |     0.315 |
|             sign_pipeline.i_unrolled.sign_pipe            |     0.229 |
+-----------------------------------------------------------+-----------+


