
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.514552                       # Number of seconds simulated
sim_ticks                                514551677500                       # Number of ticks simulated
final_tick                               1014552221500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 296063                       # Simulator instruction rate (inst/s)
host_op_rate                                   296063                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50779944                       # Simulator tick rate (ticks/s)
host_mem_usage                                2340816                       # Number of bytes of host memory used
host_seconds                                 10132.97                       # Real time elapsed on the host
sim_insts                                  3000000008                       # Number of instructions simulated
sim_ops                                    3000000008                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       113216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     70411072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           70524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       113216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        113216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22151488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22151488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1100173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1101942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        346117                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             346117                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       220028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    136839651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137059679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       220028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           220028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43050074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43050074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43050074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       220028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    136839651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180109754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1101942                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     346117                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                   1101942                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   346117                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   70524288                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                22151488                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             70524288                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             22151488                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    140                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               69367                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               69563                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               69326                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               69267                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               69335                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               69272                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               69257                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               68896                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               68690                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               68824                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              68395                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              67575                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              67898                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              68530                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              68954                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              68653                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               21851                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               21833                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               21984                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               21899                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               21629                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               21875                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               22033                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               21804                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               21680                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               21599                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              21345                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              20644                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              21077                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              21548                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              21662                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              21654                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  514550372000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6               1101942                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               346117                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  869227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  127854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   84079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   13285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   15008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   15036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   15047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   15049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   15049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   15049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   15049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   15049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   15049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  15049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  15049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  15049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  15048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  15048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       189850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.051493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.976615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1239.422185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        97583     51.40%     51.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        25094     13.22%     64.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        10379      5.47%     70.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         5557      2.93%     73.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         4665      2.46%     75.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         4532      2.39%     77.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         3201      1.69%     79.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         2366      1.25%     80.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1874      0.99%     81.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         1805      0.95%     82.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         1727      0.91%     83.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         2331      1.23%     84.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         2108      1.11%     85.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1642      0.86%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1057      0.56%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1024      0.54%     87.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          982      0.52%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         1184      0.62%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         1779      0.94%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         3064      1.61%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         2683      1.41%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         1347      0.71%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         2756      1.45%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          920      0.48%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          342      0.18%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          255      0.13%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          203      0.11%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          174      0.09%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          108      0.06%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          128      0.07%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          104      0.05%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          139      0.07%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          103      0.05%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           98      0.05%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           83      0.04%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          129      0.07%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           75      0.04%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           65      0.03%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497          206      0.11%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           67      0.04%     96.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           47      0.02%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           47      0.02%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           49      0.03%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           45      0.02%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           45      0.02%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           50      0.03%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           28      0.01%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           43      0.02%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           36      0.02%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201           33      0.02%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           34      0.02%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          371      0.20%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          396      0.21%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457           28      0.01%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           22      0.01%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           27      0.01%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           14      0.01%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           14      0.01%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777           23      0.01%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841           27      0.01%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           31      0.02%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969           44      0.02%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033           11      0.01%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           23      0.01%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161           19      0.01%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225           18      0.01%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289           22      0.01%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353           16      0.01%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417           16      0.01%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481           13      0.01%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            9      0.00%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609           21      0.01%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673           17      0.01%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737           15      0.01%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            9      0.00%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865           19      0.01%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929           10      0.01%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            7      0.00%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057           15      0.01%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121           15      0.01%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185           17      0.01%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249           10      0.01%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            9      0.00%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377           12      0.01%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441           13      0.01%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           15      0.01%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569           10      0.01%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633           11      0.01%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697           11      0.01%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761           15      0.01%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825           13      0.01%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889           14      0.01%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953           22      0.01%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            7      0.00%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081           15      0.01%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            9      0.00%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           19      0.01%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273           17      0.01%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337           22      0.01%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401           13      0.01%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465           16      0.01%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            7      0.00%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           11      0.01%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657           17      0.01%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           11      0.01%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785           14      0.01%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849           12      0.01%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913           20      0.01%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            7      0.00%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            7      0.00%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            6      0.00%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169           12      0.01%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            2      0.00%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            6      0.00%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            9      0.00%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            6      0.00%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            8      0.00%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553           12      0.01%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            7      0.00%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681           12      0.01%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745            7      0.00%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            7      0.00%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            6      0.00%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           10      0.01%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            4      0.00%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            8      0.00%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           18      0.01%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         3645      1.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8896-8897            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       189850                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7560007750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             28271416500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 5509010000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               15202398750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      6861.49                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  13797.76                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                25659.25                       # Average memory access latency
system.mem_ctrls.avgRdBW                       137.06                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        43.05                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               137.06                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                43.05                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.05                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.93                       # Average write queue length over time
system.mem_ctrls.readRowHits                   995083                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  262973                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.98                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     355337.99                       # Average gap between requests
system.membus.throughput                    180109754                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              919807                       # Transaction distribution
system.membus.trans_dist::ReadResp             919807                       # Transaction distribution
system.membus.trans_dist::Writeback            346117                       # Transaction distribution
system.membus.trans_dist::ReadExReq            182135                       # Transaction distribution
system.membus.trans_dist::ReadExResp           182135                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2550001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2550001                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     92675776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            92675776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               92675776                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2108497500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5228656000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       336518064                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    250488468                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8319941                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    227854905                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       203197290                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     89.178370                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        20946897                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        31843                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            411065714                       # DTB read hits
system.switch_cpus.dtb.read_misses            1035837                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        412101551                       # DTB read accesses
system.switch_cpus.dtb.write_hits           219754342                       # DTB write hits
system.switch_cpus.dtb.write_misses            133000                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       219887342                       # DTB write accesses
system.switch_cpus.dtb.data_hits            630820056                       # DTB hits
system.switch_cpus.dtb.data_misses            1168837                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        631988893                       # DTB accesses
system.switch_cpus.itb.fetch_hits           299159870                       # ITB hits
system.switch_cpus.itb.fetch_misses             59735                       # ITB misses
system.switch_cpus.itb.fetch_acv                    2                       # ITB acv
system.switch_cpus.itb.fetch_accesses       299219605                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  925                       # Number of system calls
system.switch_cpus.numCycles               1029103355                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    303929607                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2326541459                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           336518064                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    224144187                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             448253579                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        33176611                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      232971048                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          518                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       432254                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          245                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         299159870                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3109053                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1010236806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.302966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.125527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        561983227     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         53453408      5.29%     60.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         55686660      5.51%     66.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         31066443      3.08%     69.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         54759865      5.42%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30606537      3.03%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         26607297      2.63%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         31787477      3.15%     83.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        164285892     16.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1010236806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.327001                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.260746                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        331839308                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     210754819                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         418162117                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      25680744                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       23799817                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     60200903                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        849818                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2297059479                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2124332                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       23799817                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        351428238                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        52204584                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     77818706                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         424592641                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      80392819                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2273156296                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         30311                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       27698394                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      35487546                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1665874273                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3024794410                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2598194269                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    426600141                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1508517903                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        157356335                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      5274101                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       833592                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         178896151                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    420589446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    224806171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     12166324                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4554930                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2157368363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1640278                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2097052604                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       374797                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    156598526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    106170683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1010236806                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.075803                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.796610                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    252177846     24.96%     24.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    189401743     18.75%     43.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    189544601     18.76%     62.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    162650584     16.10%     78.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    107584689     10.65%     89.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     59261364      5.87%     95.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     34312413      3.40%     98.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14338675      1.42%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       964891      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1010236806                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          790053      2.90%      2.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      2.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         11395      0.04%      2.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1122557      4.12%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            68      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult          313      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       11347482     41.63%     48.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      13988750     51.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       577903      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1281507540     61.11%     61.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2380626      0.11%     61.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    104666073      4.99%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     25887120      1.23%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     20124008      0.96%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     23438938      1.12%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2211205      0.11%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    415519098     19.81%     89.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    220740093     10.53%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2097052604                       # Type of FU issued
system.switch_cpus.iq.rate                   2.037747                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            27260618                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012999                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4745330611                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2037740451                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1836213867                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    486646815                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    277878852                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    241013595                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1879452517                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       244282802                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     29242511                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     34472220                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        53387                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12197                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     11106142                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       797056                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       157628                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       23799817                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        36644460                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2246003                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2228938952                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       728110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     420589446                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    224806171                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       821180                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         190259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         99383                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        12197                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3889581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      4352780                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8242361                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2088139812                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     412102281                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8912789                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              69930311                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            631989959                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        309774047                       # Number of branches executed
system.switch_cpus.iew.exec_stores          219887678                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.029087                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2079752328                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2077227462                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1282263696                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1717916813                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.018483                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746406                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    160124164                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      1630073                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7470203                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    986436989                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.094710                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.623245                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    351467979     35.63%     35.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    241587662     24.49%     60.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    129032936     13.08%     73.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     42489014      4.31%     77.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     52807919      5.35%     82.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23745245      2.41%     85.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     18268170      1.85%     87.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     16692668      1.69%     88.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    110345396     11.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    986436989                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2066299341                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2066299341                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              599817240                       # Number of memory references committed
system.switch_cpus.commit.loads             386117214                       # Number of loads committed
system.switch_cpus.commit.membars              814574                       # Number of memory barriers committed
system.switch_cpus.commit.branches          296498206                       # Number of branches committed
system.switch_cpus.commit.fp_insts          233657461                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1809134879                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     19334804                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     110345396                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3101446823                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4476678610                       # The number of ROB writes
system.switch_cpus.timesIdled                  255208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                18866549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000007                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.514552                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.514552                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.943439                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.943439                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2550342779                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1364514983                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         316046044                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        204379242                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        80793080                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1918082                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               299                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               291                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.009125                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008881                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2029102063                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         282410.489668                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          282410.489668                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                   1101696                       # number of replacements
system.l2.tags.tagsinuse                 32095.568000                       # Cycle average of tags in use
system.l2.tags.total_refs                      395983                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1133757                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.349266                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    18224.970421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   110.873921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 13376.592116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        383.131543                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.556182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.408221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979479                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst          204                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       115112                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  115316                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           449807                       # number of Writeback hits
system.l2.Writeback_hits::total                449807                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        58844                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 58844                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst           204                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        173956                       # number of demand (read+write) hits
system.l2.demand_hits::total                   174160                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          204                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       173956                       # number of overall hits
system.l2.overall_hits::total                  174160                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1769                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       918038                       # number of ReadReq misses
system.l2.ReadReq_misses::total                919807                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       182135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              182135                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1769                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1100173                       # number of demand (read+write) misses
system.l2.demand_misses::total                1101942                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1769                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1100173                       # number of overall misses
system.l2.overall_misses::total               1101942                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    118683750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  53478956000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     53597639750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  11579740250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11579740250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    118683750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  65058696250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      65177380000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    118683750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  65058696250                       # number of overall miss cycles
system.l2.overall_miss_latency::total     65177380000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         1973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1033150                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1035123                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       449807                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            449807                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       240979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            240979                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1274129                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1276102                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1274129                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1276102                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.896604                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.888582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.888597                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.755813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.755813                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.896604                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.863471                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.863522                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.896604                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.863471                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.863522                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 67090.870548                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58253.531989                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58270.528220                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 63577.787081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 63577.787081                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 67090.870548                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59134.969000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59147.740988                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 67090.870548                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59134.969000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59147.740988                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               346117                       # number of writebacks
system.l2.writebacks::total                    346117                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1769                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       918038                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           919807                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       182135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         182135                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1100173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1101942                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1100173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1101942                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     98366250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  42929807000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  43028173250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   9488010750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9488010750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     98366250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  52417817750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52516184000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     98366250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  52417817750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52516184000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.896604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.888582                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.888597                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.755813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.755813                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.896604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.863471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.863522                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.896604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.863471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.863522                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 55605.568118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46762.559938                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46779.567072                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 52093.286573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 52093.286573                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 55605.568118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 47645.068321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47657.847691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 55605.568118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 47645.068321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47657.847691                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   214668771                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1035123                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1035123                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           449807                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           240979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          240979                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2998065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3002011                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       126272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    110331904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          110458176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             110458176                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1312761500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3389747                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2180433250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2029104441                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 7799097.564990                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  7799097.564990                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              1873                       # number of replacements
system.cpu.icache.tags.tagsinuse           993.246547                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1295975945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2896                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          447505.505870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.358706                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   506.887841                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.474960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.495008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969967                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    299157258                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       299157258                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    299157258                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        299157258                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    299157258                       # number of overall hits
system.cpu.icache.overall_hits::total       299157258                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         2604                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2604                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         2604                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2604                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         2604                       # number of overall misses
system.cpu.icache.overall_misses::total          2604                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    158644745                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    158644745                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    158644745                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    158644745                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    158644745                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    158644745                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    299159862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    299159862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    299159862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    299159862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    299159862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    299159862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 60923.481183                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60923.481183                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 60923.481183                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60923.481183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 60923.481183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60923.481183                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2456                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          631                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          631                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          631                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          631                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          631                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          631                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1973                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1973                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1973                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1973                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1973                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1973                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    121081251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    121081251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    121081251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    121081251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    121081251                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    121081251                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61369.108464                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61369.108464                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61369.108464                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61369.108464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61369.108464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61369.108464                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           58                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.056641                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2029104443                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 13592688.448054                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  13592688.448054                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1274129                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           933158972                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1275151                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            731.802721                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   974.587537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    47.412463                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.951746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.046301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    375607758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       375607758                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    212017299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      212017299                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       814719                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       814719                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       814574                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       814574                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    587625057                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        587625057                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    587625057                       # number of overall hits
system.cpu.dcache.overall_hits::total       587625057                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4483248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4483248                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       868152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       868152                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5351400                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5351400                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5351400                       # number of overall misses
system.cpu.dcache.overall_misses::total       5351400                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 228254798250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 228254798250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  44005640162                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44005640162                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1274750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1274750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 272260438412                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 272260438412                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 272260438412                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 272260438412                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    380091006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    380091006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    212885451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    212885451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       814765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       814765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       814574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       814574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    592976457                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    592976457                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    592976457                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    592976457                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.011795                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011795                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004078                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009025                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 50912.819958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50912.819958                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 50688.865731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50688.865731                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 27711.956522                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27711.956522                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 50876.488099                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50876.488099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 50876.488099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50876.488099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3357469                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             57285                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.609915                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       449807                       # number of writebacks
system.cpu.dcache.writebacks::total            449807                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3450074                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3450074                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       627217                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       627217                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           26                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4077291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4077291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4077291                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4077291                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1033174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1033174                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       240935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       240935                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           20                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1274109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1274109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1274109                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1274109                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  54777430000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54777430000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  11954292764                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11954292764                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  66731722764                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  66731722764                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  66731722764                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  66731722764                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002149                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002149                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 53018.591254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53018.591254                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 49616.256517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49616.256517                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        14500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        14500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 52375.207117                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52375.207117                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 52375.207117                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52375.207117                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
