<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.03.01.08:55:56"
 outputDirectory="C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.4/pcie_hip/PCIE_HIP_FDAS/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RD_DMA_0_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RD_DMA_0_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RD_DMA_1_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RD_DMA_1_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RD_DMA_2_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RD_DMA_2_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RD_DMA_3_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RD_DMA_3_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_WR_DMA_0_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_WR_DMA_0_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_WR_DMA_1_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_WR_DMA_1_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_WR_DMA_2_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_WR_DMA_2_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_WR_DMA_3_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_WR_DMA_3_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK0_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK0_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK0_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK1_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK1_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK1_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RXM_BAR2_0_M0_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RXM_BAR2_0_M0_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_out" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="350000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_out_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="rd_dma_0" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_out" />
   <property name="associatedReset" value="reset_out" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="16" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rd_dma_0_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="rd_dma_0_burstcount"
       direction="output"
       role="burstcount"
       width="4" />
   <port
       name="rd_dma_0_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port name="rd_dma_0_address" direction="output" role="address" width="26" />
   <port name="rd_dma_0_write" direction="output" role="write" width="1" />
   <port
       name="rd_dma_0_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
  </interface>
  <interface name="rd_dma_1" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_out" />
   <property name="associatedReset" value="reset_out" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="16" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rd_dma_1_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="rd_dma_1_burstcount"
       direction="output"
       role="burstcount"
       width="4" />
   <port
       name="rd_dma_1_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port name="rd_dma_1_address" direction="output" role="address" width="26" />
   <port name="rd_dma_1_write" direction="output" role="write" width="1" />
   <port
       name="rd_dma_1_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
  </interface>
  <interface name="rd_dma_2" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_out" />
   <property name="associatedReset" value="reset_out" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="16" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rd_dma_2_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="rd_dma_2_burstcount"
       direction="output"
       role="burstcount"
       width="4" />
   <port
       name="rd_dma_2_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port name="rd_dma_2_address" direction="output" role="address" width="26" />
   <port name="rd_dma_2_write" direction="output" role="write" width="1" />
   <port
       name="rd_dma_2_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
  </interface>
  <interface name="rd_dma_3" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_out" />
   <property name="associatedReset" value="reset_out" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="16" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rd_dma_3_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="rd_dma_3_burstcount"
       direction="output"
       role="burstcount"
       width="4" />
   <port
       name="rd_dma_3_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port name="rd_dma_3_address" direction="output" role="address" width="26" />
   <port name="rd_dma_3_write" direction="output" role="write" width="1" />
   <port
       name="rd_dma_3_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
  </interface>
  <interface name="wr_dma_0" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_out" />
   <property name="associatedReset" value="reset_out" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="32" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="wr_dma_0_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="wr_dma_0_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="wr_dma_0_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="wr_dma_0_response" direction="input" role="response" width="2" />
   <port
       name="wr_dma_0_burstcount"
       direction="output"
       role="burstcount"
       width="4" />
   <port name="wr_dma_0_address" direction="output" role="address" width="26" />
   <port name="wr_dma_0_read" direction="output" role="read" width="1" />
  </interface>
  <interface name="wr_dma_1" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_out" />
   <property name="associatedReset" value="reset_out" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="32" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="wr_dma_1_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="wr_dma_1_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="wr_dma_1_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="wr_dma_1_response" direction="input" role="response" width="2" />
   <port
       name="wr_dma_1_burstcount"
       direction="output"
       role="burstcount"
       width="4" />
   <port name="wr_dma_1_address" direction="output" role="address" width="26" />
   <port name="wr_dma_1_read" direction="output" role="read" width="1" />
  </interface>
  <interface name="wr_dma_2" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_out" />
   <property name="associatedReset" value="reset_out" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="32" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="wr_dma_2_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="wr_dma_2_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="wr_dma_2_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="wr_dma_2_response" direction="input" role="response" width="2" />
   <port
       name="wr_dma_2_burstcount"
       direction="output"
       role="burstcount"
       width="4" />
   <port name="wr_dma_2_address" direction="output" role="address" width="26" />
   <port name="wr_dma_2_read" direction="output" role="read" width="1" />
  </interface>
  <interface name="wr_dma_3" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_out" />
   <property name="associatedReset" value="reset_out" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="32" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="wr_dma_3_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="wr_dma_3_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="wr_dma_3_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="wr_dma_3_response" direction="input" role="response" width="2" />
   <port
       name="wr_dma_3_burstcount"
       direction="output"
       role="burstcount"
       width="4" />
   <port name="wr_dma_3_address" direction="output" role="address" width="26" />
   <port name="wr_dma_3_read" direction="output" role="read" width="1" />
  </interface>
  <interface
     name="intel_pcie_ptile_mcdma_0_p0_usr_msix"
     kind="avalon_streaming"
     start="0">
   <property name="associatedClock" value="clk_out" />
   <property name="associatedReset" value="reset_out" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_p0_usr_msix_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_p0_usr_msix_ready"
       direction="output"
       role="ready"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_p0_usr_msix_data"
       direction="input"
       role="data"
       width="16" />
  </interface>
  <interface name="intel_pcie_ptile_mcdma_0_refclk0" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="intel_pcie_ptile_mcdma_0_refclk0_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="intel_pcie_ptile_mcdma_0_refclk1" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="intel_pcie_ptile_mcdma_0_refclk1_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="intel_pcie_ptile_mcdma_0_ninit_done" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="intel_pcie_ptile_mcdma_0_ninit_done_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="intel_pcie_ptile_mcdma_0_hip_serial" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in0"
       direction="input"
       role="rx_n_in0"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in1"
       direction="input"
       role="rx_n_in1"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in2"
       direction="input"
       role="rx_n_in2"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in3"
       direction="input"
       role="rx_n_in3"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in4"
       direction="input"
       role="rx_n_in4"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in5"
       direction="input"
       role="rx_n_in5"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in6"
       direction="input"
       role="rx_n_in6"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in7"
       direction="input"
       role="rx_n_in7"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in8"
       direction="input"
       role="rx_n_in8"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in9"
       direction="input"
       role="rx_n_in9"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in10"
       direction="input"
       role="rx_n_in10"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in11"
       direction="input"
       role="rx_n_in11"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in12"
       direction="input"
       role="rx_n_in12"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in13"
       direction="input"
       role="rx_n_in13"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in14"
       direction="input"
       role="rx_n_in14"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_n_in15"
       direction="input"
       role="rx_n_in15"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in0"
       direction="input"
       role="rx_p_in0"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in1"
       direction="input"
       role="rx_p_in1"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in2"
       direction="input"
       role="rx_p_in2"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in3"
       direction="input"
       role="rx_p_in3"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in4"
       direction="input"
       role="rx_p_in4"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in5"
       direction="input"
       role="rx_p_in5"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in6"
       direction="input"
       role="rx_p_in6"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in7"
       direction="input"
       role="rx_p_in7"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in8"
       direction="input"
       role="rx_p_in8"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in9"
       direction="input"
       role="rx_p_in9"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in10"
       direction="input"
       role="rx_p_in10"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in11"
       direction="input"
       role="rx_p_in11"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in12"
       direction="input"
       role="rx_p_in12"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in13"
       direction="input"
       role="rx_p_in13"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in14"
       direction="input"
       role="rx_p_in14"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_rx_p_in15"
       direction="input"
       role="rx_p_in15"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out0"
       direction="output"
       role="tx_n_out0"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out1"
       direction="output"
       role="tx_n_out1"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out2"
       direction="output"
       role="tx_n_out2"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out3"
       direction="output"
       role="tx_n_out3"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out4"
       direction="output"
       role="tx_n_out4"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out5"
       direction="output"
       role="tx_n_out5"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out6"
       direction="output"
       role="tx_n_out6"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out7"
       direction="output"
       role="tx_n_out7"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out8"
       direction="output"
       role="tx_n_out8"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out9"
       direction="output"
       role="tx_n_out9"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out10"
       direction="output"
       role="tx_n_out10"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out11"
       direction="output"
       role="tx_n_out11"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out12"
       direction="output"
       role="tx_n_out12"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out13"
       direction="output"
       role="tx_n_out13"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out14"
       direction="output"
       role="tx_n_out14"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_n_out15"
       direction="output"
       role="tx_n_out15"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out0"
       direction="output"
       role="tx_p_out0"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out1"
       direction="output"
       role="tx_p_out1"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out2"
       direction="output"
       role="tx_p_out2"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out3"
       direction="output"
       role="tx_p_out3"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out4"
       direction="output"
       role="tx_p_out4"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out5"
       direction="output"
       role="tx_p_out5"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out6"
       direction="output"
       role="tx_p_out6"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out7"
       direction="output"
       role="tx_p_out7"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out8"
       direction="output"
       role="tx_p_out8"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out9"
       direction="output"
       role="tx_p_out9"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out10"
       direction="output"
       role="tx_p_out10"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out11"
       direction="output"
       role="tx_p_out11"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out12"
       direction="output"
       role="tx_p_out12"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out13"
       direction="output"
       role="tx_p_out13"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out14"
       direction="output"
       role="tx_p_out14"
       width="1" />
   <port
       name="intel_pcie_ptile_mcdma_0_hip_serial_tx_p_out15"
       direction="output"
       role="tx_p_out15"
       width="1" />
  </interface>
  <interface name="intel_pcie_ptile_mcdma_0_pin_perst" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="intel_pcie_ptile_mcdma_0_pin_perst_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="reset_out" kind="reset" start="1">
   <property name="associatedClock" value="clk_out" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_out_reset_n" direction="output" role="reset_n" width="1" />
  </interface>
  <interface name="rxm_bar2_0_m0" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_out" />
   <property name="associatedReset" value="reset_out" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rxm_bar2_0_m0_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="rxm_bar2_0_m0_readdata"
       direction="input"
       role="readdata"
       width="64" />
   <port
       name="rxm_bar2_0_m0_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="rxm_bar2_0_m0_writeresponsevalid"
       direction="input"
       role="writeresponsevalid"
       width="1" />
   <port
       name="rxm_bar2_0_m0_response"
       direction="input"
       role="response"
       width="2" />
   <port
       name="rxm_bar2_0_m0_writedata"
       direction="output"
       role="writedata"
       width="64" />
   <port
       name="rxm_bar2_0_m0_address"
       direction="output"
       role="address"
       width="22" />
   <port name="rxm_bar2_0_m0_write" direction="output" role="write" width="1" />
   <port name="rxm_bar2_0_m0_read" direction="output" role="read" width="1" />
   <port
       name="rxm_bar2_0_m0_byteenable"
       direction="output"
       role="byteenable"
       width="8" />
  </interface>
 </perimeter>
 <entity kind="PCIE_HIP_FDAS" version="1.0" name="PCIE_HIP_FDAS">
  <parameter name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK1_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_RD_DMA_1_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_RD_DMA_2_ADDRESS_MAP" value="" />
  <parameter name="AUTO_WR_DMA_3_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_RXM_BAR2_0_M0_ADDRESS_MAP" value="" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_RD_DMA_3_ADDRESS_MAP" value="" />
  <parameter name="AUTO_RD_DMA_3_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_WR_DMA_2_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK0_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_RXM_BAR2_0_M0_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK1_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_WR_DMA_1_ADDRESS_MAP" value="" />
  <parameter name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK0_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_WR_DMA_0_ADDRESS_MAP" value="" />
  <parameter name="AUTO_WR_DMA_0_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_RD_DMA_2_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_WR_DMA_2_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_WR_DMA_3_ADDRESS_MAP" value="" />
  <parameter name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK0_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_INTEL_PCIE_PTILE_MCDMA_0_REFCLK1_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RD_DMA_0_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_WR_DMA_1_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_RD_DMA_1_ADDRESS_MAP" value="" />
  <parameter name="AUTO_RD_DMA_0_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\synth\PCIE_HIP_FDAS.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\synth\PCIE_HIP_FDAS.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.4/pcie_hip/PCIE_HIP_FDAS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_waitrequest_adapter/altera_merlin_waitrequest_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_waitrequest_adapter/altera_merlin_waitrequest_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_clock_bridge_0"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_wr_transparent_0"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_wr_transparent_1"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_wr_transparent_2"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_wr_transparent_3"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_rd_transparent_0"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_rd_transparent_1"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_rd_transparent_2"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_rd_transparent_3"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_reset_bridge_0"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_translator_191_k2xt5fq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_p6xnp3a"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7rxde4i"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_maph7pi"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_li4dm4i"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: altera_merlin_waitrequest_adapter"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_translator_191_q6cbhvi"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_22ekohy"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_j3ubbhi"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_wzxjsgi"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_li4dm4i"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: altera_merlin_waitrequest_adapter"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_p3tohby"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_uygknla"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_burst_adapter_1923_ltc53sq"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_uy6lb6a"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_stkzihq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_zqlsx3q"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_z42dfda"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_clock_bridge_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;350000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;350000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;350000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_clock_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_clock_bridge_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="clock_bridge_0" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_clock_bridge_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_mm_wr_transparent_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;mm_wr_transparent&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;mm_wr_transparent&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s0&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BYTE_SIZE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ADDRESS_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;26&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_mm_wr_transparent_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_wr_transparent_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="dma_rd_0" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_wr_transparent_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_mm_wr_transparent_1">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;mm_wr_transparent&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;mm_wr_transparent&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s0&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BYTE_SIZE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ADDRESS_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;26&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_mm_wr_transparent_1&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_wr_transparent_1.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="dma_rd_1" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_wr_transparent_1"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_mm_wr_transparent_2">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;mm_wr_transparent&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;mm_wr_transparent&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s0&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BYTE_SIZE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ADDRESS_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;26&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_mm_wr_transparent_2&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_wr_transparent_2.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="dma_rd_2" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_wr_transparent_2"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_mm_wr_transparent_3">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;mm_wr_transparent&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;mm_wr_transparent&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s0&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BYTE_SIZE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ADDRESS_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;26&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_mm_wr_transparent_3&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_3&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_3&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_3&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_3&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_3&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_3&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_wr_transparent_3&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_wr_transparent_3&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_wr_transparent_3.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="dma_rd_3" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_wr_transparent_3"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_mm_rd_transparent_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;mm_rd_transparent&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;mm_rd_transparent&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s0&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BYTE_SIZE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ADDRESS_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;26&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_mm_rd_transparent_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_rd_transparent_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="dma_wr_0" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_rd_transparent_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_mm_rd_transparent_1">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;mm_rd_transparent&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;mm_rd_transparent&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s0&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BYTE_SIZE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ADDRESS_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;26&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_mm_rd_transparent_1&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_rd_transparent_1.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="dma_wr_1" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_rd_transparent_1"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_mm_rd_transparent_2">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;mm_rd_transparent&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;mm_rd_transparent&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s0&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BYTE_SIZE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ADDRESS_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;26&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_mm_rd_transparent_2&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_rd_transparent_2.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="dma_wr_2" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_rd_transparent_2"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_mm_rd_transparent_3">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;26&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;26&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;mm_rd_transparent&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;mm_rd_transparent&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s0&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BYTE_SIZE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ADDRESS_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;26&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_mm_rd_transparent_3&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_3&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_3&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_3&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_3&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_3&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_3&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_rd_transparent_3&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_rd_transparent_3&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_rd_transparent_3.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="dma_wr_3" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_rd_transparent_3"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="device_die_types" value="HSSI_WHR,HSSI_CRETE3,MAIN_FM6" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;app_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;app_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;app_nreset_status&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;app_rst_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;app_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;p0_rx_pio_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_waitrequest_i&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_address_o&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;28&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_byteenable_o&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_read_o&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_readdata_i&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_readdatavalid_i&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_write_o&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_writedata_o&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_burstcount_o&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_response_i&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_pio_writeresponsevalid_i&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;app_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;p0_d2hdm_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;d2hdm_waitrequest_i&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;d2hdm_read_o&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;d2hdm_address_o&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;d2hdm_burstcount_o&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;d2hdm_byteenable_o&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;d2hdm_readdatavalid_i&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;d2hdm_readdata_i&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;d2hdm_response_i&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;app_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;p0_h2ddm_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2ddm_waitrequest_i&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2ddm_write_o&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2ddm_address_o&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2ddm_burstcount_o&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2ddm_byteenable_o&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2ddm_writedata_o&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;app_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;p0_usr_msix&lt;/name&gt;
            &lt;type&gt;avalon_streaming&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;usr_event_msix_valid_i&lt;/name&gt;
                    &lt;role&gt;valid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;usr_event_msix_ready_o&lt;/name&gt;
                    &lt;role&gt;ready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;usr_event_msix_data_i&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;app_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;app_nreset_status&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;beatsPerCycle&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;errorDescriptor&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxChannel&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;packetDescription&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;p0_usr_config_tl&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;usr_hip_tl_cfg_func_o&lt;/name&gt;
                    &lt;role&gt;tl_cfg_func&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;usr_hip_tl_cfg_add_o&lt;/name&gt;
                    &lt;role&gt;tl_cfg_add&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;usr_hip_tl_cfg_ctl_o&lt;/name&gt;
                    &lt;role&gt;tl_cfg_ctl&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;p0_hip_status&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;p0_link_up_o&lt;/name&gt;
                    &lt;role&gt;link_up&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;p0_dl_up_o&lt;/name&gt;
                    &lt;role&gt;dl_up&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;p0_surprise_down_err_o&lt;/name&gt;
                    &lt;role&gt;surprise_down_err&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;p0_ltssm_state_o&lt;/name&gt;
                    &lt;role&gt;ltssmstate&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;6&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;refclk0&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;refclk0&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;100000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;refclk1&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;refclk1&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;100000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ninit_done&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ninit_done&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hip_serial&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in0&lt;/name&gt;
                    &lt;role&gt;rx_n_in0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in1&lt;/name&gt;
                    &lt;role&gt;rx_n_in1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in2&lt;/name&gt;
                    &lt;role&gt;rx_n_in2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in3&lt;/name&gt;
                    &lt;role&gt;rx_n_in3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in4&lt;/name&gt;
                    &lt;role&gt;rx_n_in4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in5&lt;/name&gt;
                    &lt;role&gt;rx_n_in5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in6&lt;/name&gt;
                    &lt;role&gt;rx_n_in6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in7&lt;/name&gt;
                    &lt;role&gt;rx_n_in7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in8&lt;/name&gt;
                    &lt;role&gt;rx_n_in8&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in9&lt;/name&gt;
                    &lt;role&gt;rx_n_in9&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in10&lt;/name&gt;
                    &lt;role&gt;rx_n_in10&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in11&lt;/name&gt;
                    &lt;role&gt;rx_n_in11&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in12&lt;/name&gt;
                    &lt;role&gt;rx_n_in12&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in13&lt;/name&gt;
                    &lt;role&gt;rx_n_in13&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in14&lt;/name&gt;
                    &lt;role&gt;rx_n_in14&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_n_in15&lt;/name&gt;
                    &lt;role&gt;rx_n_in15&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in0&lt;/name&gt;
                    &lt;role&gt;rx_p_in0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in1&lt;/name&gt;
                    &lt;role&gt;rx_p_in1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in2&lt;/name&gt;
                    &lt;role&gt;rx_p_in2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in3&lt;/name&gt;
                    &lt;role&gt;rx_p_in3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in4&lt;/name&gt;
                    &lt;role&gt;rx_p_in4&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in5&lt;/name&gt;
                    &lt;role&gt;rx_p_in5&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in6&lt;/name&gt;
                    &lt;role&gt;rx_p_in6&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in7&lt;/name&gt;
                    &lt;role&gt;rx_p_in7&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in8&lt;/name&gt;
                    &lt;role&gt;rx_p_in8&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in9&lt;/name&gt;
                    &lt;role&gt;rx_p_in9&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in10&lt;/name&gt;
                    &lt;role&gt;rx_p_in10&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in11&lt;/name&gt;
                    &lt;role&gt;rx_p_in11&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in12&lt;/name&gt;
                    &lt;role&gt;rx_p_in12&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in13&lt;/name&gt;
                    &lt;role&gt;rx_p_in13&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in14&lt;/name&gt;
                    &lt;role&gt;rx_p_in14&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rx_p_in15&lt;/name&gt;
                    &lt;role&gt;rx_p_in15&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out0&lt;/name&gt;
                    &lt;role&gt;tx_n_out0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out1&lt;/name&gt;
                    &lt;role&gt;tx_n_out1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out2&lt;/name&gt;
                    &lt;role&gt;tx_n_out2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out3&lt;/name&gt;
                    &lt;role&gt;tx_n_out3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out4&lt;/name&gt;
                    &lt;role&gt;tx_n_out4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out5&lt;/name&gt;
                    &lt;role&gt;tx_n_out5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out6&lt;/name&gt;
                    &lt;role&gt;tx_n_out6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out7&lt;/name&gt;
                    &lt;role&gt;tx_n_out7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out8&lt;/name&gt;
                    &lt;role&gt;tx_n_out8&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out9&lt;/name&gt;
                    &lt;role&gt;tx_n_out9&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out10&lt;/name&gt;
                    &lt;role&gt;tx_n_out10&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out11&lt;/name&gt;
                    &lt;role&gt;tx_n_out11&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out12&lt;/name&gt;
                    &lt;role&gt;tx_n_out12&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out13&lt;/name&gt;
                    &lt;role&gt;tx_n_out13&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out14&lt;/name&gt;
                    &lt;role&gt;tx_n_out14&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_n_out15&lt;/name&gt;
                    &lt;role&gt;tx_n_out15&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out0&lt;/name&gt;
                    &lt;role&gt;tx_p_out0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out1&lt;/name&gt;
                    &lt;role&gt;tx_p_out1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out2&lt;/name&gt;
                    &lt;role&gt;tx_p_out2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out3&lt;/name&gt;
                    &lt;role&gt;tx_p_out3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out4&lt;/name&gt;
                    &lt;role&gt;tx_p_out4&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out5&lt;/name&gt;
                    &lt;role&gt;tx_p_out5&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out6&lt;/name&gt;
                    &lt;role&gt;tx_p_out6&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out7&lt;/name&gt;
                    &lt;role&gt;tx_p_out7&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out8&lt;/name&gt;
                    &lt;role&gt;tx_p_out8&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out9&lt;/name&gt;
                    &lt;role&gt;tx_p_out9&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out10&lt;/name&gt;
                    &lt;role&gt;tx_p_out10&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out11&lt;/name&gt;
                    &lt;role&gt;tx_p_out11&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out12&lt;/name&gt;
                    &lt;role&gt;tx_p_out12&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out13&lt;/name&gt;
                    &lt;role&gt;tx_p_out13&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out14&lt;/name&gt;
                    &lt;role&gt;tx_p_out14&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;tx_p_out15&lt;/name&gt;
                    &lt;role&gt;tx_p_out15&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;pin_perst&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;pin_perst_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="device_family" value="Agilex" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;app_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;app_nreset_status&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;app_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;app_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_rx_pio_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_waitrequest_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;28&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_byteenable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_readdata_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_readdatavalid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_writedata_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_burstcount_o&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_response_i&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_pio_writeresponsevalid_i&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;app_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_d2hdm_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;d2hdm_waitrequest_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;d2hdm_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;d2hdm_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;d2hdm_burstcount_o&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;d2hdm_byteenable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;d2hdm_readdatavalid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;d2hdm_readdata_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;d2hdm_response_i&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;app_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_h2ddm_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2ddm_waitrequest_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2ddm_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2ddm_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2ddm_burstcount_o&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2ddm_byteenable_o&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2ddm_writedata_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;app_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_usr_msix&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;usr_event_msix_valid_i&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;usr_event_msix_ready_o&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;usr_event_msix_data_i&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;app_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;app_nreset_status&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_usr_config_tl&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;usr_hip_tl_cfg_func_o&lt;/name&gt;
                        &lt;role&gt;tl_cfg_func&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;usr_hip_tl_cfg_add_o&lt;/name&gt;
                        &lt;role&gt;tl_cfg_add&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;usr_hip_tl_cfg_ctl_o&lt;/name&gt;
                        &lt;role&gt;tl_cfg_ctl&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;p0_hip_status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_link_up_o&lt;/name&gt;
                        &lt;role&gt;link_up&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_dl_up_o&lt;/name&gt;
                        &lt;role&gt;dl_up&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_surprise_down_err_o&lt;/name&gt;
                        &lt;role&gt;surprise_down_err&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;p0_ltssm_state_o&lt;/name&gt;
                        &lt;role&gt;ltssmstate&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;6&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;refclk0&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;refclk0&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;refclk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;refclk1&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ninit_done&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ninit_done&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hip_serial&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in0&lt;/name&gt;
                        &lt;role&gt;rx_n_in0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in1&lt;/name&gt;
                        &lt;role&gt;rx_n_in1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in2&lt;/name&gt;
                        &lt;role&gt;rx_n_in2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in3&lt;/name&gt;
                        &lt;role&gt;rx_n_in3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in4&lt;/name&gt;
                        &lt;role&gt;rx_n_in4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in5&lt;/name&gt;
                        &lt;role&gt;rx_n_in5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in6&lt;/name&gt;
                        &lt;role&gt;rx_n_in6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in7&lt;/name&gt;
                        &lt;role&gt;rx_n_in7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in8&lt;/name&gt;
                        &lt;role&gt;rx_n_in8&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in9&lt;/name&gt;
                        &lt;role&gt;rx_n_in9&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in10&lt;/name&gt;
                        &lt;role&gt;rx_n_in10&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in11&lt;/name&gt;
                        &lt;role&gt;rx_n_in11&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in12&lt;/name&gt;
                        &lt;role&gt;rx_n_in12&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in13&lt;/name&gt;
                        &lt;role&gt;rx_n_in13&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in14&lt;/name&gt;
                        &lt;role&gt;rx_n_in14&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_n_in15&lt;/name&gt;
                        &lt;role&gt;rx_n_in15&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in0&lt;/name&gt;
                        &lt;role&gt;rx_p_in0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in1&lt;/name&gt;
                        &lt;role&gt;rx_p_in1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in2&lt;/name&gt;
                        &lt;role&gt;rx_p_in2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in3&lt;/name&gt;
                        &lt;role&gt;rx_p_in3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in4&lt;/name&gt;
                        &lt;role&gt;rx_p_in4&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in5&lt;/name&gt;
                        &lt;role&gt;rx_p_in5&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in6&lt;/name&gt;
                        &lt;role&gt;rx_p_in6&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in7&lt;/name&gt;
                        &lt;role&gt;rx_p_in7&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in8&lt;/name&gt;
                        &lt;role&gt;rx_p_in8&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in9&lt;/name&gt;
                        &lt;role&gt;rx_p_in9&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in10&lt;/name&gt;
                        &lt;role&gt;rx_p_in10&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in11&lt;/name&gt;
                        &lt;role&gt;rx_p_in11&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in12&lt;/name&gt;
                        &lt;role&gt;rx_p_in12&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in13&lt;/name&gt;
                        &lt;role&gt;rx_p_in13&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in14&lt;/name&gt;
                        &lt;role&gt;rx_p_in14&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rx_p_in15&lt;/name&gt;
                        &lt;role&gt;rx_p_in15&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out0&lt;/name&gt;
                        &lt;role&gt;tx_n_out0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out1&lt;/name&gt;
                        &lt;role&gt;tx_n_out1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out2&lt;/name&gt;
                        &lt;role&gt;tx_n_out2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out3&lt;/name&gt;
                        &lt;role&gt;tx_n_out3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out4&lt;/name&gt;
                        &lt;role&gt;tx_n_out4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out5&lt;/name&gt;
                        &lt;role&gt;tx_n_out5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out6&lt;/name&gt;
                        &lt;role&gt;tx_n_out6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out7&lt;/name&gt;
                        &lt;role&gt;tx_n_out7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out8&lt;/name&gt;
                        &lt;role&gt;tx_n_out8&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out9&lt;/name&gt;
                        &lt;role&gt;tx_n_out9&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out10&lt;/name&gt;
                        &lt;role&gt;tx_n_out10&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out11&lt;/name&gt;
                        &lt;role&gt;tx_n_out11&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out12&lt;/name&gt;
                        &lt;role&gt;tx_n_out12&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out13&lt;/name&gt;
                        &lt;role&gt;tx_n_out13&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out14&lt;/name&gt;
                        &lt;role&gt;tx_n_out14&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_n_out15&lt;/name&gt;
                        &lt;role&gt;tx_n_out15&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out0&lt;/name&gt;
                        &lt;role&gt;tx_p_out0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out1&lt;/name&gt;
                        &lt;role&gt;tx_p_out1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out2&lt;/name&gt;
                        &lt;role&gt;tx_p_out2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out3&lt;/name&gt;
                        &lt;role&gt;tx_p_out3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out4&lt;/name&gt;
                        &lt;role&gt;tx_p_out4&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out5&lt;/name&gt;
                        &lt;role&gt;tx_p_out5&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out6&lt;/name&gt;
                        &lt;role&gt;tx_p_out6&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out7&lt;/name&gt;
                        &lt;role&gt;tx_p_out7&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out8&lt;/name&gt;
                        &lt;role&gt;tx_p_out8&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out9&lt;/name&gt;
                        &lt;role&gt;tx_p_out9&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out10&lt;/name&gt;
                        &lt;role&gt;tx_p_out10&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out11&lt;/name&gt;
                        &lt;role&gt;tx_p_out11&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out12&lt;/name&gt;
                        &lt;role&gt;tx_p_out12&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out13&lt;/name&gt;
                        &lt;role&gt;tx_p_out13&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out14&lt;/name&gt;
                        &lt;role&gt;tx_p_out14&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;tx_p_out15&lt;/name&gt;
                        &lt;role&gt;tx_p_out15&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;pin_perst&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;pin_perst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;intel_pcie_ptile_mcdma&lt;/className&gt;
        &lt;version&gt;5.0.0&lt;/version&gt;
        &lt;displayName&gt;P-Tile Multichannel DMA Intel FPGA IP for PCI Express&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;base_device&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;BASE_DEVICE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;design_environment&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DESIGN_ENVIRONMENT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_die_revisions&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_die_types&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_TYPES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Stratix 10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_family&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;part_trait_device&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;Unknown&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;speed_grade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;app_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;app_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="base_device" value="FM6REVB" />
  <parameter name="design_environment" value="Unknown" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.map.hip_serial&lt;/key&gt;
            &lt;value&gt;pcie_tb.hip_serial&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.map.pin_perst&lt;/key&gt;
            &lt;value&gt;pcie_tb.pin_perst&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.map.refclk0&lt;/key&gt;
            &lt;value&gt;pcie_tb.refclk0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.map.refclk1&lt;/key&gt;
            &lt;value&gt;pcie_tb.refclk1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.class&lt;/key&gt;
            &lt;value&gt;intel_pcie_ptile_tbed&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.apps_type_hwtcl&lt;/key&gt;
            &lt;value&gt;3&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.base_device&lt;/key&gt;
            &lt;value&gt;FM6REVB&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_clk_hwtcl&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_pin_perst_hwtcl&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.bfm_drive_interface_test_hwtcl&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.device_die_revisions&lt;/key&gt;
            &lt;value&gt;HSSI_WHR_REVA HSSI_CRETE3_REVA MAIN_FM6_REVB&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.device_die_types&lt;/key&gt;
            &lt;value&gt;HSSI_WHR HSSI_CRETE3 MAIN_FM6&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.device_family&lt;/key&gt;
            &lt;value&gt;Agilex&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.example_design_mode_hwtcl&lt;/key&gt;
            &lt;value&gt;PIO/SRIOV&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.gen123_lane_rate_mode_hwtcl&lt;/key&gt;
            &lt;value&gt;Gen4 (16.0 Gbps)&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.generating_ed_hwtcl&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.lane_mask_hwtcl&lt;/key&gt;
            &lt;value&gt;x16&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.pll_refclk_freq_hwtcl&lt;/key&gt;
            &lt;value&gt;100 MHz&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.port_type_hwtcl&lt;/key&gt;
            &lt;value&gt;Root Port&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.serial_sim_hwtcl&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.silicon_rev_hwtcl&lt;/key&gt;
            &lt;value&gt;10nm6bwhra&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.parameter.standard_interface_selection_hwtcl&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;testbench.partner.pcie_tb.version&lt;/key&gt;
            &lt;value&gt;1.0.0&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="part_trait_device" value="AGFB014R24B2E2V" />
  <parameter
     name="device_die_revisions"
     value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
  <parameter name="device" value="AGFB014R24B2E2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="speed_grade" value="2" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="intel_pcie_ptile_mcdma_0" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_reset_bridge_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;-1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_reset_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_reset_bridge_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="reset_bridge_0" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_reset_bridge_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writeresponsevalid&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;22&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;33554432&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writeresponsevalid&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;22&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;22&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;33554432&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;22&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;mm_transparent_no_burst_pio&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;mm_transparent_no_burst_pio&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s0&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; datawidth=&apos;64&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;25&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;64&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BYTE_SIZE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ADDRESS_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;22&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;RESPONSE_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;2&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="PCIE_HIP_FDAS" as="rxm_bar2_0" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_mm_transparent_no_burst_pio_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_DATA_W} {512};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_READ} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_WRITE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator} {WAITREQUEST_ALLOWANCE} {4};add_instance {dma_wr_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_wr_0_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_wr_0_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_wr_0_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_wr_0_s0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_wr_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_wr_0_s0_translator} {SYNC_RESET} {1};add_instance {dma_wr_1_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_wr_1_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_wr_1_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_wr_1_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_wr_1_s0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_READ} {1};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_wr_1_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_wr_1_s0_translator} {SYNC_RESET} {1};add_instance {dma_wr_2_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_wr_2_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_wr_2_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_wr_2_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_wr_2_s0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_READ} {1};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_wr_2_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_wr_2_s0_translator} {SYNC_RESET} {1};add_instance {dma_wr_3_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_wr_3_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_wr_3_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_wr_3_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_wr_3_s0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_READ} {1};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_wr_3_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_wr_3_s0_translator} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_WUNIQUE} {691};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_DOMAIN_H} {690};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_DOMAIN_L} {689};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_SNOOP_H} {688};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_SNOOP_L} {685};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BARRIER_H} {684};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BARRIER_L} {683};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_ORI_BURST_SIZE_H} {682};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_ORI_BURST_SIZE_L} {680};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_RESPONSE_STATUS_H} {679};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_RESPONSE_STATUS_L} {678};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_QOS_H} {665};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_QOS_L} {665};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_DATA_SIDEBAND_H} {663};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_DATA_SIDEBAND_L} {663};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_ADDR_SIDEBAND_H} {662};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_ADDR_SIDEBAND_L} {662};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BURST_TYPE_H} {661};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BURST_TYPE_L} {660};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_CACHE_H} {677};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_CACHE_L} {674};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_THREAD_ID_H} {670};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_THREAD_ID_L} {670};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BURST_SIZE_H} {659};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BURST_SIZE_L} {657};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BEGIN_BURST} {664};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_PROTECTION_H} {673};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_PROTECTION_L} {671};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BURSTWRAP_H} {656};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BURSTWRAP_L} {656};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_DATA_H} {511};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_SRC_ID_H} {667};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_SRC_ID_L} {666};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_DEST_ID_H} {669};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {PKT_DEST_ID_L} {668};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {ST_DATA_W} {692};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_wr_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000200000000&quot;
   end=&quot;0x00000000300000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_wr_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000400000000&quot;
   end=&quot;0x00000000500000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dma_wr_2_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000600000000&quot;
   end=&quot;0x00000000700000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;dma_wr_3_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000800000000&quot;
   end=&quot;0x00000000900000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {ID} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent} {SYNC_RESET} {1};add_instance {dma_wr_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {682};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {680};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_RESPONSE_STATUS_H} {679};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_RESPONSE_STATUS_L} {678};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_BURST_SIZE_H} {659};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_BURST_SIZE_L} {657};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_BEGIN_BURST} {664};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_PROTECTION_H} {673};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_PROTECTION_L} {671};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_BURSTWRAP_H} {656};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_BURSTWRAP_L} {656};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_SRC_ID_H} {667};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_SRC_ID_L} {666};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_DEST_ID_H} {669};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_DEST_ID_L} {668};set_instance_parameter_value {dma_wr_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_wr_0_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dma_wr_0_s0_agent} {ST_DATA_W} {692};set_instance_parameter_value {dma_wr_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_wr_0_s0_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_wr_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_wr_0_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_wr_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_wr_0_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_wr_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_wr_0_s0_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {dma_wr_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_wr_0_s0_agent} {ID} {0};set_instance_parameter_value {dma_wr_0_s0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_wr_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_wr_0_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_wr_0_s0_agent} {SYNC_RESET} {1};add_instance {dma_wr_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {693};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_wr_0_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dma_wr_1_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_ORI_BURST_SIZE_H} {682};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_ORI_BURST_SIZE_L} {680};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_RESPONSE_STATUS_H} {679};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_RESPONSE_STATUS_L} {678};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_BURST_SIZE_H} {659};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_BURST_SIZE_L} {657};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_BEGIN_BURST} {664};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_PROTECTION_H} {673};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_PROTECTION_L} {671};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_BURSTWRAP_H} {656};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_BURSTWRAP_L} {656};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_SRC_ID_H} {667};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_SRC_ID_L} {666};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_DEST_ID_H} {669};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_DEST_ID_L} {668};set_instance_parameter_value {dma_wr_1_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_wr_1_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dma_wr_1_s0_agent} {ST_DATA_W} {692};set_instance_parameter_value {dma_wr_1_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_wr_1_s0_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_wr_1_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_wr_1_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_wr_1_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_wr_1_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_wr_1_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_wr_1_s0_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {dma_wr_1_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_wr_1_s0_agent} {ID} {1};set_instance_parameter_value {dma_wr_1_s0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_wr_1_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_wr_1_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_wr_1_s0_agent} {SYNC_RESET} {1};add_instance {dma_wr_1_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {693};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_wr_1_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dma_wr_2_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_ORI_BURST_SIZE_H} {682};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_ORI_BURST_SIZE_L} {680};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_RESPONSE_STATUS_H} {679};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_RESPONSE_STATUS_L} {678};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_BURST_SIZE_H} {659};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_BURST_SIZE_L} {657};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_BEGIN_BURST} {664};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_PROTECTION_H} {673};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_PROTECTION_L} {671};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_BURSTWRAP_H} {656};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_BURSTWRAP_L} {656};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_SRC_ID_H} {667};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_SRC_ID_L} {666};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_DEST_ID_H} {669};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_DEST_ID_L} {668};set_instance_parameter_value {dma_wr_2_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_wr_2_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dma_wr_2_s0_agent} {ST_DATA_W} {692};set_instance_parameter_value {dma_wr_2_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_wr_2_s0_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_wr_2_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_wr_2_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_wr_2_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_wr_2_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_wr_2_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_wr_2_s0_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {dma_wr_2_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_wr_2_s0_agent} {ID} {2};set_instance_parameter_value {dma_wr_2_s0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_wr_2_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_wr_2_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_wr_2_s0_agent} {SYNC_RESET} {1};add_instance {dma_wr_2_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {693};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_wr_2_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dma_wr_3_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_ORI_BURST_SIZE_H} {682};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_ORI_BURST_SIZE_L} {680};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_RESPONSE_STATUS_H} {679};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_RESPONSE_STATUS_L} {678};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_BURST_SIZE_H} {659};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_BURST_SIZE_L} {657};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_BEGIN_BURST} {664};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_PROTECTION_H} {673};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_PROTECTION_L} {671};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_BURSTWRAP_H} {656};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_BURSTWRAP_L} {656};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_SRC_ID_H} {667};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_SRC_ID_L} {666};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_DEST_ID_H} {669};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_DEST_ID_L} {668};set_instance_parameter_value {dma_wr_3_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_wr_3_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dma_wr_3_s0_agent} {ST_DATA_W} {692};set_instance_parameter_value {dma_wr_3_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_wr_3_s0_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_wr_3_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_wr_3_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_wr_3_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_wr_3_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_wr_3_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_wr_3_s0_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {dma_wr_3_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_wr_3_s0_agent} {ID} {3};set_instance_parameter_value {dma_wr_3_s0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_wr_3_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_wr_3_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_wr_3_s0_agent} {SYNC_RESET} {1};add_instance {dma_wr_3_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {693};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_wr_3_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 2 3 };set_instance_parameter_value {router} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read read read read };set_instance_parameter_value {router} {START_ADDRESS} {0x200000000 0x400000000 0x600000000 0x800000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x300000000 0x500000000 0x700000000 0x900000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {639};set_instance_parameter_value {router} {PKT_ADDR_L} {576};set_instance_parameter_value {router} {PKT_PROTECTION_H} {673};set_instance_parameter_value {router} {PKT_PROTECTION_L} {671};set_instance_parameter_value {router} {PKT_DEST_ID_H} {669};set_instance_parameter_value {router} {PKT_DEST_ID_L} {668};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router} {PKT_TRANS_READ} {643};set_instance_parameter_value {router} {ST_DATA_W} {692};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {639};set_instance_parameter_value {router_001} {PKT_ADDR_L} {576};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {673};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {671};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {669};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {668};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_001} {ST_DATA_W} {692};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {639};set_instance_parameter_value {router_002} {PKT_ADDR_L} {576};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {673};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {671};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {669};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {668};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_002} {ST_DATA_W} {692};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {639};set_instance_parameter_value {router_003} {PKT_ADDR_L} {576};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {673};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {671};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {669};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {668};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_003} {ST_DATA_W} {692};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {639};set_instance_parameter_value {router_004} {PKT_ADDR_L} {576};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {673};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {671};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {669};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {668};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_004} {ST_DATA_W} {692};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_DEST_ID_H} {669};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_DEST_ID_L} {668};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_SRC_ID_H} {667};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_SRC_ID_L} {666};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_THREAD_ID_H} {670};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PKT_THREAD_ID_L} {670};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {MAX_OUTSTANDING_RESPONSES} {32};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PIPELINED} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {ST_DATA_W} {692};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {692};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {692};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {692};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {692};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {692};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {692};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {692};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {692};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {692};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {692};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {altera_merlin_waitrequest_adapter};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {UAV_ADDRESS_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {UAV_DATA_W} {512};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {S0_WAITREQUEST_ALLOWANCE} {4};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {M0_WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {UAV_MAX_PENDING_READ_TRANSACTIONS} {16};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {UAV_MAX_PENDING_WRITE_TRANSACTIONS} {16};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {UAV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {UAV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {UAV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter} {SYNC_RESET} {1};add_instance {dma_wr_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_wr_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_wr_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_wr_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_wr_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_wr_0_reset_reset_bridge} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_wr_0_s0_agent.m0} {dma_wr_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.m0/dma_wr_0_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_0_s0_agent.rf_source} {dma_wr_0_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rf_source/dma_wr_0_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_0_s0_agent_rsp_fifo.out} {dma_wr_0_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent_rsp_fifo.out/dma_wr_0_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_0_s0_agent.rdata_fifo_src} {dma_wr_0_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rdata_fifo_src/dma_wr_0_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux.src} {dma_wr_0_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux.src/dma_wr_0_s0_agent.cp} {qsys_mm.command};add_connection {dma_wr_1_s0_agent.m0} {dma_wr_1_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.m0/dma_wr_1_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_1_s0_agent.rf_source} {dma_wr_1_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rf_source/dma_wr_1_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_1_s0_agent_rsp_fifo.out} {dma_wr_1_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent_rsp_fifo.out/dma_wr_1_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_1_s0_agent.rdata_fifo_src} {dma_wr_1_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rdata_fifo_src/dma_wr_1_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux_001.src} {dma_wr_1_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_001.src/dma_wr_1_s0_agent.cp} {qsys_mm.command};add_connection {dma_wr_2_s0_agent.m0} {dma_wr_2_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.m0/dma_wr_2_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_2_s0_agent.rf_source} {dma_wr_2_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rf_source/dma_wr_2_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_2_s0_agent_rsp_fifo.out} {dma_wr_2_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent_rsp_fifo.out/dma_wr_2_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_2_s0_agent.rdata_fifo_src} {dma_wr_2_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rdata_fifo_src/dma_wr_2_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux_002.src} {dma_wr_2_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_002.src/dma_wr_2_s0_agent.cp} {qsys_mm.command};add_connection {dma_wr_3_s0_agent.m0} {dma_wr_3_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.m0/dma_wr_3_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_3_s0_agent.rf_source} {dma_wr_3_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rf_source/dma_wr_3_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_3_s0_agent_rsp_fifo.out} {dma_wr_3_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent_rsp_fifo.out/dma_wr_3_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_3_s0_agent.rdata_fifo_src} {dma_wr_3_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rdata_fifo_src/dma_wr_3_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux_003.src} {dma_wr_3_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_003.src/dma_wr_3_s0_agent.cp} {qsys_mm.command};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.cp/router.sink} {qsys_mm.command};add_connection {dma_wr_0_s0_agent.rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {dma_wr_0_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {dma_wr_1_s0_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {dma_wr_1_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {dma_wr_2_s0_agent.rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {dma_wr_2_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {dma_wr_3_s0_agent.rp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {dma_wr_3_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router.src} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_sink} {qsys_mm.command};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_sink} {qsys_mm.response};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {avalon_streaming};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.rsp_src/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {avalon};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {domainAlias} {};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {avalon};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {arbitrationPriority} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {baseAddress} {0x0000};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {defaultConnection} {false};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {domainAlias} {};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_wr_0_reset_reset_bridge.out_reset} {dma_wr_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_wr_0_reset_reset_bridge.out_reset} {dma_wr_1_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_wr_0_reset_reset_bridge.out_reset} {dma_wr_2_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_wr_0_reset_reset_bridge.out_reset} {dma_wr_3_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {dma_wr_0_s0_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {dma_wr_1_s0_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {dma_wr_2_s0_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {dma_wr_3_s0_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {dma_wr_0_s0_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {dma_wr_1_s0_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {dma_wr_2_s0_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {dma_wr_3_s0_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.out_reset} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_0_s0_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_1_s0_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_2_s0_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_3_s0_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_0_s0_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_0_s0_agent_rsp_fifo.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_1_s0_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_1_s0_agent_rsp_fifo.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_2_s0_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_2_s0_agent_rsp_fifo.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_3_s0_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_3_s0_agent_rsp_fifo.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_wr_0_reset_reset_bridge.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.clk} {clock};add_interface {intel_pcie_ptile_mcdma_0_p0_d2hdm_master} {avalon} {slave};set_interface_property {intel_pcie_ptile_mcdma_0_p0_d2hdm_master} {EXPORT_OF} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator.avalon_anti_master_0};add_interface {dma_wr_0_s0} {avalon} {master};set_interface_property {dma_wr_0_s0} {EXPORT_OF} {dma_wr_0_s0_translator.avalon_anti_slave_0};add_interface {dma_wr_1_s0} {avalon} {master};set_interface_property {dma_wr_1_s0} {EXPORT_OF} {dma_wr_1_s0_translator.avalon_anti_slave_0};add_interface {dma_wr_2_s0} {avalon} {master};set_interface_property {dma_wr_2_s0} {EXPORT_OF} {dma_wr_2_s0_translator.avalon_anti_slave_0};add_interface {dma_wr_3_s0} {avalon} {master};set_interface_property {dma_wr_3_s0} {EXPORT_OF} {dma_wr_3_s0_translator.avalon_anti_slave_0};add_interface {dma_wr_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_wr_0_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_wr_0_reset_reset_bridge.in_reset};add_interface {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge.in_reset};add_interface {intel_pcie_ptile_mcdma_0_app_clk} {clock} {slave};set_interface_property {intel_pcie_ptile_mcdma_0_app_clk} {EXPORT_OF} {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dma_wr_0.s0} {0};set_module_assignment {interconnect_id.dma_wr_1.s0} {1};set_module_assignment {interconnect_id.dma_wr_2.s0} {2};set_module_assignment {interconnect_id.dma_wr_3.s0} {3};set_module_assignment {interconnect_id.intel_pcie_ptile_mcdma_0.p0_d2hdm_master} {0};" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_mm_interconnect_1920\synth\PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_mm_interconnect_1920\synth\PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_waitrequest_adapter/altera_merlin_waitrequest_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="PCIE_HIP_FDAS" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_translator_191_k2xt5fq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_p6xnp3a"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7rxde4i"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_maph7pi"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_li4dm4i"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: altera_merlin_waitrequest_adapter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_DATA_W} {512};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_READDATA} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_READ} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator} {WAITREQUEST_ALLOWANCE} {16};add_instance {dma_rd_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_rd_0_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_0_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_0_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_rd_0_s0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_READ} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_rd_0_s0_translator} {WAITREQUEST_ALLOWANCE} {16};set_instance_parameter_value {dma_rd_0_s0_translator} {SYNC_RESET} {1};add_instance {dma_rd_1_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_rd_1_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_1_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_1_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_rd_1_s0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_READ} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_rd_1_s0_translator} {WAITREQUEST_ALLOWANCE} {16};set_instance_parameter_value {dma_rd_1_s0_translator} {SYNC_RESET} {1};add_instance {dma_rd_2_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_rd_2_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_2_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_2_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_rd_2_s0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_READ} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_rd_2_s0_translator} {WAITREQUEST_ALLOWANCE} {16};set_instance_parameter_value {dma_rd_2_s0_translator} {SYNC_RESET} {1};add_instance {dma_rd_3_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_rd_3_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_3_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_3_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_rd_3_s0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_READ} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_rd_3_s0_translator} {WAITREQUEST_ALLOWANCE} {16};set_instance_parameter_value {dma_rd_3_s0_translator} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_WUNIQUE} {691};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_DOMAIN_H} {690};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_DOMAIN_L} {689};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_SNOOP_H} {688};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_SNOOP_L} {685};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BARRIER_H} {684};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BARRIER_L} {683};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_ORI_BURST_SIZE_H} {682};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_ORI_BURST_SIZE_L} {680};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_RESPONSE_STATUS_H} {679};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_RESPONSE_STATUS_L} {678};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_QOS_H} {665};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_QOS_L} {665};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_DATA_SIDEBAND_H} {663};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_DATA_SIDEBAND_L} {663};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_ADDR_SIDEBAND_H} {662};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_ADDR_SIDEBAND_L} {662};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BURST_TYPE_H} {661};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BURST_TYPE_L} {660};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_CACHE_H} {677};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_CACHE_L} {674};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_THREAD_ID_H} {670};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_THREAD_ID_L} {670};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BURST_SIZE_H} {659};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BURST_SIZE_L} {657};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BEGIN_BURST} {664};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_PROTECTION_H} {673};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_PROTECTION_L} {671};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BURSTWRAP_H} {656};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BURSTWRAP_L} {656};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_DATA_H} {511};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_SRC_ID_H} {667};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_SRC_ID_L} {666};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_DEST_ID_H} {669};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {PKT_DEST_ID_L} {668};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {ST_DATA_W} {692};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_rd_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000200000000&quot;
   end=&quot;0x00000000300000000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_rd_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000400000000&quot;
   end=&quot;0x00000000500000000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dma_rd_2_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000600000000&quot;
   end=&quot;0x00000000700000000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;dma_rd_3_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000800000000&quot;
   end=&quot;0x00000000900000000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {ID} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent} {SYNC_RESET} {1};add_instance {dma_rd_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {682};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {680};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_RESPONSE_STATUS_H} {679};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_RESPONSE_STATUS_L} {678};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_BURST_SIZE_H} {659};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_BURST_SIZE_L} {657};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_BEGIN_BURST} {664};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_PROTECTION_H} {673};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_PROTECTION_L} {671};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_BURSTWRAP_H} {656};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_BURSTWRAP_L} {656};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_SRC_ID_H} {667};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_SRC_ID_L} {666};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_DEST_ID_H} {669};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_DEST_ID_L} {668};set_instance_parameter_value {dma_rd_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rd_0_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dma_rd_0_s0_agent} {ST_DATA_W} {692};set_instance_parameter_value {dma_rd_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rd_0_s0_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_0_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_rd_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rd_0_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rd_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rd_0_s0_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {dma_rd_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_rd_0_s0_agent} {ID} {0};set_instance_parameter_value {dma_rd_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_0_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_rd_0_s0_agent} {SYNC_RESET} {1};add_instance {dma_rd_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {693};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rd_0_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dma_rd_1_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_ORI_BURST_SIZE_H} {682};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_ORI_BURST_SIZE_L} {680};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_RESPONSE_STATUS_H} {679};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_RESPONSE_STATUS_L} {678};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_BURST_SIZE_H} {659};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_BURST_SIZE_L} {657};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_BEGIN_BURST} {664};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_PROTECTION_H} {673};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_PROTECTION_L} {671};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_BURSTWRAP_H} {656};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_BURSTWRAP_L} {656};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_SRC_ID_H} {667};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_SRC_ID_L} {666};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_DEST_ID_H} {669};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_DEST_ID_L} {668};set_instance_parameter_value {dma_rd_1_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rd_1_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dma_rd_1_s0_agent} {ST_DATA_W} {692};set_instance_parameter_value {dma_rd_1_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rd_1_s0_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_1_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_1_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_rd_1_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rd_1_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rd_1_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rd_1_s0_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {dma_rd_1_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_rd_1_s0_agent} {ID} {1};set_instance_parameter_value {dma_rd_1_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_1_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_1_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_rd_1_s0_agent} {SYNC_RESET} {1};add_instance {dma_rd_1_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {693};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rd_1_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dma_rd_2_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_ORI_BURST_SIZE_H} {682};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_ORI_BURST_SIZE_L} {680};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_RESPONSE_STATUS_H} {679};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_RESPONSE_STATUS_L} {678};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_BURST_SIZE_H} {659};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_BURST_SIZE_L} {657};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_BEGIN_BURST} {664};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_PROTECTION_H} {673};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_PROTECTION_L} {671};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_BURSTWRAP_H} {656};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_BURSTWRAP_L} {656};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_SRC_ID_H} {667};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_SRC_ID_L} {666};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_DEST_ID_H} {669};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_DEST_ID_L} {668};set_instance_parameter_value {dma_rd_2_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rd_2_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dma_rd_2_s0_agent} {ST_DATA_W} {692};set_instance_parameter_value {dma_rd_2_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rd_2_s0_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_2_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_2_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_rd_2_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rd_2_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rd_2_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rd_2_s0_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {dma_rd_2_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_rd_2_s0_agent} {ID} {2};set_instance_parameter_value {dma_rd_2_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_2_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_2_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_rd_2_s0_agent} {SYNC_RESET} {1};add_instance {dma_rd_2_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {693};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rd_2_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dma_rd_3_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_ORI_BURST_SIZE_H} {682};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_ORI_BURST_SIZE_L} {680};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_RESPONSE_STATUS_H} {679};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_RESPONSE_STATUS_L} {678};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_BURST_SIZE_H} {659};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_BURST_SIZE_L} {657};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_BEGIN_BURST} {664};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_PROTECTION_H} {673};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_PROTECTION_L} {671};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_BURSTWRAP_H} {656};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_BURSTWRAP_L} {656};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_BYTE_CNT_H} {655};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_SRC_ID_H} {667};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_SRC_ID_L} {666};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_DEST_ID_H} {669};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_DEST_ID_L} {668};set_instance_parameter_value {dma_rd_3_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rd_3_s0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {dma_rd_3_s0_agent} {ST_DATA_W} {692};set_instance_parameter_value {dma_rd_3_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rd_3_s0_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_3_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_3_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_rd_3_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rd_3_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rd_3_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rd_3_s0_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {dma_rd_3_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_rd_3_s0_agent} {ID} {3};set_instance_parameter_value {dma_rd_3_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_3_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_3_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_rd_3_s0_agent} {SYNC_RESET} {1};add_instance {dma_rd_3_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {693};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rd_3_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 2 3 };set_instance_parameter_value {router} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write write write write };set_instance_parameter_value {router} {START_ADDRESS} {0x200000000 0x400000000 0x600000000 0x800000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x300000000 0x500000000 0x700000000 0x900000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {639};set_instance_parameter_value {router} {PKT_ADDR_L} {576};set_instance_parameter_value {router} {PKT_PROTECTION_H} {673};set_instance_parameter_value {router} {PKT_PROTECTION_L} {671};set_instance_parameter_value {router} {PKT_DEST_ID_H} {669};set_instance_parameter_value {router} {PKT_DEST_ID_L} {668};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router} {PKT_TRANS_READ} {643};set_instance_parameter_value {router} {ST_DATA_W} {692};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {639};set_instance_parameter_value {router_001} {PKT_ADDR_L} {576};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {673};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {671};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {669};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {668};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_001} {ST_DATA_W} {692};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {639};set_instance_parameter_value {router_002} {PKT_ADDR_L} {576};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {673};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {671};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {669};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {668};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_002} {ST_DATA_W} {692};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {639};set_instance_parameter_value {router_003} {PKT_ADDR_L} {576};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {673};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {671};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {669};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {668};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_003} {ST_DATA_W} {692};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {639};set_instance_parameter_value {router_004} {PKT_ADDR_L} {576};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {673};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {671};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {669};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {668};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_004} {ST_DATA_W} {692};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {692};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {692};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {692};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {692};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {692};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {692};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {692};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {692};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {692};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {692};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(691) domain(690:689) snoop(688:685) barrier(684:683) ori_burst_size(682:680) response_status(679:678) cache(677:674) protection(673:671) thread_id(670) dest_id(669:668) src_id(667:666) qos(665) begin_burst(664) data_sideband(663) addr_sideband(662) burst_type(661:660) burst_size(659:657) burstwrap(656) byte_cnt(655:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {altera_merlin_waitrequest_adapter};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {UAV_ADDRESS_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {UAV_DATA_W} {512};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {S0_WAITREQUEST_ALLOWANCE} {16};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {M0_WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {UAV_MAX_PENDING_READ_TRANSACTIONS} {16};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {UAV_MAX_PENDING_WRITE_TRANSACTIONS} {16};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {UAV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {UAV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {UAV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter} {SYNC_RESET} {1};add_instance {dma_rd_0_s0_waitrequest_allowance_adapter} {altera_merlin_waitrequest_adapter};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {UAV_DATA_W} {512};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {S0_WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {M0_WAITREQUEST_ALLOWANCE} {16};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {UAV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {UAV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {UAV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {UAV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {UAV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter} {SYNC_RESET} {1};add_instance {dma_rd_1_s0_waitrequest_allowance_adapter} {altera_merlin_waitrequest_adapter};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {UAV_DATA_W} {512};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {S0_WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {M0_WAITREQUEST_ALLOWANCE} {16};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {UAV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {UAV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {UAV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {UAV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {UAV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter} {SYNC_RESET} {1};add_instance {dma_rd_2_s0_waitrequest_allowance_adapter} {altera_merlin_waitrequest_adapter};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {UAV_DATA_W} {512};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {S0_WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {M0_WAITREQUEST_ALLOWANCE} {16};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {UAV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {UAV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {UAV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {UAV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {UAV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter} {SYNC_RESET} {1};add_instance {dma_rd_3_s0_waitrequest_allowance_adapter} {altera_merlin_waitrequest_adapter};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {UAV_DATA_W} {512};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {S0_WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {M0_WAITREQUEST_ALLOWANCE} {16};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {UAV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {UAV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {UAV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {UAV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {UAV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter} {SYNC_RESET} {1};add_instance {dma_rd_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_rd_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_rd_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_rd_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_rd_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_rd_0_reset_reset_bridge} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {rsp_mux.src} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.rp} {qsys_mm.response};add_connection {dma_rd_0_s0_agent.rf_source} {dma_rd_0_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rf_source/dma_rd_0_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_0_s0_agent_rsp_fifo.out} {dma_rd_0_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent_rsp_fifo.out/dma_rd_0_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_0_s0_agent.rdata_fifo_src} {dma_rd_0_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rdata_fifo_src/dma_rd_0_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux.src} {dma_rd_0_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux.src/dma_rd_0_s0_agent.cp} {qsys_mm.command};add_connection {dma_rd_1_s0_agent.rf_source} {dma_rd_1_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rf_source/dma_rd_1_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_1_s0_agent_rsp_fifo.out} {dma_rd_1_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent_rsp_fifo.out/dma_rd_1_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_1_s0_agent.rdata_fifo_src} {dma_rd_1_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rdata_fifo_src/dma_rd_1_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux_001.src} {dma_rd_1_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_001.src/dma_rd_1_s0_agent.cp} {qsys_mm.command};add_connection {dma_rd_2_s0_agent.rf_source} {dma_rd_2_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rf_source/dma_rd_2_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_2_s0_agent_rsp_fifo.out} {dma_rd_2_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent_rsp_fifo.out/dma_rd_2_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_2_s0_agent.rdata_fifo_src} {dma_rd_2_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rdata_fifo_src/dma_rd_2_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux_002.src} {dma_rd_2_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_002.src/dma_rd_2_s0_agent.cp} {qsys_mm.command};add_connection {dma_rd_3_s0_agent.rf_source} {dma_rd_3_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rf_source/dma_rd_3_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_3_s0_agent_rsp_fifo.out} {dma_rd_3_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent_rsp_fifo.out/dma_rd_3_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_3_s0_agent.rdata_fifo_src} {dma_rd_3_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rdata_fifo_src/dma_rd_3_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux_003.src} {dma_rd_3_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_003.src/dma_rd_3_s0_agent.cp} {qsys_mm.command};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {dma_rd_0_s0_agent.rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {dma_rd_0_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {dma_rd_1_s0_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {dma_rd_1_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {dma_rd_2_s0_agent.rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {dma_rd_2_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {dma_rd_3_s0_agent.rp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {dma_rd_3_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {avalon};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {domainAlias} {};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.m0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {avalon};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {arbitrationPriority} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {baseAddress} {0x0000};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {defaultConnection} {false};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {domainAlias} {};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_0_s0_agent.m0} {dma_rd_0_s0_waitrequest_allowance_adapter.s0} {avalon};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {defaultConnection} {false};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {domainAlias} {};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_0_s0_agent.m0/dma_rd_0_s0_waitrequest_allowance_adapter.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_0_s0_waitrequest_allowance_adapter.m0} {dma_rd_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_0_s0_waitrequest_allowance_adapter.m0/dma_rd_0_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_1_s0_agent.m0} {dma_rd_1_s0_waitrequest_allowance_adapter.s0} {avalon};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {defaultConnection} {false};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {domainAlias} {};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_1_s0_agent.m0/dma_rd_1_s0_waitrequest_allowance_adapter.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_1_s0_waitrequest_allowance_adapter.m0} {dma_rd_1_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_1_s0_waitrequest_allowance_adapter.m0/dma_rd_1_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_2_s0_agent.m0} {dma_rd_2_s0_waitrequest_allowance_adapter.s0} {avalon};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {defaultConnection} {false};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {domainAlias} {};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_2_s0_agent.m0/dma_rd_2_s0_waitrequest_allowance_adapter.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_2_s0_waitrequest_allowance_adapter.m0} {dma_rd_2_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_2_s0_waitrequest_allowance_adapter.m0/dma_rd_2_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_3_s0_agent.m0} {dma_rd_3_s0_waitrequest_allowance_adapter.s0} {avalon};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {defaultConnection} {false};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {domainAlias} {};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_3_s0_agent.m0/dma_rd_3_s0_waitrequest_allowance_adapter.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_3_s0_waitrequest_allowance_adapter.m0} {dma_rd_3_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_rd_3_s0_waitrequest_allowance_adapter.m0/dma_rd_3_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {dma_rd_0_reset_reset_bridge.out_reset} {dma_rd_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_rd_0_reset_reset_bridge.out_reset} {dma_rd_1_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_rd_0_reset_reset_bridge.out_reset} {dma_rd_2_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_rd_0_reset_reset_bridge.out_reset} {dma_rd_3_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_0_s0_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_1_s0_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_2_s0_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_3_s0_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_0_s0_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_1_s0_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_2_s0_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_3_s0_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_0_s0_waitrequest_allowance_adapter.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_1_s0_waitrequest_allowance_adapter.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_2_s0_waitrequest_allowance_adapter.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.out_reset} {dma_rd_3_s0_waitrequest_allowance_adapter.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_0_s0_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_1_s0_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_2_s0_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_3_s0_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_0_s0_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_0_s0_agent_rsp_fifo.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_1_s0_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_1_s0_agent_rsp_fifo.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_2_s0_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_2_s0_agent_rsp_fifo.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_3_s0_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_3_s0_agent_rsp_fifo.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_0_s0_waitrequest_allowance_adapter.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_1_s0_waitrequest_allowance_adapter.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_2_s0_waitrequest_allowance_adapter.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_3_s0_waitrequest_allowance_adapter.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {dma_rd_0_reset_reset_bridge.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.clk} {clock};add_interface {intel_pcie_ptile_mcdma_0_p0_h2ddm_master} {avalon} {slave};set_interface_property {intel_pcie_ptile_mcdma_0_p0_h2ddm_master} {EXPORT_OF} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator.avalon_anti_master_0};add_interface {dma_rd_0_s0} {avalon} {master};set_interface_property {dma_rd_0_s0} {EXPORT_OF} {dma_rd_0_s0_translator.avalon_anti_slave_0};add_interface {dma_rd_1_s0} {avalon} {master};set_interface_property {dma_rd_1_s0} {EXPORT_OF} {dma_rd_1_s0_translator.avalon_anti_slave_0};add_interface {dma_rd_2_s0} {avalon} {master};set_interface_property {dma_rd_2_s0} {EXPORT_OF} {dma_rd_2_s0_translator.avalon_anti_slave_0};add_interface {dma_rd_3_s0} {avalon} {master};set_interface_property {dma_rd_3_s0} {EXPORT_OF} {dma_rd_3_s0_translator.avalon_anti_slave_0};add_interface {dma_rd_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_rd_0_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_rd_0_reset_reset_bridge.in_reset};add_interface {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator_reset_reset_bridge.in_reset};add_interface {intel_pcie_ptile_mcdma_0_app_clk} {clock} {slave};set_interface_property {intel_pcie_ptile_mcdma_0_app_clk} {EXPORT_OF} {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dma_rd_0.s0} {0};set_module_assignment {interconnect_id.dma_rd_1.s0} {1};set_module_assignment {interconnect_id.dma_rd_2.s0} {2};set_module_assignment {interconnect_id.dma_rd_3.s0} {3};set_module_assignment {interconnect_id.intel_pcie_ptile_mcdma_0.p0_h2ddm_master} {0};" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_mm_interconnect_1920\synth\PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_mm_interconnect_1920\synth\PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_waitrequest_adapter/altera_merlin_waitrequest_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="PCIE_HIP_FDAS" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_translator_191_q6cbhvi"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_22ekohy"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_j3ubbhi"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_wzxjsgi"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_li4dm4i"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: altera_merlin_waitrequest_adapter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_DATA_W} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_READ} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {rxm_bar2_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_DATA_W} {64};set_instance_parameter_value {rxm_bar2_0_s0_translator} {UAV_DATA_W} {64};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {rxm_bar2_0_s0_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {rxm_bar2_0_s0_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {rxm_bar2_0_s0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {1};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {rxm_bar2_0_s0_translator} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_WUNIQUE} {146};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_DOMAIN_H} {145};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_DOMAIN_L} {144};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_SNOOP_H} {143};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_SNOOP_L} {140};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BARRIER_H} {139};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BARRIER_L} {138};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_ORI_BURST_SIZE_H} {137};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_ORI_BURST_SIZE_L} {135};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_RESPONSE_STATUS_H} {134};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_RESPONSE_STATUS_L} {133};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_QOS_H} {122};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_QOS_L} {122};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_DATA_SIDEBAND_H} {120};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_DATA_SIDEBAND_L} {120};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_ADDR_SIDEBAND_H} {119};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_ADDR_SIDEBAND_L} {119};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BURST_TYPE_H} {118};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BURST_TYPE_L} {117};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_CACHE_H} {132};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_CACHE_L} {129};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_THREAD_ID_H} {125};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_THREAD_ID_L} {125};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BURST_SIZE_H} {116};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BURST_SIZE_L} {114};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BEGIN_BURST} {121};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_PROTECTION_H} {128};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_PROTECTION_L} {126};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BURSTWRAP_H} {113};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BURSTWRAP_L} {113};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BYTE_CNT_H} {112};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_DATA_H} {63};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_SRC_ID_H} {123};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_SRC_ID_L} {123};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_DEST_ID_H} {124};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {PKT_DEST_ID_L} {124};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {ST_DATA_W} {147};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {MERLIN_PACKET_FORMAT} {wunique(146) domain(145:144) snoop(143:140) barrier(139:138) ori_burst_size(137:135) response_status(134:133) cache(132:129) protection(128:126) thread_id(125) dest_id(124) src_id(123) qos(122) begin_burst(121) data_sideband(120) addr_sideband(119) burst_type(118:117) burst_size(116:114) burstwrap(113) byte_cnt(112:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:72) byteen(71:64) data(63:0)};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rxm_bar2_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {ID} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent} {SYNC_RESET} {1};add_instance {rxm_bar2_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {137};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {135};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_RESPONSE_STATUS_H} {134};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_RESPONSE_STATUS_L} {133};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_BURST_SIZE_H} {116};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_BURST_SIZE_L} {114};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_BEGIN_BURST} {121};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_PROTECTION_H} {128};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_PROTECTION_L} {126};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_BURSTWRAP_H} {113};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_BURSTWRAP_L} {113};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_BYTE_CNT_H} {112};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_SRC_ID_H} {123};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_SRC_ID_L} {123};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_DEST_ID_H} {124};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_DEST_ID_L} {124};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rxm_bar2_0_s0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {rxm_bar2_0_s0_agent} {ST_DATA_W} {147};set_instance_parameter_value {rxm_bar2_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {rxm_bar2_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(146) domain(145:144) snoop(143:140) barrier(139:138) ori_burst_size(137:135) response_status(134:133) cache(132:129) protection(128:126) thread_id(125) dest_id(124) src_id(123) qos(122) begin_burst(121) data_sideband(120) addr_sideband(119) burst_type(118:117) burst_size(116:114) burstwrap(113) byte_cnt(112:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rxm_bar2_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rxm_bar2_0_s0_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {rxm_bar2_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rxm_bar2_0_s0_agent} {ID} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {rxm_bar2_0_s0_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {rxm_bar2_0_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent} {SYNC_RESET} {1};add_instance {rxm_bar2_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {148};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {128};set_instance_parameter_value {router} {PKT_PROTECTION_L} {126};set_instance_parameter_value {router} {PKT_DEST_ID_H} {124};set_instance_parameter_value {router} {PKT_DEST_ID_L} {124};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {147};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(146) domain(145:144) snoop(143:140) barrier(139:138) ori_burst_size(137:135) response_status(134:133) cache(132:129) protection(128:126) thread_id(125) dest_id(124) src_id(123) qos(122) begin_burst(121) data_sideband(120) addr_sideband(119) burst_type(118:117) burst_size(116:114) burstwrap(113) byte_cnt(112:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {99};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {128};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {126};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {124};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {124};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_001} {ST_DATA_W} {147};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(146) domain(145:144) snoop(143:140) barrier(139:138) ori_burst_size(137:135) response_status(134:133) cache(132:129) protection(128:126) thread_id(125) dest_id(124) src_id(123) qos(122) begin_burst(121) data_sideband(120) addr_sideband(119) burst_type(118:117) burst_size(116:114) burstwrap(113) byte_cnt(112:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {rxm_bar2_0_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_ADDR_H} {99};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BEGIN_BURST} {121};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BYTE_CNT_H} {112};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BURST_SIZE_H} {116};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BURST_SIZE_L} {114};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BURST_TYPE_H} {118};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BURST_TYPE_L} {117};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BURSTWRAP_H} {113};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_BURSTWRAP_L} {113};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PKT_TRANS_READ} {103};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {ST_DATA_W} {147};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {OUT_BYTE_CNT_H} {109};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {OUT_BURSTWRAP_H} {113};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(146) domain(145:144) snoop(143:140) barrier(139:138) ori_burst_size(137:135) response_status(134:133) cache(132:129) protection(128:126) thread_id(125) dest_id(124) src_id(123) qos(122) begin_burst(121) data_sideband(120) addr_sideband(119) burst_type(118:117) burst_size(116:114) burstwrap(113) byte_cnt(112:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {rxm_bar2_0_s0_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {147};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(146) domain(145:144) snoop(143:140) barrier(139:138) ori_burst_size(137:135) response_status(134:133) cache(132:129) protection(128:126) thread_id(125) dest_id(124) src_id(123) qos(122) begin_burst(121) data_sideband(120) addr_sideband(119) burst_type(118:117) burst_size(116:114) burstwrap(113) byte_cnt(112:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(146) domain(145:144) snoop(143:140) barrier(139:138) ori_burst_size(137:135) response_status(134:133) cache(132:129) protection(128:126) thread_id(125) dest_id(124) src_id(123) qos(122) begin_burst(121) data_sideband(120) addr_sideband(119) burst_type(118:117) burst_size(116:114) burstwrap(113) byte_cnt(112:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(146) domain(145:144) snoop(143:140) barrier(139:138) ori_burst_size(137:135) response_status(134:133) cache(132:129) protection(128:126) thread_id(125) dest_id(124) src_id(123) qos(122) begin_burst(121) data_sideband(120) addr_sideband(119) burst_type(118:117) burst_size(116:114) burstwrap(113) byte_cnt(112:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {147};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(146) domain(145:144) snoop(143:140) barrier(139:138) ori_burst_size(137:135) response_status(134:133) cache(132:129) protection(128:126) thread_id(125) dest_id(124) src_id(123) qos(122) begin_burst(121) data_sideband(120) addr_sideband(119) burst_type(118:117) burst_size(116:114) burstwrap(113) byte_cnt(112:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rxm_bar2_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rxm_bar2_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rxm_bar2_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rxm_bar2_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {rxm_bar2_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {rxm_bar2_0_reset_reset_bridge} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0} {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {avalon};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {domainAlias} {};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_universal_master_0/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {rsp_mux.src} {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux.src/intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.rp} {qsys_mm.response};add_connection {rxm_bar2_0_s0_agent.m0} {rxm_bar2_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.m0/rxm_bar2_0_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {rxm_bar2_0_s0_agent.rf_source} {rxm_bar2_0_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rf_source/rxm_bar2_0_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {rxm_bar2_0_s0_agent_rsp_fifo.out} {rxm_bar2_0_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent_rsp_fifo.out/rxm_bar2_0_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {rxm_bar2_0_s0_agent.rdata_fifo_src} {rxm_bar2_0_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rdata_fifo_src/rxm_bar2_0_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {rxm_bar2_0_s0_agent.rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rxm_bar2_0_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {rxm_bar2_0_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux.src/rxm_bar2_0_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {rxm_bar2_0_s0_burst_adapter.source0} {rxm_bar2_0_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rxm_bar2_0_s0_burst_adapter.source0/rxm_bar2_0_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rxm_bar2_0_reset_reset_bridge.out_reset} {rxm_bar2_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {rxm_bar2_0_s0_translator.reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {rxm_bar2_0_s0_agent.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {rxm_bar2_0_s0_burst_adapter.cr0_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rxm_bar2_0_s0_translator.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rxm_bar2_0_s0_agent.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rxm_bar2_0_s0_agent_rsp_fifo.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rxm_bar2_0_s0_burst_adapter.cr0} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {rxm_bar2_0_reset_reset_bridge.clk} {clock};add_connection {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.out_clk} {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.clk} {clock};add_interface {intel_pcie_ptile_mcdma_0_p0_rx_pio_master} {avalon} {slave};set_interface_property {intel_pcie_ptile_mcdma_0_p0_rx_pio_master} {EXPORT_OF} {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator.avalon_anti_master_0};add_interface {rxm_bar2_0_s0} {avalon} {master};set_interface_property {rxm_bar2_0_s0} {EXPORT_OF} {rxm_bar2_0_s0_translator.avalon_anti_slave_0};add_interface {rxm_bar2_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rxm_bar2_0_reset_reset_bridge_in_reset} {EXPORT_OF} {rxm_bar2_0_reset_reset_bridge.in_reset};add_interface {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator_reset_reset_bridge.in_reset};add_interface {intel_pcie_ptile_mcdma_0_app_clk} {clock} {slave};set_interface_property {intel_pcie_ptile_mcdma_0_app_clk} {EXPORT_OF} {intel_pcie_ptile_mcdma_0_app_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.intel_pcie_ptile_mcdma_0.p0_rx_pio_master} {0};set_module_assignment {interconnect_id.rxm_bar2_0.s0} {0};" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_mm_interconnect_1920\synth\PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_mm_interconnect_1920\synth\PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="PCIE_HIP_FDAS" as="mm_interconnect_2" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_p3tohby"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_uygknla"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_burst_adapter_1923_ltc53sq"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_uy6lb6a"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_stkzihq"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_zqlsx3q"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_z42dfda"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="PCIE_HIP_FDAS_altera_merlin_master_translator_191_k2xt5fq">
  <parameter name="WAITREQUEST_ALLOWANCE" value="4" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_master_translator_191\synth\PCIE_HIP_FDAS_altera_merlin_master_translator_191_k2xt5fq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_master_translator_191\synth\PCIE_HIP_FDAS_altera_merlin_master_translator_191_k2xt5fq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_translator_191_k2xt5fq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_slave_translator_191\synth\PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_slave_translator_191\synth\PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="dma_wr_0_s0_translator,dma_wr_1_s0_translator,dma_wr_2_s0_translator,dma_wr_3_s0_translator" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="dma_rd_0_s0_translator,dma_rd_1_s0_translator,dma_rd_2_s0_translator,dma_rd_3_s0_translator" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="rxm_bar2_0_s0_translator" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.1"
   name="PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq">
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_master_agent_191\synth\PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_master_agent_191\synth\PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="intel_pcie_ptile_mcdma_0_p0_h2ddm_master_agent" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="intel_pcie_ptile_mcdma_0_p0_rx_pio_master_agent" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri">
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_slave_agent_191\synth\PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_slave_agent_191\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_slave_agent_191\synth\PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_slave_agent_191\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="dma_wr_0_s0_agent,dma_wr_1_s0_agent,dma_wr_2_s0_agent,dma_wr_3_s0_agent" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="dma_rd_0_s0_agent,dma_rd_1_s0_agent,dma_rd_2_s0_agent,dma_rd_3_s0_agent" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="rxm_bar2_0_s0_agent" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_router_1921_p6xnp3a">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="643" />
  <parameter
     name="START_ADDRESS"
     value="0x200000000,0x400000000,0x600000000,0x800000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:0001:0x200000000:0x300000000:read:1:0:0:1,1:0010:0x400000000:0x500000000:read:1:0:0:1,2:0100:0x600000000:0x700000000:read:1:0:0:1,3:1000:0x800000000:0x900000000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="639" />
  <parameter name="PKT_DEST_ID_H" value="669" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="668" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,read,read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="692" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="673" />
  <parameter
     name="END_ADDRESS"
     value="0x300000000,0x500000000,0x700000000,0x900000000" />
  <parameter name="PKT_PROTECTION_L" value="671" />
  <parameter name="PKT_TRANS_WRITE" value="642" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_p6xnp3a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_p6xnp3a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="router" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_p6xnp3a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="643" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="639" />
  <parameter name="PKT_DEST_ID_H" value="669" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="668" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="692" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="673" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="671" />
  <parameter name="PKT_TRANS_WRITE" value="642" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="router_001,router_002,router_003,router_004" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="PCIE_HIP_FDAS_altera_merlin_traffic_limiter_191_6blplji">
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_traffic_limiter_191\synth\altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_traffic_limiter_191\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_traffic_limiter_191\synth\PCIE_HIP_FDAS_altera_merlin_traffic_limiter_191_6blplji.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_traffic_limiter_191\synth\altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_traffic_limiter_191\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_traffic_limiter_191\synth\PCIE_HIP_FDAS_altera_merlin_traffic_limiter_191_6blplji.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7rxde4i"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_maph7pi">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="VALID_WIDTH" value="4" />
  <parameter name="ST_DATA_W" value="692" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_demultiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_maph7pi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_demultiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_maph7pi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_maph7pi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="692" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="644" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="692" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_demultiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_demultiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_li4dm4i">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="692" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="644" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_li4dm4i.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_li4dm4i.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="rsp_mux" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_li4dm4i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_waitrequest_adapter"
   version="19.1"
   name="altera_merlin_waitrequest_adapter">
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_waitrequest_adapter_191\synth\altera_merlin_waitrequest_adapter.v"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_waitrequest_adapter_191\synth\altera_avalon_sc_fifo.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_waitrequest_adapter_191\synth\altera_merlin_waitrequest_adapter.v"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_waitrequest_adapter_191\synth\altera_avalon_sc_fifo.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_waitrequest_adapter/altera_merlin_waitrequest_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="intel_pcie_ptile_mcdma_0_p0_h2ddm_master_waitrequest_allowance_adapter,dma_rd_0_s0_waitrequest_allowance_adapter,dma_rd_1_s0_waitrequest_allowance_adapter,dma_rd_2_s0_waitrequest_allowance_adapter,dma_rd_3_s0_waitrequest_allowance_adapter" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: altera_merlin_waitrequest_adapter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="PCIE_HIP_FDAS_altera_merlin_master_translator_191_q6cbhvi">
  <parameter name="WAITREQUEST_ALLOWANCE" value="16" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_master_translator_191\synth\PCIE_HIP_FDAS_altera_merlin_master_translator_191_q6cbhvi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_master_translator_191\synth\PCIE_HIP_FDAS_altera_merlin_master_translator_191_q6cbhvi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="intel_pcie_ptile_mcdma_0_p0_h2ddm_master_translator" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_translator_191_q6cbhvi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_router_1921_22ekohy">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="643" />
  <parameter
     name="START_ADDRESS"
     value="0x200000000,0x400000000,0x600000000,0x800000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:0001:0x200000000:0x300000000:write:1:0:0:1,1:0010:0x400000000:0x500000000:write:1:0:0:1,2:0100:0x600000000:0x700000000:write:1:0:0:1,3:1000:0x800000000:0x900000000:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="639" />
  <parameter name="PKT_DEST_ID_H" value="669" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="668" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,write,write,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="692" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="673" />
  <parameter
     name="END_ADDRESS"
     value="0x300000000,0x500000000,0x700000000,0x900000000" />
  <parameter name="PKT_PROTECTION_L" value="671" />
  <parameter name="PKT_TRANS_WRITE" value="642" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_22ekohy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_22ekohy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="router" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_22ekohy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_router_1921_j3ubbhi">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="643" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="639" />
  <parameter name="PKT_DEST_ID_H" value="669" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="668" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="692" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="673" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="671" />
  <parameter name="PKT_TRANS_WRITE" value="642" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_j3ubbhi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_j3ubbhi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="router_001,router_002,router_003,router_004" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_j3ubbhi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_wzxjsgi">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="692" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_demultiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_wzxjsgi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_demultiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_wzxjsgi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_wzxjsgi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="PCIE_HIP_FDAS_altera_merlin_master_translator_191_g7h47bq">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_master_translator_191\synth\PCIE_HIP_FDAS_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_master_translator_191\synth\PCIE_HIP_FDAS_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="intel_pcie_ptile_mcdma_0_p0_rx_pio_master_translator" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_master_translator_191_g7h47bq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_router_1921_p3tohby">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x2000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="124" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="124" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="128" />
  <parameter name="END_ADDRESS" value="0x2000000" />
  <parameter name="PKT_PROTECTION_L" value="126" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_p3tohby.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_p3tohby.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="router" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_p3tohby"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_router_1921_uygknla">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="124" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="124" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="128" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="126" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_uygknla.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_router_1921\synth\PCIE_HIP_FDAS_altera_merlin_router_1921_uygknla.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="router_001" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_router_1921_uygknla"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.2.3"
   name="PCIE_HIP_FDAS_altera_merlin_burst_adapter_1923_ltc53sq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(146) domain(145:144) snoop(143:140) barrier(139:138) ori_burst_size(137:135) response_status(134:133) cache(132:129) protection(128:126) thread_id(125) dest_id(124) src_id(123) qos(122) begin_burst(121) data_sideband(120) addr_sideband(119) burst_type(118:117) burst_size(116:114) burstwrap(113) byte_cnt(112:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:72) byteen(71:64) data(63:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="100" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\PCIE_HIP_FDAS_altera_merlin_burst_adapter_1923_ltc53sq.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\PCIE_HIP_FDAS_altera_merlin_burst_adapter_1923_ltc53sq.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="rxm_bar2_0_s0_burst_adapter" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_burst_adapter_1923_ltc53sq"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_uy6lb6a"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_stkzihq">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_demultiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_stkzihq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_demultiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_stkzihq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_stkzihq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_zqlsx3q">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_zqlsx3q.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_zqlsx3q.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="cmd_mux" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_zqlsx3q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_z42dfda">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_z42dfda.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_z42dfda.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_multiplexer_1921\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_z42dfda"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.1"
   name="PCIE_HIP_FDAS_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7rxde4i">
  <parameter name="FIFO_DEPTH" value="32" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="7" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_traffic_limiter_191\synth\PCIE_HIP_FDAS_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7rxde4i.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_traffic_limiter_191\synth\PCIE_HIP_FDAS_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7rxde4i.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_merlin_traffic_limiter_191_6blplji"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7rxde4i"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.1"
   name="PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_avalon_sc_fifo_1931\synth\PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_avalon_sc_fifo_1931\synth\PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i"
     as="dma_wr_0_s0_agent_rsp_fifo,dma_wr_1_s0_agent_rsp_fifo,dma_wr_2_s0_agent_rsp_fifo,dma_wr_3_s0_agent_rsp_fifo" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_j3desai"
     as="dma_rd_0_s0_agent_rsp_fifo,dma_rd_1_s0_agent_rsp_fifo,dma_rd_2_s0_agent_rsp_fifo,dma_rd_3_s0_agent_rsp_fifo" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_mm_interconnect_1920_jrv6pua"
     as="rxm_bar2_0_s0_agent_rsp_fifo" />
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7rxde4i"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.2.3"
   name="PCIE_HIP_FDAS_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_uy6lb6a">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="147" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\PCIE_HIP_FDAS_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_uy6lb6a.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_merlin_burst_adapter_1923\synth\PCIE_HIP_FDAS_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_uy6lb6a.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_merlin_burst_adapter_1923_ltc53sq"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_uy6lb6a"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="19.2.0"
   name="PCIE_HIP_FDAS_altera_avalon_st_pipeline_stage_1920_zterisq">
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_avalon_st_pipeline_stage_1920\synth\PCIE_HIP_FDAS_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_avalon_st_pipeline_stage_1920\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_avalon_st_pipeline_stage_1920\synth\PCIE_HIP_FDAS_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
       attributes="" />
   <file
       path="C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.4\pcie_hip\PCIE_HIP_FDAS\altera_avalon_st_pipeline_stage_1920\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_uy6lb6a"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS">"Generating: PCIE_HIP_FDAS_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
</deploy>
