#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fade7c55ae0 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7fade7e4cb10_0 .var "clk", 0 0;
v0x7fade7e4cba0_0 .var "reset", 0 0;
v0x7fade7e4cc30_0 .var "uart_rx", 0 0;
S_0x7fade7c56360 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7fade7c55ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "uart_rx"
L_0x7fade7c774a0 .functor NOT 1, v0x7fade7e4cba0_0, C4<0>, C4<0>, C4<0>;
L_0x7fade7c775b0 .functor NOT 1, v0x7fade7e46920_0, C4<0>, C4<0>, C4<0>;
L_0x7fade7c776b0 .functor NOT 1, v0x7fade7e46800_0, C4<0>, C4<0>, C4<0>;
v0x7fade7e4b940_0 .net "CPUaddr", 15 0, L_0x7fade7c77380;  1 drivers
v0x7fade7e48620_0 .net "CPUread", 15 0, L_0x7fade7e4cf00;  1 drivers
v0x7fade7e4ba30_0 .net "CPUwrite", 15 0, L_0x7fade7c771e0;  1 drivers
v0x7fade7e4bb00_0 .net "RAMaddr", 15 0, L_0x7fade7e4e0c0;  1 drivers
v0x7fade7e4bbd0_0 .net "RAMbe", 1 0, v0x7fade7e463e0_0;  1 drivers
v0x7fade7e4bce0_0 .net "RAMread", 15 0, L_0x7fade7c77430;  1 drivers
v0x7fade7e4bdb0_0 .net "RAMwe", 0 0, v0x7fade7e46540_0;  1 drivers
v0x7fade7e4be80_0 .net "RAMwrite", 15 0, L_0x7fade7e4d060;  1 drivers
v0x7fade7e4bf10_0 .net "UARTaddr", 2 0, L_0x7fade7e4e430;  1 drivers
v0x7fade7e4c020_0 .var "UARTce", 0 0;
v0x7fade7e4c0b0_0 .net "UARTre", 0 0, v0x7fade7e46800_0;  1 drivers
v0x7fade7e4c140_0 .net "UARTread", 7 0, v0x7fade7e4b180_0;  1 drivers
v0x7fade7e4c210_0 .net "UARTwe", 0 0, v0x7fade7e46920_0;  1 drivers
v0x7fade7e4c2a0_0 .net "UARTwrite", 7 0, L_0x7fade7e4d0d0;  1 drivers
v0x7fade7e4c370_0 .net "be", 0 0, L_0x7fade7e50a10;  1 drivers
v0x7fade7e4c400_0 .net "clock_50_b7a", 0 0, v0x7fade7e4cb10_0;  1 drivers
v0x7fade7e4c590_0 .net "not_UARTre", 0 0, L_0x7fade7c776b0;  1 drivers
v0x7fade7e4c720_0 .net "not_UARTwe", 0 0, L_0x7fade7c775b0;  1 drivers
v0x7fade7e4c7b0_0 .net "not_reset", 0 0, L_0x7fade7c774a0;  1 drivers
v0x7fade7e4c840_0 .net "re", 0 0, v0x7fade7e3fde0_0;  1 drivers
v0x7fade7e4c8d0_0 .net "reset", 0 0, v0x7fade7e4cba0_0;  1 drivers
v0x7fade7e4c960_0 .net "uart_rx", 0 0, v0x7fade7e4cc30_0;  1 drivers
v0x7fade7e4c9f0_0 .net "uart_tx", 0 0, v0x7fade7e4b550_0;  1 drivers
v0x7fade7e4ca80_0 .net "we", 0 0, L_0x7fade7c772d0;  1 drivers
S_0x7fade7c55f90 .scope module, "cpu" "cpu" 3 37, 4 2 0, S_0x7fade7c56360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 1 "re"
    .port_info 5 /OUTPUT 16 "RAMaddr"
    .port_info 6 /OUTPUT 1 "be"
    .port_info 7 /OUTPUT 1 "hlt"
    .port_info 8 /INPUT 1 "clk"
L_0x7fade7e50f70 .functor NOT 1, L_0x7fade7e50fe0, C4<0>, C4<0>, C4<0>;
L_0x7fade7e510c0 .functor OR 1, v0x7fade7e459e0_0, L_0x7fade7e50690, C4<0>, C4<0>;
L_0x7fade7e51170 .functor AND 1, L_0x7fade7e50f70, L_0x7fade7e510c0, C4<1>, C4<1>;
L_0x7fade7e51670 .functor BUFZ 16, v0x7fade7e221f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fade7e51760 .functor BUFZ 16, v0x7fade7e221f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fade7c771e0 .functor BUFZ 16, v0x7fade7e0c390_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fade7c772d0 .functor BUFZ 1, L_0x7fade7e50b10, C4<0>, C4<0>, C4<0>;
L_0x7fade7c77380 .functor BUFZ 16, v0x7fade7e029d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fade7e43d40_0 .net "ALUfunc", 2 0, L_0x7fade7e50000;  1 drivers
v0x7fade7e42420_0 .net "ALUout", 15 0, v0x7fade7e221f0_0;  1 drivers
v0x7fade7e43dd0_0 .net "IRimm", 15 0, v0x7fade7e3f970_0;  1 drivers
v0x7fade7e43e60_0 .net "IRout", 15 0, v0x7fade7e02810_0;  1 drivers
v0x7fade7e43ef0_0 .net "MARin", 15 0, L_0x7fade7e51760;  1 drivers
v0x7fade7e43fc0_0 .net "MARout", 15 0, v0x7fade7e029d0_0;  1 drivers
v0x7fade7e44050_0 .var "MDRin", 15 0;
v0x7fade7e440e0_0 .net "MDRout", 15 0, v0x7fade7e0c390_0;  1 drivers
v0x7fade7e44170_0 .net "RAMaddr", 15 0, L_0x7fade7c77380;  alias, 1 drivers
v0x7fade7e44280_0 .net "RAMin", 15 0, L_0x7fade7c771e0;  alias, 1 drivers
v0x7fade7e44310_0 .net "RAMout", 15 0, L_0x7fade7e4cf00;  alias, 1 drivers
v0x7fade7e443a0_0 .net *"_s2", 0 0, L_0x7fade7e50fe0;  1 drivers
v0x7fade7e44430_0 .net "bank", 0 0, v0x7fade7e3f5d0_0;  1 drivers
v0x7fade7e444c0_0 .net "be", 0 0, L_0x7fade7e50a10;  alias, 1 drivers
v0x7fade7e44550_0 .net "clk", 0 0, v0x7fade7e4cb10_0;  alias, 1 drivers
v0x7fade7e445e0_0 .net "cond", 2 0, v0x7fade7e40e60_0;  1 drivers
v0x7fade7e44670_0 .net "cond_chk", 0 0, L_0x7fade7e4fea0;  1 drivers
v0x7fade7e44800_0 .net "cr_rd", 15 0, L_0x7fade7e51550;  1 drivers
o0x1077a7bf8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fade7e44890_0 .net "cr_wr", 15 0, o0x1077a7bf8;  0 drivers
v0x7fade7e44920_0 .net "hlt", 0 0, v0x7fade7e3f780_0;  1 drivers
v0x7fade7e449b0_0 .net "incr_pc", 0 0, L_0x7fade7e50690;  1 drivers
v0x7fade7e44a40_0 .net "incr_pc_out", 0 0, L_0x7fade7e51170;  1 drivers
v0x7fade7e44ad0_0 .net "incr_pc_temp", 0 0, L_0x7fade7e510c0;  1 drivers
v0x7fade7e44b60_0 .net "intr", 0 0, v0x7fade7e41f30_0;  1 drivers
v0x7fade7e44bf0_0 .net "ir_load", 0 0, L_0x7fade7e50480;  1 drivers
v0x7fade7e44c80_0 .net "irq_nr", 2 0, v0x7fade7e1e2f0_0;  1 drivers
v0x7fade7e44d10_0 .net "loadneg", 0 0, L_0x7fade7e50f70;  1 drivers
v0x7fade7e44da0_0 .net "mar_load", 0 0, L_0x7fade7e50410;  1 drivers
v0x7fade7e44e70_0 .net "mdr_load", 0 0, L_0x7fade7e50700;  1 drivers
v0x7fade7e44f40_0 .net "mdrs", 1 0, L_0x7fade7e4f8a0;  1 drivers
v0x7fade7e44fd0_0 .var "op0", 15 0;
v0x7fade7e45060_0 .net "op0s", 1 0, L_0x7fade7e4fbb0;  1 drivers
v0x7fade7e450f0_0 .var "op1", 15 0;
v0x7fade7e44700_0 .net "op1s", 1 0, L_0x7fade7e4fd50;  1 drivers
v0x7fade7e45380_0 .net "ram_load", 0 0, L_0x7fade7e50b10;  1 drivers
v0x7fade7e45410_0 .net "re", 0 0, v0x7fade7e3fde0_0;  alias, 1 drivers
v0x7fade7e454a0_0 .net "reg_load", 0 0, L_0x7fade7e4fc50;  1 drivers
v0x7fade7e45530_0 .net "regr0", 15 0, v0x7fade7e43240_0;  1 drivers
v0x7fade7e455c0_0 .net "regr0s", 2 0, v0x7fade7e3fe70_0;  1 drivers
v0x7fade7e45690_0 .net "regr1", 15 0, v0x7fade7e43360_0;  1 drivers
v0x7fade7e45720_0 .net "regr1s", 2 0, v0x7fade7e3ff00_0;  1 drivers
v0x7fade7e457f0_0 .net "regw", 15 0, L_0x7fade7e51670;  1 drivers
v0x7fade7e45880_0 .net "regws", 2 0, v0x7fade7e40090_0;  1 drivers
o0x1077a60c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fade7e45950_0 .net "reset", 0 0, o0x1077a60c8;  0 drivers
v0x7fade7e459e0_0 .var "skip", 0 0;
v0x7fade7e45a70_0 .var "sr1_wr", 15 0;
v0x7fade7e45b00_0 .net "state", 3 0, v0x7fade7e41880_0;  1 drivers
o0x1077a7838 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fade7e45b90_0 .net "uart_irq", 0 0, o0x1077a7838;  0 drivers
v0x7fade7e45c20_0 .net "we", 0 0, L_0x7fade7c772d0;  alias, 1 drivers
E_0x7fade7c13c10/0 .event edge, v0x7fade7e3fb10_0, v0x7fade7e3f970_0, v0x7fade7e0fd90_0, v0x7fade7e221f0_0;
E_0x7fade7c13c10/1 .event edge, v0x7fade7e3fc30_0, v0x7fade7e43240_0, v0x7fade7e43360_0, v0x7fade7e0c390_0;
E_0x7fade7c13c10/2 .event edge, v0x7fade7e3fcc0_0, v0x7fade7e3f6f0_0, v0x7fade7e40e60_0, v0x7fade7e41370_0;
E_0x7fade7c13c10/3 .event edge, v0x7fade7e1e2f0_0;
E_0x7fade7c13c10 .event/or E_0x7fade7c13c10/0, E_0x7fade7c13c10/1, E_0x7fade7c13c10/2, E_0x7fade7c13c10/3;
L_0x7fade7e50fe0 .part v0x7fade7e41880_0, 0, 1;
S_0x7fade7c3e0e0 .scope module, "IR" "register" 4 85, 5 1 0, S_0x7fade7c55f90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fade7c3e2c0_0 .net "clk", 0 0, v0x7fade7e4cb10_0;  alias, 1 drivers
v0x7fade7e0fd90_0 .net "in", 15 0, L_0x7fade7e4cf00;  alias, 1 drivers
v0x7fade7e0e250_0 .net "load", 0 0, L_0x7fade7e50480;  alias, 1 drivers
v0x7fade7e02810_0 .var "out", 15 0;
v0x7fade7e020f0_0 .net "reset", 0 0, o0x1077a60c8;  alias, 0 drivers
E_0x7fade7c13ab0 .event negedge, v0x7fade7c3e2c0_0;
S_0x7fade7e3ee30 .scope module, "MAR" "register_posedge" 4 77, 6 1 0, S_0x7fade7c55f90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fade7e02ab0_0 .net "clk", 0 0, v0x7fade7e4cb10_0;  alias, 1 drivers
v0x7fade7e02b90_0 .net "in", 15 0, L_0x7fade7e51760;  alias, 1 drivers
v0x7fade7e028f0_0 .net "load", 0 0, L_0x7fade7e50410;  alias, 1 drivers
v0x7fade7e029d0_0 .var "out", 15 0;
v0x7fade7e02460_0 .net "reset", 0 0, o0x1077a60c8;  alias, 0 drivers
E_0x7fade7e0c780 .event posedge, v0x7fade7c3e2c0_0;
S_0x7fade7e0c1a0 .scope module, "MDR" "register_posedge" 4 69, 6 1 0, S_0x7fade7c55f90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fade7e02710_0 .net "clk", 0 0, v0x7fade7e4cb10_0;  alias, 1 drivers
v0x7fade7e022c0_0 .net "in", 15 0, v0x7fade7e44050_0;  1 drivers
v0x7fade7e0c300_0 .net "load", 0 0, L_0x7fade7e50700;  alias, 1 drivers
v0x7fade7e0c390_0 .var "out", 15 0;
v0x7fade7e23ca0_0 .net "reset", 0 0, o0x1077a60c8;  alias, 0 drivers
S_0x7fade7e23d30 .scope module, "alu" "alu" 4 127, 7 1 0, S_0x7fade7c55f90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7fade7e23e90_0 .net "f", 2 0, L_0x7fade7e50000;  alias, 1 drivers
v0x7fade7e221f0_0 .var "out", 15 0;
v0x7fade7e22280_0 .net "x", 15 0, v0x7fade7e44fd0_0;  1 drivers
v0x7fade7e22310_0 .net "y", 15 0, v0x7fade7e450f0_0;  1 drivers
E_0x7fade7e0cc20 .event edge, v0x7fade7e23e90_0, v0x7fade7e22280_0, v0x7fade7e22310_0;
S_0x7fade7d136f0 .scope module, "decoder" "decoder" 4 28, 8 4 0, S_0x7fade7c55f90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "BE"
    .port_info 8 /OUTPUT 1 "RE"
    .port_info 9 /OUTPUT 3 "REGR0S"
    .port_info 10 /OUTPUT 3 "REGR1S"
    .port_info 11 /OUTPUT 3 "REGWS"
    .port_info 12 /OUTPUT 2 "OP0S"
    .port_info 13 /OUTPUT 2 "OP1S"
    .port_info 14 /OUTPUT 16 "IRimm"
    .port_info 15 /OUTPUT 2 "MDRS"
    .port_info 16 /OUTPUT 3 "ALUfunc"
    .port_info 17 /OUTPUT 1 "COND_CHK"
    .port_info 18 /OUTPUT 3 "cond"
    .port_info 19 /OUTPUT 4 "state"
    .port_info 20 /INPUT 1 "reset"
    .port_info 21 /OUTPUT 1 "HLT"
    .port_info 22 /INPUT 1 "irq_r"
    .port_info 23 /INPUT 1 "trap_r"
    .port_info 24 /OUTPUT 1 "BANK"
    .port_info 25 /INPUT 1 "clk"
P_0x7fade8801000 .param/l "ARG0" 0 8 54, +C4<00000000000000000000000000001000>;
P_0x7fade8801040 .param/l "ARG1" 0 8 54, +C4<00000000000000000000000000001001>;
P_0x7fade8801080 .param/l "DECODE" 0 8 53, C4<0011>;
P_0x7fade88010c0 .param/l "DECODEM" 0 8 53, C4<0100>;
P_0x7fade8801100 .param/l "EXEC" 0 8 53, C4<0111>;
P_0x7fade8801140 .param/l "EXECM" 0 8 53, C4<1000>;
P_0x7fade8801180 .param/l "FETCH" 0 8 53, C4<0001>;
P_0x7fade88011c0 .param/l "FETCHM" 0 8 53, C4<0010>;
P_0x7fade8801200 .param/l "IMM10" 0 8 55, +C4<00000000000000000000000000000001>;
P_0x7fade8801240 .param/l "IMM13" 0 8 55, +C4<00000000000000000000000000000010>;
P_0x7fade8801280 .param/l "IMM7" 0 8 55, +C4<00000000000000000000000000000000>;
P_0x7fade88012c0 .param/l "IMM7U" 0 8 55, +C4<00000000000000000000000000000100>;
P_0x7fade8801300 .param/l "IMMIR" 0 8 55, +C4<00000000000000000000000000000011>;
P_0x7fade8801340 .param/l "READ" 0 8 53, C4<0101>;
P_0x7fade8801380 .param/l "READM" 0 8 53, C4<0110>;
P_0x7fade88013c0 .param/l "TGT" 0 8 54, +C4<00000000000000000000000000001010>;
P_0x7fade8801400 .param/l "TGT2" 0 8 54, +C4<00000000000000000000000000001011>;
L_0x7fade7e4ff40 .functor NOT 1, L_0x7fade7e50210, C4<0>, C4<0>, C4<0>;
L_0x7fade7e50410 .functor AND 1, L_0x7fade7e4fdf0, L_0x7fade7e50140, C4<1>, C4<1>;
L_0x7fade7e50480 .functor AND 1, L_0x7fade7e4ff40, L_0x7fade7e50530, C4<1>, C4<1>;
L_0x7fade7e50700 .functor AND 1, L_0x7fade7e4fdf0, L_0x7fade7e50330, C4<1>, C4<1>;
L_0x7fade7e4fc50 .functor AND 1, L_0x7fade7e4ff40, L_0x7fade7e50970, C4<1>, C4<1>;
L_0x7fade7e50b10 .functor AND 1, L_0x7fade7e4ff40, L_0x7fade7e50bc0, C4<1>, C4<1>;
L_0x7fade7e50690 .functor AND 1, L_0x7fade7e4ff40, L_0x7fade7e50ce0, C4<1>, C4<1>;
L_0x7fade7e50a10 .functor AND 1, L_0x7fade7e4ff40, L_0x7fade7e50ed0, C4<1>, C4<1>;
v0x7fade7e3f540_0 .net "ALUfunc", 2 0, L_0x7fade7e50000;  alias, 1 drivers
v0x7fade7e3f5d0_0 .var "BANK", 0 0;
v0x7fade7e3f660_0 .net "BE", 0 0, L_0x7fade7e50a10;  alias, 1 drivers
v0x7fade7e3f6f0_0 .net "COND_CHK", 0 0, L_0x7fade7e4fea0;  alias, 1 drivers
v0x7fade7e3f780_0 .var "HLT", 0 0;
v0x7fade7e3f850_0 .net "INCR_PC", 0 0, L_0x7fade7e50690;  alias, 1 drivers
v0x7fade7e3f8e0_0 .net "IR_LOAD", 0 0, L_0x7fade7e50480;  alias, 1 drivers
v0x7fade7e3f970_0 .var "IRimm", 15 0;
v0x7fade7e3fa00_0 .net "MAR_LOAD", 0 0, L_0x7fade7e50410;  alias, 1 drivers
v0x7fade7e3fb10_0 .net "MDRS", 1 0, L_0x7fade7e4f8a0;  alias, 1 drivers
v0x7fade7e3fba0_0 .net "MDR_LOAD", 0 0, L_0x7fade7e50700;  alias, 1 drivers
v0x7fade7e3fc30_0 .net "OP0S", 1 0, L_0x7fade7e4fbb0;  alias, 1 drivers
v0x7fade7e3fcc0_0 .net "OP1S", 1 0, L_0x7fade7e4fd50;  alias, 1 drivers
v0x7fade7e3fd50_0 .net "RAM_LOAD", 0 0, L_0x7fade7e50b10;  alias, 1 drivers
v0x7fade7e3fde0_0 .var "RE", 0 0;
v0x7fade7e3fe70_0 .var "REGR0S", 2 0;
v0x7fade7e3ff00_0 .var "REGR1S", 2 0;
v0x7fade7e40090_0 .var "REGWS", 2 0;
v0x7fade7e40120_0 .net "REG_LOAD", 0 0, L_0x7fade7e4fc50;  alias, 1 drivers
v0x7fade7e401b0_0 .var "ROMaddr", 7 0;
v0x7fade7e40240_0 .net "ROMread", 39 0, L_0x7fade7e4eb10;  1 drivers
v0x7fade7e402d0_0 .net *"_s0", 2 0, L_0x7fade7e4e380;  1 drivers
v0x7fade7e40360_0 .net *"_s13", 6 0, L_0x7fade7e4ee20;  1 drivers
L_0x1077d8170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fade7e403f0_0 .net *"_s17", 0 0, L_0x1077d8170;  1 drivers
L_0x1077d80e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fade7e40480_0 .net *"_s3", 0 0, L_0x1077d80e0;  1 drivers
v0x7fade7e40510_0 .net *"_s39", 2 0, L_0x7fade7e4f9d0;  1 drivers
L_0x1077d81b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fade7e405a0_0 .net *"_s43", 0 0, L_0x1077d81b8;  1 drivers
v0x7fade7e40630_0 .net *"_s60", 0 0, L_0x7fade7e50210;  1 drivers
v0x7fade7e406c0_0 .net *"_s63", 0 0, L_0x7fade7e50140;  1 drivers
v0x7fade7e40750_0 .net *"_s66", 0 0, L_0x7fade7e50530;  1 drivers
v0x7fade7e407e0_0 .net *"_s69", 0 0, L_0x7fade7e50330;  1 drivers
v0x7fade7e40870_0 .net *"_s72", 0 0, L_0x7fade7e50970;  1 drivers
v0x7fade7e40900_0 .net *"_s75", 0 0, L_0x7fade7e50bc0;  1 drivers
v0x7fade7e3ff90_0 .net *"_s78", 0 0, L_0x7fade7e50ce0;  1 drivers
v0x7fade7e40b90_0 .net *"_s81", 0 0, L_0x7fade7e50ed0;  1 drivers
v0x7fade7e40c20_0 .net "arg0", 2 0, L_0x7fade7e4f2d0;  1 drivers
v0x7fade7e40cb0_0 .net "arg1", 2 0, L_0x7fade7e4f370;  1 drivers
v0x7fade7e40d40_0 .net "clk", 0 0, v0x7fade7e4cb10_0;  alias, 1 drivers
v0x7fade7e40dd0_0 .net "codetype", 0 0, L_0x7fade7e4ebc0;  1 drivers
v0x7fade7e40e60_0 .var "cond", 2 0;
v0x7fade7e40ef0_0 .net "condtype", 1 0, L_0x7fade7e4fb10;  1 drivers
v0x7fade7e40f80_0 .net "imm10", 9 0, L_0x7fade7e4f020;  1 drivers
v0x7fade7e41010_0 .net "imm13", 12 0, L_0x7fade7e4f0c0;  1 drivers
v0x7fade7e410a0_0 .net "imm7", 7 0, L_0x7fade7e4eec0;  1 drivers
v0x7fade7e41130_0 .var "immir", 15 0;
v0x7fade7e411c0_0 .net "imms", 3 0, L_0x7fade7e4fa70;  1 drivers
v0x7fade7e41250_0 .net "instr", 15 0, v0x7fade7e02810_0;  alias, 1 drivers
v0x7fade7e412e0_0 .var "int_bank", 0 0;
v0x7fade7e41370_0 .net "irq_r", 0 0, v0x7fade7e41f30_0;  alias, 1 drivers
v0x7fade7e41400_0 .net "loadneg", 0 0, L_0x7fade7e4ff40;  1 drivers
v0x7fade7e41490_0 .net "loadpos", 0 0, L_0x7fade7e4fdf0;  1 drivers
v0x7fade7e41520_0 .net "next_state", 3 0, L_0x7fade7e4e770;  1 drivers
v0x7fade7e415b0_0 .var "opcode", 5 0;
v0x7fade7e41640_0 .net "opcodelong", 5 0, L_0x7fade7e4ec60;  1 drivers
v0x7fade7e416d0_0 .net "opcodeshort", 1 0, L_0x7fade7e4ed80;  1 drivers
v0x7fade7e41760_0 .net "reset", 0 0, o0x1077a60c8;  alias, 0 drivers
v0x7fade7e417f0_0 .net "skipstate", 1 0, L_0x7fade7e500a0;  1 drivers
v0x7fade7e41880_0 .var "state", 3 0;
v0x7fade7e41910_0 .net "tgt", 2 0, L_0x7fade7e4f410;  1 drivers
v0x7fade7e419a0_0 .net "tgt2", 1 0, L_0x7fade7e4f4b0;  1 drivers
o0x1077a71d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fade7e41a30_0 .net "trap_r", 0 0, o0x1077a71d8;  0 drivers
v0x7fade7e41ac0_0 .net "xregr0s", 3 0, L_0x7fade7e4f5c0;  1 drivers
v0x7fade7e41b50_0 .net "xregr1s", 3 0, L_0x7fade7e4f660;  1 drivers
v0x7fade7e41be0_0 .net "xregws", 3 0, L_0x7fade7e4f800;  1 drivers
E_0x7fade7e02590/0 .event edge, v0x7fade7e40dd0_0, v0x7fade7e416d0_0, v0x7fade7e41640_0, v0x7fade7e415b0_0;
E_0x7fade7e02590/1 .event edge, v0x7fade7e40120_0, v0x7fade7e41880_0, v0x7fade7e41ac0_0, v0x7fade7e40c20_0;
E_0x7fade7e02590/2 .event edge, v0x7fade7e40cb0_0, v0x7fade7e41910_0, v0x7fade7e419a0_0, v0x7fade7e41b50_0;
E_0x7fade7e02590/3 .event edge, v0x7fade7e41be0_0, v0x7fade7e411c0_0, v0x7fade7e410a0_0, v0x7fade7e40f80_0;
E_0x7fade7e02590/4 .event edge, v0x7fade7e41010_0, v0x7fade7e41130_0, v0x7fade7e40ef0_0;
E_0x7fade7e02590 .event/or E_0x7fade7e02590/0, E_0x7fade7e02590/1, E_0x7fade7e02590/2, E_0x7fade7e02590/3, E_0x7fade7e02590/4;
L_0x7fade7e4e380 .concat [ 2 1 0 0], L_0x7fade7e500a0, L_0x1077d80e0;
L_0x7fade7e4e770 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7fade7e41880_0, L_0x7fade7e4e380 (v0x7fade7e35330_0, v0x7fade7e352a0_0) v0x7fade7e1e4b0_0 S_0x7fade7e35140;
L_0x7fade7e4ebc0 .part v0x7fade7e02810_0, 15, 1;
L_0x7fade7e4ec60 .part v0x7fade7e02810_0, 9, 6;
L_0x7fade7e4ed80 .part v0x7fade7e02810_0, 13, 2;
L_0x7fade7e4ee20 .part v0x7fade7e02810_0, 2, 7;
L_0x7fade7e4eec0 .concat [ 7 1 0 0], L_0x7fade7e4ee20, L_0x1077d8170;
L_0x7fade7e4f020 .part v0x7fade7e02810_0, 3, 10;
L_0x7fade7e4f0c0 .part v0x7fade7e02810_0, 0, 13;
L_0x7fade7e4f2d0 .part v0x7fade7e02810_0, 6, 3;
L_0x7fade7e4f370 .part v0x7fade7e02810_0, 3, 3;
L_0x7fade7e4f410 .part v0x7fade7e02810_0, 0, 3;
L_0x7fade7e4f4b0 .part v0x7fade7e02810_0, 0, 2;
L_0x7fade7e4f5c0 .part L_0x7fade7e4eb10, 28, 4;
L_0x7fade7e4f660 .part L_0x7fade7e4eb10, 24, 4;
L_0x7fade7e4f800 .part L_0x7fade7e4eb10, 20, 4;
L_0x7fade7e4f8a0 .part L_0x7fade7e4eb10, 18, 2;
L_0x7fade7e4f9d0 .part L_0x7fade7e4eb10, 15, 3;
L_0x7fade7e4fa70 .concat [ 3 1 0 0], L_0x7fade7e4f9d0, L_0x1077d81b8;
L_0x7fade7e4fbb0 .part L_0x7fade7e4eb10, 13, 2;
L_0x7fade7e4fd50 .part L_0x7fade7e4eb10, 11, 2;
L_0x7fade7e4fb10 .part L_0x7fade7e4eb10, 9, 2;
L_0x7fade7e4fea0 .part L_0x7fade7e4eb10, 8, 1;
L_0x7fade7e50000 .part L_0x7fade7e4eb10, 5, 3;
L_0x7fade7e500a0 .part L_0x7fade7e4eb10, 3, 2;
L_0x7fade7e4fdf0 .part v0x7fade7e41880_0, 0, 1;
L_0x7fade7e50210 .part v0x7fade7e41880_0, 0, 1;
L_0x7fade7e50140 .part L_0x7fade7e4eb10, 39, 1;
L_0x7fade7e50530 .part L_0x7fade7e4eb10, 38, 1;
L_0x7fade7e50330 .part L_0x7fade7e4eb10, 37, 1;
L_0x7fade7e50970 .part L_0x7fade7e4eb10, 36, 1;
L_0x7fade7e50bc0 .part L_0x7fade7e4eb10, 35, 1;
L_0x7fade7e50ce0 .part L_0x7fade7e4eb10, 34, 1;
L_0x7fade7e50ed0 .part L_0x7fade7e4eb10, 32, 1;
S_0x7fade7e35140 .scope function, "fsm_function" "fsm_function" 8 63, 8 63 0, S_0x7fade7d136f0;
 .timescale 0 0;
v0x7fade7e1e4b0_0 .var "fsm_function", 3 0;
v0x7fade7e352a0_0 .var "skipstate", 2 0;
v0x7fade7e35330_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7fade7e35330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fade7e352a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fade7e352a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fade7e352a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fade7e1e4b0_0, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7fade7e3f040 .scope module, "micro" "rom" 8 93, 9 7 0, S_0x7fade7d136f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 40 "data"
L_0x7fade7e4eb10 .functor BUFZ 40, L_0x7fade7e4e8b0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
v0x7fade7e3f1a0_0 .net *"_s0", 39 0, L_0x7fade7e4e8b0;  1 drivers
v0x7fade7e3f230_0 .net *"_s2", 8 0, L_0x7fade7e4e950;  1 drivers
L_0x1077d8128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fade7e3f2c0_0 .net *"_s5", 0 0, L_0x1077d8128;  1 drivers
v0x7fade7e3f350_0 .net "address", 7 0, v0x7fade7e401b0_0;  1 drivers
v0x7fade7e3f3e0_0 .net "data", 39 0, L_0x7fade7e4eb10;  alias, 1 drivers
v0x7fade7e3f4b0 .array "mem", 191 0, 39 0;
L_0x7fade7e4e8b0 .array/port v0x7fade7e3f4b0, L_0x7fade7e4e950;
L_0x7fade7e4e950 .concat [ 8 1 0 0], v0x7fade7e401b0_0, L_0x1077d8128;
S_0x7fade7e41d40 .scope module, "irq_encoder" "irq_encoder" 4 58, 10 3 0, S_0x7fade7c55f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "uart_irq"
    .port_info 1 /INPUT 1 "timer_irq"
    .port_info 2 /INPUT 1 "page_fault"
    .port_info 3 /INPUT 1 "prot_fault"
    .port_info 4 /OUTPUT 3 "irq_nr"
    .port_info 5 /OUTPUT 1 "intr"
v0x7fade7e41f30_0 .var "intr", 0 0;
v0x7fade7e1e2f0_0 .var "irq_nr", 2 0;
o0x1077a77a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fade7e41fc0_0 .net "page_fault", 0 0, o0x1077a77a8;  0 drivers
o0x1077a77d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fade7e42050_0 .net "prot_fault", 0 0, o0x1077a77d8;  0 drivers
o0x1077a7808 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fade7e420e0_0 .net "timer_irq", 0 0, o0x1077a7808;  0 drivers
v0x7fade7e42170_0 .net "uart_irq", 0 0, o0x1077a7838;  alias, 0 drivers
E_0x7fade7e269b0 .event edge, v0x7fade7e42050_0, v0x7fade7e41fc0_0, v0x7fade7e42170_0, v0x7fade7e420e0_0;
S_0x7fade7e42200 .scope module, "regfile" "regfile3" 4 106, 11 4 0, S_0x7fade7c55f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "regr0"
    .port_info 1 /OUTPUT 16 "regr1"
    .port_info 2 /INPUT 16 "regw"
    .port_info 3 /INPUT 3 "regr0s"
    .port_info 4 /INPUT 3 "regr1s"
    .port_info 5 /INPUT 3 "regws"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "bank"
    .port_info 8 /INPUT 1 "incr_pc"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 16 "cr_wr"
    .port_info 11 /OUTPUT 16 "cr_rd"
    .port_info 12 /INPUT 16 "sr1_wr"
    .port_info 13 /INPUT 1 "clk"
P_0x7fade7e42360 .param/l "CR_INIT" 0 11 27, C4<0000000000000000>;
P_0x7fade7e423a0 .param/l "IVEC" 0 11 27, C4<0000000000000010>;
v0x7fade7e426b0_0 .var "CR", 15 0;
v0x7fade7e42740_0 .var "R1", 15 0;
v0x7fade7e427d0_0 .var "R2", 15 0;
v0x7fade7e42860_0 .var "R3", 15 0;
v0x7fade7e428f0_0 .var "R4", 15 0;
v0x7fade7e42980_0 .var "R5", 15 0;
v0x7fade7e42a10_0 .var "R6", 15 0;
v0x7fade7e42aa0_0 .var "R7", 15 0;
v0x7fade7e42b30_0 .net *"_s0", 31 0, L_0x7fade7e512c0;  1 drivers
L_0x1077d8200 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fade7e42c40_0 .net *"_s3", 30 0, L_0x1077d8200;  1 drivers
L_0x1077d8248 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fade7e42cd0_0 .net/2u *"_s4", 31 0, L_0x1077d8248;  1 drivers
v0x7fade7e42d60_0 .net *"_s6", 0 0, L_0x7fade7e51470;  1 drivers
v0x7fade7e42df0_0 .net "bank", 0 0, v0x7fade7e3f5d0_0;  alias, 1 drivers
v0x7fade7e42e80_0 .net "clk", 0 0, v0x7fade7e4cb10_0;  alias, 1 drivers
v0x7fade7e42f90_0 .net "cr_rd", 15 0, L_0x7fade7e51550;  alias, 1 drivers
v0x7fade7e43020_0 .net "cr_wr", 15 0, o0x1077a7bf8;  alias, 0 drivers
v0x7fade7e430b0_0 .net "incr_pc", 0 0, L_0x7fade7e51170;  alias, 1 drivers
v0x7fade7e43240_0 .var "regr0", 15 0;
v0x7fade7e432d0_0 .net "regr0s", 2 0, v0x7fade7e3fe70_0;  alias, 1 drivers
v0x7fade7e43360_0 .var "regr1", 15 0;
v0x7fade7e433f0_0 .net "regr1s", 2 0, v0x7fade7e3ff00_0;  alias, 1 drivers
v0x7fade7e43480_0 .net "regw", 15 0, L_0x7fade7e51670;  alias, 1 drivers
v0x7fade7e43510_0 .net "regws", 2 0, v0x7fade7e40090_0;  alias, 1 drivers
v0x7fade7e435a0_0 .net "reset", 0 0, o0x1077a60c8;  alias, 0 drivers
v0x7fade7e43630_0 .var "sCR", 15 0;
v0x7fade7e436c0_0 .var "sR1", 15 0;
v0x7fade7e43750_0 .var "sR2", 15 0;
v0x7fade7e437e0_0 .var "sR3", 15 0;
v0x7fade7e43870_0 .var "sR4", 15 0;
v0x7fade7e43900_0 .var "sR5", 15 0;
v0x7fade7e43990_0 .var "sR6", 15 0;
v0x7fade7e43a20_0 .var "sR7", 15 0;
v0x7fade7e43ab0_0 .net "sr1_wr", 15 0, v0x7fade7e45a70_0;  1 drivers
v0x7fade7e43140_0 .net "we", 0 0, L_0x7fade7e4fc50;  alias, 1 drivers
E_0x7fade7e26bb0/0 .event edge, v0x7fade7e3f5d0_0, v0x7fade7e3fe70_0, v0x7fade7e42740_0, v0x7fade7e427d0_0;
E_0x7fade7e26bb0/1 .event edge, v0x7fade7e42860_0, v0x7fade7e428f0_0, v0x7fade7e42980_0, v0x7fade7e42a10_0;
E_0x7fade7e26bb0/2 .event edge, v0x7fade7e42aa0_0, v0x7fade7e3ff00_0, v0x7fade7e436c0_0, v0x7fade7e43750_0;
E_0x7fade7e26bb0/3 .event edge, v0x7fade7e437e0_0, v0x7fade7e43870_0, v0x7fade7e43900_0, v0x7fade7e43990_0;
E_0x7fade7e26bb0/4 .event edge, v0x7fade7e43a20_0;
E_0x7fade7e26bb0 .event/or E_0x7fade7e26bb0/0, E_0x7fade7e26bb0/1, E_0x7fade7e26bb0/2, E_0x7fade7e26bb0/3, E_0x7fade7e26bb0/4;
L_0x7fade7e512c0 .concat [ 1 31 0 0], v0x7fade7e3f5d0_0, L_0x1077d8200;
L_0x7fade7e51470 .cmp/eq 32, L_0x7fade7e512c0, L_0x1077d8248;
L_0x7fade7e51550 .functor MUXZ 16, v0x7fade7e43630_0, v0x7fade7e426b0_0, L_0x7fade7e51470, C4<>;
S_0x7fade7e45d00 .scope module, "mem_io" "memory_io" 3 17, 12 3 0, S_0x7fade7c56360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "CPUread"
    .port_info 1 /INPUT 16 "CPUwrite"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMwrite"
    .port_info 8 /OUTPUT 16 "RAMaddr"
    .port_info 9 /OUTPUT 2 "RAMbe"
    .port_info 10 /OUTPUT 1 "RAMwe"
    .port_info 11 /INPUT 8 "UARTread"
    .port_info 12 /OUTPUT 8 "UARTwrite"
    .port_info 13 /OUTPUT 3 "UARTaddr"
    .port_info 14 /OUTPUT 1 "UARTwe"
    .port_info 15 /OUTPUT 1 "UARTre"
    .port_info 16 /OUTPUT 1 "UARTce"
P_0x7fade7e45eb0 .param/l "UARTbase" 0 12 44, C4<0000111111110000>;
L_0x7fade7e4d060 .functor BUFZ 16, v0x7fade7e47b50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fade7e461a0_0 .net "CPUaddr", 15 0, L_0x7fade7c77380;  alias, 1 drivers
v0x7fade7e46230_0 .net "CPUread", 15 0, L_0x7fade7e4cf00;  alias, 1 drivers
v0x7fade7e462c0_0 .net "CPUwrite", 15 0, L_0x7fade7c771e0;  alias, 1 drivers
v0x7fade7e46350_0 .net "RAMaddr", 15 0, L_0x7fade7e4e0c0;  alias, 1 drivers
v0x7fade7e463e0_0 .var "RAMbe", 1 0;
v0x7fade7e464b0_0 .net "RAMread", 15 0, L_0x7fade7c77430;  alias, 1 drivers
v0x7fade7e46540_0 .var "RAMwe", 0 0;
v0x7fade7e465d0_0 .net "RAMwrite", 15 0, L_0x7fade7e4d060;  alias, 1 drivers
v0x7fade7e46660_0 .net "UARTaddr", 2 0, L_0x7fade7e4e430;  alias, 1 drivers
v0x7fade7e46770_0 .var "UARTce", 0 0;
v0x7fade7e46800_0 .var "UARTre", 0 0;
v0x7fade7e46890_0 .net "UARTread", 7 0, v0x7fade7e4b180_0;  alias, 1 drivers
v0x7fade7e46920_0 .var "UARTwe", 0 0;
v0x7fade7e469b0_0 .net "UARTwrite", 7 0, L_0x7fade7e4d0d0;  alias, 1 drivers
L_0x1077d8008 .functor BUFT 1, C4<0000111111110000>, C4<0>, C4<0>, C4<0>;
v0x7fade7e46a40_0 .net/2u *"_s0", 15 0, L_0x1077d8008;  1 drivers
v0x7fade7e46ad0_0 .net *"_s17", 0 0, L_0x7fade7e4d170;  1 drivers
v0x7fade7e46b60_0 .net *"_s2", 0 0, L_0x7fade7e4cce0;  1 drivers
v0x7fade7e46cf0_0 .net *"_s21", 0 0, L_0x7fade7e4d2e0;  1 drivers
v0x7fade7e46d80_0 .net *"_s25", 0 0, L_0x7fade7e4d380;  1 drivers
v0x7fade7e46e10_0 .net *"_s29", 0 0, L_0x7fade7e4d460;  1 drivers
v0x7fade7e46ea0_0 .net *"_s33", 0 0, L_0x7fade7e4d500;  1 drivers
v0x7fade7e46f30_0 .net *"_s37", 0 0, L_0x7fade7e4d6f0;  1 drivers
v0x7fade7e46fc0_0 .net *"_s4", 15 0, L_0x7fade7e4cde0;  1 drivers
v0x7fade7e47050_0 .net *"_s41", 0 0, L_0x7fade7e4d790;  1 drivers
v0x7fade7e470e0_0 .net *"_s45", 0 0, L_0x7fade7e4d830;  1 drivers
v0x7fade7e47170_0 .net *"_s49", 0 0, L_0x7fade7e4d8d0;  1 drivers
v0x7fade7e47200_0 .net *"_s53", 0 0, L_0x7fade7e4d9e0;  1 drivers
v0x7fade7e47290_0 .net *"_s57", 0 0, L_0x7fade7e4da80;  1 drivers
v0x7fade7e47320_0 .net *"_s61", 0 0, L_0x7fade7e4dba0;  1 drivers
v0x7fade7e473b0_0 .net *"_s65", 0 0, L_0x7fade7e4dc40;  1 drivers
v0x7fade7e47440_0 .net *"_s69", 0 0, L_0x7fade7e4dee0;  1 drivers
L_0x1077d8050 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fade7e474d0_0 .net *"_s7", 7 0, L_0x1077d8050;  1 drivers
v0x7fade7e47560_0 .net *"_s73", 0 0, L_0x7fade7e4df80;  1 drivers
L_0x1077d8098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fade7e46bf0_0 .net/2s *"_s77", 0 0, L_0x1077d8098;  1 drivers
v0x7fade7e477f0_0 .net *"_s82", 0 0, L_0x7fade7e4e2e0;  1 drivers
v0x7fade7e47880_0 .net *"_s86", 0 0, L_0x7fade7e4e020;  1 drivers
v0x7fade7e47910_0 .net *"_s91", 0 0, L_0x7fade7e4e610;  1 drivers
v0x7fade7e479a0_0 .net "be", 0 0, L_0x7fade7e50a10;  alias, 1 drivers
v0x7fade7e47a30_0 .var "data", 15 0;
v0x7fade7e47ac0_0 .net "re", 0 0, v0x7fade7e3fde0_0;  alias, 1 drivers
v0x7fade7e47b50_0 .var "wdata", 15 0;
v0x7fade7e47be0_0 .net "we", 0 0, L_0x7fade7c772d0;  alias, 1 drivers
E_0x7fade7e36d20/0 .event edge, v0x7fade7e45c20_0, v0x7fade7e44170_0, v0x7fade7e3fde0_0, v0x7fade7e44280_0;
E_0x7fade7e36d20/1 .event edge, v0x7fade7e464b0_0, v0x7fade7e3f660_0;
E_0x7fade7e36d20 .event/or E_0x7fade7e36d20/0, E_0x7fade7e36d20/1;
L_0x7fade7e4cce0 .cmp/gt 16, L_0x1077d8008, L_0x7fade7c77380;
L_0x7fade7e4cde0 .concat [ 8 8 0 0], v0x7fade7e4b180_0, L_0x1077d8050;
L_0x7fade7e4cf00 .functor MUXZ 16, L_0x7fade7e4cde0, v0x7fade7e47a30_0, L_0x7fade7e4cce0, C4<>;
L_0x7fade7e4d0d0 .part L_0x7fade7c771e0, 0, 8;
L_0x7fade7e4d170 .part L_0x7fade7c77380, 1, 1;
L_0x7fade7e4d2e0 .part L_0x7fade7c77380, 2, 1;
L_0x7fade7e4d380 .part L_0x7fade7c77380, 3, 1;
L_0x7fade7e4d460 .part L_0x7fade7c77380, 4, 1;
L_0x7fade7e4d500 .part L_0x7fade7c77380, 5, 1;
L_0x7fade7e4d6f0 .part L_0x7fade7c77380, 6, 1;
L_0x7fade7e4d790 .part L_0x7fade7c77380, 7, 1;
L_0x7fade7e4d830 .part L_0x7fade7c77380, 8, 1;
L_0x7fade7e4d8d0 .part L_0x7fade7c77380, 9, 1;
L_0x7fade7e4d9e0 .part L_0x7fade7c77380, 10, 1;
L_0x7fade7e4da80 .part L_0x7fade7c77380, 11, 1;
L_0x7fade7e4dba0 .part L_0x7fade7c77380, 12, 1;
L_0x7fade7e4dc40 .part L_0x7fade7c77380, 13, 1;
L_0x7fade7e4dee0 .part L_0x7fade7c77380, 14, 1;
L_0x7fade7e4df80 .part L_0x7fade7c77380, 15, 1;
LS_0x7fade7e4e0c0_0_0 .concat8 [ 1 1 1 1], L_0x7fade7e4d170, L_0x7fade7e4d2e0, L_0x7fade7e4d380, L_0x7fade7e4d460;
LS_0x7fade7e4e0c0_0_4 .concat8 [ 1 1 1 1], L_0x7fade7e4d500, L_0x7fade7e4d6f0, L_0x7fade7e4d790, L_0x7fade7e4d830;
LS_0x7fade7e4e0c0_0_8 .concat8 [ 1 1 1 1], L_0x7fade7e4d8d0, L_0x7fade7e4d9e0, L_0x7fade7e4da80, L_0x7fade7e4dba0;
LS_0x7fade7e4e0c0_0_12 .concat8 [ 1 1 1 1], L_0x7fade7e4dc40, L_0x7fade7e4dee0, L_0x7fade7e4df80, L_0x1077d8098;
L_0x7fade7e4e0c0 .concat8 [ 4 4 4 4], LS_0x7fade7e4e0c0_0_0, LS_0x7fade7e4e0c0_0_4, LS_0x7fade7e4e0c0_0_8, LS_0x7fade7e4e0c0_0_12;
L_0x7fade7e4e2e0 .part L_0x7fade7c77380, 0, 1;
L_0x7fade7e4e020 .part L_0x7fade7c77380, 1, 1;
L_0x7fade7e4e430 .concat8 [ 1 1 1 0], L_0x7fade7e4e2e0, L_0x7fade7e4e020, L_0x7fade7e4e610;
L_0x7fade7e4e610 .part L_0x7fade7c77380, 2, 1;
S_0x7fade7e47d00 .scope module, "ram" "ram" 3 47, 13 1 0, S_0x7fade7c56360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7fade7c77430 .functor BUFZ 16, v0x7fade7e482b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fade7e47ef0_0 .net "address", 15 0, L_0x7fade7e4e0c0;  alias, 1 drivers
v0x7fade7e47f80_0 .net "be", 1 0, v0x7fade7e463e0_0;  alias, 1 drivers
v0x7fade7e48010_0 .net "clk", 0 0, v0x7fade7e4cb10_0;  alias, 1 drivers
v0x7fade7e480a0_0 .net "data_in", 15 0, L_0x7fade7e4d060;  alias, 1 drivers
v0x7fade7e48150_0 .net "data_out", 15 0, L_0x7fade7c77430;  alias, 1 drivers
v0x7fade7e48220 .array "memory", 512 0, 15 0;
v0x7fade7e482b0_0 .var "temp", 15 0;
v0x7fade7e48340_0 .net "we", 0 0, v0x7fade7e46540_0;  alias, 1 drivers
S_0x7fade7e48470 .scope module, "uart" "t16450" 3 64, 14 26 0, S_0x7fade7c56360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rclk"
    .port_info 3 /INPUT 1 "cs_n"
    .port_info 4 /INPUT 1 "rd_n"
    .port_info 5 /INPUT 1 "wr_n"
    .port_info 6 /INPUT 3 "addr"
    .port_info 7 /INPUT 8 "wr_data"
    .port_info 8 /OUTPUT 8 "rd_data"
    .port_info 9 /INPUT 1 "sin"
    .port_info 10 /INPUT 1 "cts_n"
    .port_info 11 /INPUT 1 "dsr_n"
    .port_info 12 /INPUT 1 "ri_n"
    .port_info 13 /INPUT 1 "dcd_n"
    .port_info 14 /OUTPUT 1 "sout"
    .port_info 15 /OUTPUT 1 "rts_n"
    .port_info 16 /OUTPUT 1 "dtr_n"
    .port_info 17 /OUTPUT 1 "out1_n"
    .port_info 18 /OUTPUT 1 "out2_n"
    .port_info 19 /OUTPUT 1 "baudout"
    .port_info 20 /OUTPUT 1 "intr"
v0x7fade7e49120_0 .var "Bit_Phase", 3 0;
v0x7fade7e491e0_0 .var "Brk_Cnt", 3 0;
v0x7fade7e49290_0 .var "DLL", 7 0;
v0x7fade7e49350_0 .var "DLM", 7 0;
v0x7fade7e49400_0 .var "DM0", 7 0;
v0x7fade7e494f0_0 .var "DM1", 7 0;
v0x7fade7e495a0_0 .var "IER", 7 0;
v0x7fade7e49650_0 .var "IIR", 7 0;
v0x7fade7e49700_0 .var "LCR", 7 0;
v0x7fade7e49810_0 .var "LSR", 7 0;
v0x7fade7e498c0_0 .var "MCR", 7 0;
v0x7fade7e49970_0 .var "MSR", 7 0;
v0x7fade7e49a20_0 .var "MSR_In", 3 0;
v0x7fade7e49ad0_0 .var "RBR", 7 0;
v0x7fade7e49b80_0 .var "RXD", 0 0;
v0x7fade7e49c20_0 .var "RX_Bit_Cnt", 3 0;
v0x7fade7e49cd0_0 .var "RX_Filtered", 0 0;
v0x7fade7e49e60_0 .var "RX_Parity", 0 0;
v0x7fade7e49ef0_0 .var "RX_ShiftReg", 7 0;
v0x7fade7e49f80_0 .var "SCR", 7 0;
v0x7fade7e4a030_0 .var "THR", 7 0;
v0x7fade7e4a0e0_0 .var "TXD", 0 0;
v0x7fade7e4a180_0 .var "TX_Bit_Cnt", 3 0;
v0x7fade7e4a230_0 .var "TX_Next_Is_Stop", 0 0;
v0x7fade7e4a2d0_0 .var "TX_Parity", 0 0;
v0x7fade7e4a370_0 .var "TX_ShiftReg", 7 0;
v0x7fade7e4a420_0 .var "TX_Stop_Bit", 0 0;
v0x7fade7e4a4c0_0 .var "TX_Tick", 0 0;
v0x7fade7e4a560_0 .var/2u *"_s10", 2 0; Local signal
v0x7fade7e4a610_0 .var/2u *"_s11", 2 0; Local signal
v0x7fade7e4a6c0_0 .var/2u *"_s6", 4 0; Local signal
v0x7fade7e4a770_0 .var/2u *"_s7", 2 0; Local signal
v0x7fade7e4a820_0 .var/2u *"_s8", 2 0; Local signal
v0x7fade7e49d80_0 .var/2u *"_s9", 2 0; Local signal
v0x7fade7e4aab0_0 .net "addr", 2 0, L_0x7fade7e4e430;  alias, 1 drivers
v0x7fade7e4ab40_0 .var "baudout", 0 0;
v0x7fade7e4abd0_0 .net "clk", 0 0, v0x7fade7e4cb10_0;  alias, 1 drivers
v0x7fade7e4ac60_0 .net "cs_n", 0 0, v0x7fade7e4c020_0;  1 drivers
o0x1077a96c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fade7e4acf0_0 .net "cts_n", 0 0, o0x1077a96c8;  0 drivers
o0x1077a96f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fade7e4ad80_0 .net "dcd_n", 0 0, o0x1077a96f8;  0 drivers
o0x1077a9728 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fade7e4ae10_0 .net "dsr_n", 0 0, o0x1077a9728;  0 drivers
v0x7fade7e4aea0_0 .var "dtr_n", 0 0;
v0x7fade7e4af30_0 .var "intr", 0 0;
v0x7fade7e4afc0_0 .var "out1_n", 0 0;
v0x7fade7e4b050_0 .var "out2_n", 0 0;
L_0x1077d8290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fade7e4b0e0_0 .net "rclk", 0 0, L_0x1077d8290;  1 drivers
v0x7fade7e4b180_0 .var "rd_data", 7 0;
v0x7fade7e4b240_0 .net "rd_n", 0 0, L_0x7fade7c776b0;  alias, 1 drivers
v0x7fade7e4b2d0_0 .net "reset_n", 0 0, L_0x7fade7c774a0;  alias, 1 drivers
o0x1077a98a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fade7e4b370_0 .net "ri_n", 0 0, o0x1077a98a8;  0 drivers
v0x7fade7e4b410_0 .var "rts_n", 0 0;
v0x7fade7e4b4b0_0 .net "sin", 0 0, v0x7fade7e4cc30_0;  alias, 1 drivers
v0x7fade7e4b550_0 .var "sout", 0 0;
v0x7fade7e4b5f0_0 .net "wr_data", 7 0, L_0x7fade7e4d0d0;  alias, 1 drivers
v0x7fade7e4b6b0_0 .net "wr_n", 0 0, L_0x7fade7c775b0;  alias, 1 drivers
E_0x7fade7e45f70 .event edge, v0x7fade7e495a0_0, v0x7fade7e49810_0, v0x7fade7e498c0_0, v0x7fade7e49970_0;
E_0x7fade7e48900/0 .event edge, v0x7fade7e498c0_0, v0x7fade7e4a0e0_0, v0x7fade7e49700_0, v0x7fade7e4b4b0_0;
E_0x7fade7e48900/1 .event edge, v0x7fade7e49650_0, v0x7fade7e49290_0, v0x7fade7e49350_0, v0x7fade7e49ad0_0;
E_0x7fade7e48900/2 .event edge, v0x7fade7e495a0_0, v0x7fade7e46660_0, v0x7fade7e49400_0, v0x7fade7e494f0_0;
E_0x7fade7e48900/3 .event edge, v0x7fade7e49810_0, v0x7fade7e49970_0, v0x7fade7e49f80_0;
E_0x7fade7e48900 .event/or E_0x7fade7e48900/0, E_0x7fade7e48900/1, E_0x7fade7e48900/2, E_0x7fade7e48900/3;
S_0x7fade7e489b0 .scope begin, "bit_tick" "bit_tick" 14 394, 14 394 0, S_0x7fade7e48470;
 .timescale 0 0;
v0x7fade7e48b70_0 .var "TX_Cnt", 4 0;
S_0x7fade7e48c30 .scope begin, "clk_gen" "clk_gen" 14 208, 14 208 0, S_0x7fade7e48470;
 .timescale 0 0;
v0x7fade7e48df0_0 .var "Baud_Cnt", 15 0;
S_0x7fade7e48ea0 .scope begin, "input_filter" "input_filter" 14 234, 14 234 0, S_0x7fade7e48470;
 .timescale 0 0;
v0x7fade7e49070_0 .var "Samples", 1 0;
    .scope S_0x7fade7e45d00;
T_1 ;
    %wait E_0x7fade7e36d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e46540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e46920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e46770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e46800_0, 0, 1;
    %load/vec4 v0x7fade7e47be0_0;
    %load/vec4 v0x7fade7e461a0_0;
    %cmpi/u 4080, 0, 16;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e46540_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fade7e47be0_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7fade7e461a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e46920_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x7fade7e47ac0_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7fade7e461a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e46800_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x7fade7e462c0_0;
    %store/vec4 v0x7fade7e47b50_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fade7e463e0_0, 0, 2;
    %load/vec4 v0x7fade7e464b0_0;
    %store/vec4 v0x7fade7e47a30_0, 0, 16;
    %load/vec4 v0x7fade7e47be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7fade7e479a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7fade7e461a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fade7e463e0_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %load/vec4 v0x7fade7e462c0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47b50_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fade7e463e0_0, 0, 2;
T_1.11 ;
T_1.8 ;
T_1.6 ;
    %load/vec4 v0x7fade7e479a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7fade7e461a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %load/vec4 v0x7fade7e464b0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e47a30_0, 4, 1;
T_1.12 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fade7e3f040;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7fade7e3f4b0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fade7d136f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fade7e41880_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x7fade7d136f0;
T_4 ;
    %wait E_0x7fade7c13ab0;
    %load/vec4 v0x7fade7e41760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fade7e41880_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e3f780_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fade7e41250_0;
    %cmpi/e 65024, 0, 16;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fade7e41880_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e3f780_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fade7e41520_0;
    %assign/vec4 v0x7fade7e41880_0, 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fade7d136f0;
T_5 ;
    %wait E_0x7fade7e02590;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fade7e401b0_0, 0, 8;
    %load/vec4 v0x7fade7e40dd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fade7e416d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fade7e415b0_0, 0, 6;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fade7e41640_0;
    %store/vec4 v0x7fade7e415b0_0, 0, 6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e3fde0_0, 0, 1;
    %load/vec4 v0x7fade7e415b0_0;
    %cmpi/e 6, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fade7e415b0_0;
    %cmpi/e 24, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fade7e40120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e3fde0_0, 0, 1;
T_5.4 ;
T_5.2 ;
    %load/vec4 v0x7fade7e41880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fade7e401b0_0, 0, 8;
    %jmp T_5.15;
T_5.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fade7e401b0_0, 0, 8;
    %jmp T_5.15;
T_5.7 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fade7e401b0_0, 0, 8;
    %jmp T_5.15;
T_5.8 ;
    %load/vec4 v0x7fade7e415b0_0;
    %pad/u 8;
    %store/vec4 v0x7fade7e401b0_0, 0, 8;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v0x7fade7e415b0_0;
    %pad/u 8;
    %store/vec4 v0x7fade7e401b0_0, 0, 8;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v0x7fade7e415b0_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fade7e401b0_0, 0, 8;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x7fade7e415b0_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fade7e401b0_0, 0, 8;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x7fade7e415b0_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fade7e401b0_0, 0, 8;
    %jmp T_5.15;
T_5.13 ;
    %load/vec4 v0x7fade7e415b0_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fade7e401b0_0, 0, 8;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7fade7e41ac0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %load/vec4 v0x7fade7e41ac0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fade7e3fe70_0, 0, 3;
    %jmp T_5.21;
T_5.16 ;
    %load/vec4 v0x7fade7e40c20_0;
    %store/vec4 v0x7fade7e3fe70_0, 0, 3;
    %jmp T_5.21;
T_5.17 ;
    %load/vec4 v0x7fade7e40cb0_0;
    %store/vec4 v0x7fade7e3fe70_0, 0, 3;
    %jmp T_5.21;
T_5.18 ;
    %load/vec4 v0x7fade7e41910_0;
    %store/vec4 v0x7fade7e3fe70_0, 0, 3;
    %jmp T_5.21;
T_5.19 ;
    %load/vec4 v0x7fade7e419a0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fade7e3fe70_0, 0, 3;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %load/vec4 v0x7fade7e41b50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %load/vec4 v0x7fade7e41b50_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fade7e3ff00_0, 0, 3;
    %jmp T_5.27;
T_5.22 ;
    %load/vec4 v0x7fade7e40c20_0;
    %store/vec4 v0x7fade7e3ff00_0, 0, 3;
    %jmp T_5.27;
T_5.23 ;
    %load/vec4 v0x7fade7e40cb0_0;
    %store/vec4 v0x7fade7e3ff00_0, 0, 3;
    %jmp T_5.27;
T_5.24 ;
    %load/vec4 v0x7fade7e41910_0;
    %store/vec4 v0x7fade7e3ff00_0, 0, 3;
    %jmp T_5.27;
T_5.25 ;
    %load/vec4 v0x7fade7e419a0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fade7e3ff00_0, 0, 3;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %load/vec4 v0x7fade7e41be0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %load/vec4 v0x7fade7e41be0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fade7e40090_0, 0, 3;
    %jmp T_5.33;
T_5.28 ;
    %load/vec4 v0x7fade7e40c20_0;
    %store/vec4 v0x7fade7e40090_0, 0, 3;
    %jmp T_5.33;
T_5.29 ;
    %load/vec4 v0x7fade7e40cb0_0;
    %store/vec4 v0x7fade7e40090_0, 0, 3;
    %jmp T_5.33;
T_5.30 ;
    %load/vec4 v0x7fade7e41910_0;
    %store/vec4 v0x7fade7e40090_0, 0, 3;
    %jmp T_5.33;
T_5.31 ;
    %load/vec4 v0x7fade7e419a0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fade7e40090_0, 0, 3;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %load/vec4 v0x7fade7e40c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %jmp T_5.42;
T_5.34 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fade7e41130_0, 0, 16;
    %jmp T_5.42;
T_5.35 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fade7e41130_0, 0, 16;
    %jmp T_5.42;
T_5.36 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fade7e41130_0, 0, 16;
    %jmp T_5.42;
T_5.37 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7fade7e41130_0, 0, 16;
    %jmp T_5.42;
T_5.38 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7fade7e41130_0, 0, 16;
    %jmp T_5.42;
T_5.39 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7fade7e41130_0, 0, 16;
    %jmp T_5.42;
T_5.40 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7fade7e41130_0, 0, 16;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7fade7e41130_0, 0, 16;
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %load/vec4 v0x7fade7e411c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e3f970_0, 0, 16;
    %jmp T_5.49;
T_5.43 ;
    %load/vec4 v0x7fade7e410a0_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7fade7e410a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fade7e3f970_0, 0, 16;
    %jmp T_5.49;
T_5.44 ;
    %load/vec4 v0x7fade7e40f80_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7fade7e40f80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fade7e3f970_0, 0, 16;
    %jmp T_5.49;
T_5.45 ;
    %load/vec4 v0x7fade7e41010_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7fade7e41010_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fade7e3f970_0, 0, 16;
    %jmp T_5.49;
T_5.46 ;
    %load/vec4 v0x7fade7e41130_0;
    %store/vec4 v0x7fade7e3f970_0, 0, 16;
    %jmp T_5.49;
T_5.47 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7fade7e410a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fade7e3f970_0, 0, 16;
    %jmp T_5.49;
T_5.49 ;
    %pop/vec4 1;
    %load/vec4 v0x7fade7e40ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fade7e40e60_0, 0, 3;
    %jmp T_5.54;
T_5.50 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fade7e40e60_0, 0, 3;
    %jmp T_5.54;
T_5.51 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fade7e40e60_0, 0, 3;
    %jmp T_5.54;
T_5.52 ;
    %load/vec4 v0x7fade7e41910_0;
    %store/vec4 v0x7fade7e40e60_0, 0, 3;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fade7d136f0;
T_6 ;
    %wait E_0x7fade7e0c780;
    %load/vec4 v0x7fade7e41880_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e41370_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e412e0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fade7e41880_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e41370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e412e0_0, 0, 1;
T_6.2 ;
T_6.1 ;
    %load/vec4 v0x7fade7e412e0_0;
    %store/vec4 v0x7fade7e3f5d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fade7e41d40;
T_7 ;
    %wait E_0x7fade7e269b0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fade7e1e2f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e41f30_0, 0, 1;
    %load/vec4 v0x7fade7e42050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fade7e1e2f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e41f30_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fade7e41fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fade7e1e2f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e41f30_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fade7e42170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fade7e1e2f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e41f30_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x7fade7e420e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fade7e1e2f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e41f30_0, 0, 1;
T_7.6 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fade7e0c1a0;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e0c390_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7fade7e0c1a0;
T_9 ;
    %wait E_0x7fade7e0c780;
    %load/vec4 v0x7fade7e23ca0_0;
    %load/vec4 v0x7fade7e0c300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e0c390_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fade7e23ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e0c390_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fade7e0c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fade7e022c0_0;
    %assign/vec4 v0x7fade7e0c390_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fade7e3ee30;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e029d0_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x7fade7e3ee30;
T_11 ;
    %wait E_0x7fade7e0c780;
    %load/vec4 v0x7fade7e02460_0;
    %load/vec4 v0x7fade7e028f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e029d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fade7e02460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e029d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fade7e028f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x7fade7e02b90_0;
    %assign/vec4 v0x7fade7e029d0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fade7c3e0e0;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e02810_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x7fade7c3e0e0;
T_13 ;
    %wait E_0x7fade7c13ab0;
    %load/vec4 v0x7fade7e020f0_0;
    %load/vec4 v0x7fade7e0e250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e02810_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fade7e020f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e02810_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fade7e0e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x7fade7e0fd90_0;
    %assign/vec4 v0x7fade7e02810_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fade7e42200;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e42740_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x7fade7e42200;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e427d0_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x7fade7e42200;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e42860_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x7fade7e42200;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e428f0_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7fade7e42200;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e42980_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7fade7e42200;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e42a10_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7fade7e42200;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e42aa0_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x7fade7e42200;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e426b0_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x7fade7e42200;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e436c0_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x7fade7e42200;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43750_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x7fade7e42200;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e437e0_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x7fade7e42200;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43870_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0x7fade7e42200;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43900_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0x7fade7e42200;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43990_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x7fade7e42200;
T_28 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fade7e43a20_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x7fade7e42200;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43630_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x7fade7e42200;
T_30 ;
    %wait E_0x7fade7e26bb0;
    %load/vec4 v0x7fade7e42df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x7fade7e432d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.11;
T_30.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.11;
T_30.3 ;
    %load/vec4 v0x7fade7e42740_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.11;
T_30.4 ;
    %load/vec4 v0x7fade7e427d0_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.11;
T_30.5 ;
    %load/vec4 v0x7fade7e42860_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.11;
T_30.6 ;
    %load/vec4 v0x7fade7e428f0_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.11;
T_30.7 ;
    %load/vec4 v0x7fade7e42980_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.11;
T_30.8 ;
    %load/vec4 v0x7fade7e42a10_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.11;
T_30.9 ;
    %load/vec4 v0x7fade7e42aa0_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.11;
T_30.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fade7e433f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.19, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.21;
T_30.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.21;
T_30.13 ;
    %load/vec4 v0x7fade7e42740_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.21;
T_30.14 ;
    %load/vec4 v0x7fade7e427d0_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.21;
T_30.15 ;
    %load/vec4 v0x7fade7e42860_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.21;
T_30.16 ;
    %load/vec4 v0x7fade7e428f0_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.21;
T_30.17 ;
    %load/vec4 v0x7fade7e42980_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.21;
T_30.18 ;
    %load/vec4 v0x7fade7e42a10_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.21;
T_30.19 ;
    %load/vec4 v0x7fade7e42aa0_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.21;
T_30.21 ;
    %pop/vec4 1;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fade7e432d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.29, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.31;
T_30.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.31;
T_30.23 ;
    %load/vec4 v0x7fade7e436c0_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.31;
T_30.24 ;
    %load/vec4 v0x7fade7e43750_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.31;
T_30.25 ;
    %load/vec4 v0x7fade7e437e0_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.31;
T_30.26 ;
    %load/vec4 v0x7fade7e43870_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.31;
T_30.27 ;
    %load/vec4 v0x7fade7e43900_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.31;
T_30.28 ;
    %load/vec4 v0x7fade7e43990_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.31;
T_30.29 ;
    %load/vec4 v0x7fade7e43a20_0;
    %store/vec4 v0x7fade7e43240_0, 0, 16;
    %jmp T_30.31;
T_30.31 ;
    %pop/vec4 1;
    %load/vec4 v0x7fade7e433f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.39, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.41;
T_30.32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.41;
T_30.33 ;
    %load/vec4 v0x7fade7e436c0_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.41;
T_30.34 ;
    %load/vec4 v0x7fade7e43750_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.41;
T_30.35 ;
    %load/vec4 v0x7fade7e437e0_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.41;
T_30.36 ;
    %load/vec4 v0x7fade7e43870_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.41;
T_30.37 ;
    %load/vec4 v0x7fade7e43900_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.41;
T_30.38 ;
    %load/vec4 v0x7fade7e43990_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.41;
T_30.39 ;
    %load/vec4 v0x7fade7e43a20_0;
    %store/vec4 v0x7fade7e43360_0, 0, 16;
    %jmp T_30.41;
T_30.41 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fade7e42200;
T_31 ;
    %wait E_0x7fade7c13ab0;
    %load/vec4 v0x7fade7e435a0_0;
    %load/vec4 v0x7fade7e43140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e42aa0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fade7e435a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e42740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e427d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e42860_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e428f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e42980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e42a10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e42aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e426b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e436c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e43750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e437e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e43870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e43900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e43990_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fade7e43a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fade7e426b0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x7fade7e43140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x7fade7e42df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.6, 4;
    %load/vec4 v0x7fade7e43510_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.14, 6;
    %jmp T_31.15;
T_31.8 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e42740_0, 0;
    %jmp T_31.15;
T_31.9 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e427d0_0, 0;
    %jmp T_31.15;
T_31.10 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e42860_0, 0;
    %jmp T_31.15;
T_31.11 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e428f0_0, 0;
    %jmp T_31.15;
T_31.12 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e42980_0, 0;
    %jmp T_31.15;
T_31.13 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e42a10_0, 0;
    %jmp T_31.15;
T_31.14 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e42aa0_0, 0;
    %jmp T_31.15;
T_31.15 ;
    %pop/vec4 1;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x7fade7e43510_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.22, 6;
    %jmp T_31.23;
T_31.16 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e436c0_0, 0;
    %jmp T_31.23;
T_31.17 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e43750_0, 0;
    %jmp T_31.23;
T_31.18 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e437e0_0, 0;
    %jmp T_31.23;
T_31.19 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e43870_0, 0;
    %jmp T_31.23;
T_31.20 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e43900_0, 0;
    %jmp T_31.23;
T_31.21 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e43990_0, 0;
    %jmp T_31.23;
T_31.22 ;
    %load/vec4 v0x7fade7e43480_0;
    %assign/vec4 v0x7fade7e43a20_0, 0;
    %jmp T_31.23;
T_31.23 ;
    %pop/vec4 1;
T_31.7 ;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %load/vec4 v0x7fade7e42df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.24, 4;
    %load/vec4 v0x7fade7e43020_0;
    %assign/vec4 v0x7fade7e426b0_0, 0;
    %jmp T_31.25;
T_31.24 ;
    %load/vec4 v0x7fade7e43020_0;
    %assign/vec4 v0x7fade7e43630_0, 0;
T_31.25 ;
    %load/vec4 v0x7fade7e430b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.26, 8;
    %load/vec4 v0x7fade7e42aa0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fade7e42aa0_0, 0;
T_31.26 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fade7e43ab0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_31.28, 5;
    %load/vec4 v0x7fade7e43ab0_0;
    %assign/vec4 v0x7fade7e436c0_0, 0;
T_31.28 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fade7e23d30;
T_32 ;
    %wait E_0x7fade7e0cc20;
    %load/vec4 v0x7fade7e23e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %load/vec4 v0x7fade7e22280_0;
    %load/vec4 v0x7fade7e22310_0;
    %add;
    %store/vec4 v0x7fade7e221f0_0, 0, 16;
    %jmp T_32.6;
T_32.0 ;
    %load/vec4 v0x7fade7e22280_0;
    %load/vec4 v0x7fade7e22310_0;
    %add;
    %store/vec4 v0x7fade7e221f0_0, 0, 16;
    %jmp T_32.6;
T_32.1 ;
    %load/vec4 v0x7fade7e22280_0;
    %load/vec4 v0x7fade7e22310_0;
    %sub;
    %store/vec4 v0x7fade7e221f0_0, 0, 16;
    %jmp T_32.6;
T_32.2 ;
    %load/vec4 v0x7fade7e22280_0;
    %load/vec4 v0x7fade7e22310_0;
    %and;
    %store/vec4 v0x7fade7e221f0_0, 0, 16;
    %jmp T_32.6;
T_32.3 ;
    %load/vec4 v0x7fade7e22280_0;
    %load/vec4 v0x7fade7e22310_0;
    %or;
    %store/vec4 v0x7fade7e221f0_0, 0, 16;
    %jmp T_32.6;
T_32.4 ;
    %load/vec4 v0x7fade7e22280_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fade7e22310_0;
    %pushi/vec4 511, 0, 16;
    %and;
    %or;
    %store/vec4 v0x7fade7e221f0_0, 0, 16;
    %jmp T_32.6;
T_32.6 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fade7c55f90;
T_33 ;
    %wait E_0x7fade7c13c10;
    %load/vec4 v0x7fade7e44f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %load/vec4 v0x7fade7e43dd0_0;
    %store/vec4 v0x7fade7e44050_0, 0, 16;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0x7fade7e43dd0_0;
    %store/vec4 v0x7fade7e44050_0, 0, 16;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0x7fade7e44310_0;
    %store/vec4 v0x7fade7e44050_0, 0, 16;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0x7fade7e42420_0;
    %store/vec4 v0x7fade7e44050_0, 0, 16;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fade7e45060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %load/vec4 v0x7fade7e45530_0;
    %store/vec4 v0x7fade7e44fd0_0, 0, 16;
    %jmp T_33.9;
T_33.5 ;
    %load/vec4 v0x7fade7e45530_0;
    %store/vec4 v0x7fade7e44fd0_0, 0, 16;
    %jmp T_33.9;
T_33.6 ;
    %load/vec4 v0x7fade7e45690_0;
    %store/vec4 v0x7fade7e44fd0_0, 0, 16;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x7fade7e440e0_0;
    %store/vec4 v0x7fade7e44fd0_0, 0, 16;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fade7e44700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %load/vec4 v0x7fade7e45690_0;
    %store/vec4 v0x7fade7e450f0_0, 0, 16;
    %jmp T_33.14;
T_33.10 ;
    %load/vec4 v0x7fade7e45530_0;
    %store/vec4 v0x7fade7e450f0_0, 0, 16;
    %jmp T_33.14;
T_33.11 ;
    %load/vec4 v0x7fade7e45690_0;
    %store/vec4 v0x7fade7e450f0_0, 0, 16;
    %jmp T_33.14;
T_33.12 ;
    %load/vec4 v0x7fade7e440e0_0;
    %store/vec4 v0x7fade7e450f0_0, 0, 16;
    %jmp T_33.14;
T_33.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e459e0_0, 0, 1;
    %load/vec4 v0x7fade7e44670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.15, 4;
    %load/vec4 v0x7fade7e42420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.17, 4;
    %load/vec4 v0x7fade7e445e0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e445e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fade7e445e0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e459e0_0, 0, 1;
T_33.19 ;
    %jmp T_33.18;
T_33.17 ;
    %load/vec4 v0x7fade7e42420_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.21, 4;
    %load/vec4 v0x7fade7e445e0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e445e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fade7e445e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e459e0_0, 0, 1;
T_33.23 ;
    %jmp T_33.22;
T_33.21 ;
    %load/vec4 v0x7fade7e42420_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.25, 4;
    %load/vec4 v0x7fade7e445e0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e445e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fade7e445e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e459e0_0, 0, 1;
T_33.27 ;
T_33.25 ;
T_33.22 ;
T_33.18 ;
T_33.15 ;
    %load/vec4 v0x7fade7e44b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.29, 4;
    %pushi/vec4 0, 0, 13;
    %load/vec4 v0x7fade7e44c80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fade7e45a70_0, 0, 16;
    %jmp T_33.30;
T_33.29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e45a70_0, 0, 16;
T_33.30 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fade7e47d00;
T_34 ;
    %vpi_call 13 14 "$readmemh", "bios.hex", v0x7fade7e48220, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000010000000 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x7fade7e47d00;
T_35 ;
    %wait E_0x7fade7e0c780;
    %load/vec4 v0x7fade7e48340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x7fade7e47f80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e482b0_0, 4, 8;
    %load/vec4 v0x7fade7e480a0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e482b0_0, 4, 8;
    %ix/getv 4, v0x7fade7e47ef0_0;
    %load/vec4a v0x7fade7e48220, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fade7e482b0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7fade7e47ef0_0;
    %store/vec4a v0x7fade7e48220, 4, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x7fade7e480a0_0;
    %ix/getv 3, v0x7fade7e47ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fade7e48220, 0, 4;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fade7e47d00;
T_36 ;
    %wait E_0x7fade7e0c780;
    %load/vec4 v0x7fade7e47f80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e482b0_0, 4, 8;
    %ix/getv 4, v0x7fade7e47ef0_0;
    %load/vec4a v0x7fade7e48220, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e482b0_0, 4, 8;
    %jmp T_36.1;
T_36.0 ;
    %ix/getv 4, v0x7fade7e47ef0_0;
    %load/vec4a v0x7fade7e48220, 4;
    %store/vec4 v0x7fade7e482b0_0, 0, 16;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fade7e48470;
T_37 ;
    %wait E_0x7fade7e48900;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %store/vec4 v0x7fade7e4aea0_0, 0, 1;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %or;
    %store/vec4 v0x7fade7e4b410_0, 0, 1;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x7fade7e4afc0_0, 0, 1;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %or;
    %store/vec4 v0x7fade7e4b050_0, 0, 1;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fade7e4a0e0_0;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fade7e4b550_0, 0, 1;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x7fade7e4b4b0_0;
    %store/vec4 v0x7fade7e49b80_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fade7e4a0e0_0;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %store/vec4 v0x7fade7e49b80_0, 0, 1;
T_37.1 ;
    %load/vec4 v0x7fade7e49650_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x7fade7e4af30_0, 0, 1;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x7fade7e49290_0;
    %store/vec4 v0x7fade7e49400_0, 0, 8;
    %load/vec4 v0x7fade7e49350_0;
    %store/vec4 v0x7fade7e494f0_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x7fade7e49ad0_0;
    %store/vec4 v0x7fade7e49400_0, 0, 8;
    %load/vec4 v0x7fade7e495a0_0;
    %store/vec4 v0x7fade7e494f0_0, 0, 8;
T_37.3 ;
    %load/vec4 v0x7fade7e4aab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %load/vec4 v0x7fade7e49f80_0;
    %store/vec4 v0x7fade7e4b180_0, 0, 8;
    %jmp T_37.12;
T_37.4 ;
    %load/vec4 v0x7fade7e49400_0;
    %store/vec4 v0x7fade7e4b180_0, 0, 8;
    %jmp T_37.12;
T_37.5 ;
    %load/vec4 v0x7fade7e494f0_0;
    %store/vec4 v0x7fade7e4b180_0, 0, 8;
    %jmp T_37.12;
T_37.6 ;
    %load/vec4 v0x7fade7e49650_0;
    %store/vec4 v0x7fade7e4b180_0, 0, 8;
    %jmp T_37.12;
T_37.7 ;
    %load/vec4 v0x7fade7e49700_0;
    %store/vec4 v0x7fade7e4b180_0, 0, 8;
    %jmp T_37.12;
T_37.8 ;
    %load/vec4 v0x7fade7e498c0_0;
    %store/vec4 v0x7fade7e4b180_0, 0, 8;
    %jmp T_37.12;
T_37.9 ;
    %load/vec4 v0x7fade7e49810_0;
    %store/vec4 v0x7fade7e4b180_0, 0, 8;
    %jmp T_37.12;
T_37.10 ;
    %load/vec4 v0x7fade7e49970_0;
    %store/vec4 v0x7fade7e4b180_0, 0, 8;
    %jmp T_37.12;
T_37.12 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fade7e48470;
T_38 ;
    %wait E_0x7fade7e0c780;
    %load/vec4 v0x7fade7e4b2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fade7e4a030_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fade7e495a0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fade7e49700_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fade7e498c0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fade7e49f80_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fade7e49290_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fade7e49350_0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fade7e4b6b0_0;
    %nor/r;
    %load/vec4 v0x7fade7e4ac60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x7fade7e4aab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %jmp T_38.10;
T_38.4 ;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.11, 8;
    %load/vec4 v0x7fade7e4b5f0_0;
    %assign/vec4 v0x7fade7e49290_0, 1;
    %jmp T_38.12;
T_38.11 ;
    %load/vec4 v0x7fade7e4b5f0_0;
    %assign/vec4 v0x7fade7e4a030_0, 1;
T_38.12 ;
    %jmp T_38.10;
T_38.5 ;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.13, 8;
    %load/vec4 v0x7fade7e4b5f0_0;
    %assign/vec4 v0x7fade7e49350_0, 1;
    %jmp T_38.14;
T_38.13 ;
    %load/vec4 v0x7fade7e4b5f0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e495a0_0, 4, 5;
T_38.14 ;
    %jmp T_38.10;
T_38.6 ;
    %load/vec4 v0x7fade7e4b5f0_0;
    %assign/vec4 v0x7fade7e49700_0, 1;
    %jmp T_38.10;
T_38.7 ;
    %load/vec4 v0x7fade7e4b5f0_0;
    %assign/vec4 v0x7fade7e498c0_0, 1;
    %jmp T_38.10;
T_38.8 ;
    %load/vec4 v0x7fade7e4b5f0_0;
    %assign/vec4 v0x7fade7e49f80_0, 1;
    %jmp T_38.10;
T_38.10 ;
    %pop/vec4 1;
T_38.2 ;
    %load/vec4 v0x7fade7e4b240_0;
    %nor/r;
    %load/vec4 v0x7fade7e4ac60_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fade7e4aab0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.15, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
T_38.15 ;
    %load/vec4 v0x7fade7e49970_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fade7e49a20_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_38.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
T_38.17 ;
    %load/vec4 v0x7fade7e49970_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7fade7e49a20_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %jmp/0xz  T_38.19, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
T_38.19 ;
    %load/vec4 v0x7fade7e49970_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0x7fade7e49a20_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
T_38.21 ;
    %load/vec4 v0x7fade7e49970_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fade7e49a20_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %jmp/0xz  T_38.23, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
T_38.23 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fade7e48470;
T_39 ;
    %wait E_0x7fade7e0c780;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x7fade7e49a20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
    %load/vec4 v0x7fade7e49a20_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
    %load/vec4 v0x7fade7e49a20_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
    %load/vec4 v0x7fade7e49a20_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49970_0, 4, 5;
T_39.1 ;
    %load/vec4 v0x7fade7e4acf0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49a20_0, 4, 5;
    %load/vec4 v0x7fade7e4ae10_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49a20_0, 4, 5;
    %load/vec4 v0x7fade7e4b370_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49a20_0, 4, 5;
    %load/vec4 v0x7fade7e4ad80_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49a20_0, 4, 5;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fade7e48470;
T_40 ;
    %wait E_0x7fade7e45f70;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fade7e4a6c0_0, 0, 5;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fade7e4a6c0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e49650_0, 4, 5;
    %load/vec4 v0x7fade7e495a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fade7e49810_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fade7e4a770_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fade7e4a770_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e49650_0, 4, 3;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7fade7e495a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fade7e49810_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fade7e4a820_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fade7e4a820_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e49650_0, 4, 3;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x7fade7e495a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fade7e49810_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fade7e49d80_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fade7e49d80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e49650_0, 4, 3;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x7fade7e495a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %load/vec4 v0x7fade7e49970_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fade7e498c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fade7e4a560_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fade7e4a560_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e49650_0, 4, 3;
    %jmp T_40.7;
T_40.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fade7e4a610_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fade7e4a610_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e49650_0, 4, 3;
T_40.7 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fade7e48470;
T_41 ;
    %wait E_0x7fade7e0c780;
    %fork t_1, S_0x7fade7e48c30;
    %jmp t_0;
    .scope S_0x7fade7e48c30;
t_1 ;
    %load/vec4 v0x7fade7e4b2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fade7e48df0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e4ab40_0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7fade7e48df0_0;
    %parti/s 15, 1, 2;
    %cmpi/e 0, 0, 15;
    %flag_mov 8, 4;
    %load/vec4 v0x7fade7e4b6b0_0;
    %nor/r;
    %load/vec4 v0x7fade7e4ac60_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fade7e4aab0_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_41.2, 9;
    %load/vec4 v0x7fade7e49350_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e48df0_0, 4, 8;
    %load/vec4 v0x7fade7e49290_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e48df0_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fade7e4ab40_0, 1;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x7fade7e48df0_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7fade7e48df0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e4ab40_0, 1;
T_41.3 ;
T_41.1 ;
    %end;
    .scope S_0x7fade7e48470;
t_0 %join;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fade7e48470;
T_42 ;
    %wait E_0x7fade7e0c780;
    %fork t_3, S_0x7fade7e48ea0;
    %jmp t_2;
    .scope S_0x7fade7e48ea0;
t_3 ;
    %load/vec4 v0x7fade7e4b2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fade7e49070_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fade7e49cd0_0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7fade7e4b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x7fade7e49070_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e49070_0, 4, 1;
    %load/vec4 v0x7fade7e49b80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e49070_0, 4, 1;
T_42.2 ;
    %load/vec4 v0x7fade7e49070_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e49cd0_0, 1;
T_42.4 ;
    %load/vec4 v0x7fade7e49070_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_42.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fade7e49cd0_0, 1;
T_42.6 ;
T_42.1 ;
    %end;
    .scope S_0x7fade7e48470;
t_2 %join;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fade7e48470;
T_43 ;
    %wait E_0x7fade7e0c780;
    %load/vec4 v0x7fade7e4b2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fade7e49ad0_0, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fade7e49120_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fade7e491e0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fade7e49ef0_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fade7e49c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e49e60_0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7fade7e4aab0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %load/vec4 v0x7fade7e4b240_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fade7e4ac60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
T_43.2 ;
    %load/vec4 v0x7fade7e4aab0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e4b240_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fade7e4ac60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
T_43.4 ;
    %load/vec4 v0x7fade7e4b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x7fade7e49c20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e49cd0_0;
    %load/vec4 v0x7fade7e49120_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fade7e49120_0, 1;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0x7fade7e49120_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fade7e49120_0, 1;
T_43.9 ;
    %load/vec4 v0x7fade7e49120_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_43.10, 4;
    %load/vec4 v0x7fade7e49cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fade7e491e0_0, 1;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0x7fade7e491e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fade7e491e0_0, 1;
T_43.13 ;
    %load/vec4 v0x7fade7e491e0_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_43.14, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
T_43.14 ;
T_43.10 ;
    %load/vec4 v0x7fade7e49c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.16, 4;
    %load/vec4 v0x7fade7e49120_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_43.18, 4;
    %load/vec4 v0x7fade7e49c20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fade7e49c20_0, 1;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %assign/vec4 v0x7fade7e49e60_0, 1;
T_43.18 ;
    %jmp T_43.17;
T_43.16 ;
    %load/vec4 v0x7fade7e49120_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_43.20, 4;
    %load/vec4 v0x7fade7e49c20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fade7e49c20_0, 1;
    %load/vec4 v0x7fade7e49c20_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_43.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fade7e49c20_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %load/vec4 v0x7fade7e49cd0_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %jmp T_43.23;
T_43.22 ;
    %load/vec4 v0x7fade7e49c20_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fade7e49c20_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fade7e49c20_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fade7e49c20_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_43.24, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fade7e49c20_0, 1;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fade7e49c20_0, 1;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.28, 8;
    %load/vec4 v0x7fade7e49cd0_0;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_43.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
T_43.30 ;
    %jmp T_43.29;
T_43.28 ;
    %load/vec4 v0x7fade7e49cd0_0;
    %load/vec4 v0x7fade7e49e60_0;
    %cmp/ne;
    %jmp/0xz  T_43.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
T_43.32 ;
T_43.29 ;
    %jmp T_43.27;
T_43.26 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %load/vec4 v0x7fade7e49cd0_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
T_43.27 ;
    %load/vec4 v0x7fade7e49ef0_0;
    %assign/vec4 v0x7fade7e49ad0_0, 1;
    %load/vec4 v0x7fade7e49810_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %load/vec4 v0x7fade7e4aab0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e4b240_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fade7e4ac60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
T_43.34 ;
    %jmp T_43.25;
T_43.24 ;
    %load/vec4 v0x7fade7e49ef0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
    %load/vec4 v0x7fade7e49cd0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_43.36, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
    %load/vec4 v0x7fade7e49cd0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
T_43.36 ;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_43.38, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
    %load/vec4 v0x7fade7e49cd0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
T_43.38 ;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_43.40, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
    %load/vec4 v0x7fade7e49cd0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49ef0_0, 4, 5;
T_43.40 ;
    %load/vec4 v0x7fade7e49cd0_0;
    %load/vec4 v0x7fade7e49e60_0;
    %xor;
    %assign/vec4 v0x7fade7e49e60_0, 1;
T_43.25 ;
T_43.23 ;
T_43.20 ;
T_43.17 ;
T_43.6 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fade7e48470;
T_44 ;
    %wait E_0x7fade7e0c780;
    %fork t_5, S_0x7fade7e489b0;
    %jmp t_4;
    .scope S_0x7fade7e489b0;
t_5 ;
    %load/vec4 v0x7fade7e4b2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fade7e48b70_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e4a4c0_0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e4a4c0_0, 1;
    %load/vec4 v0x7fade7e4b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x7fade7e48b70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fade7e48b70_0, 0, 5;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fade7e4a420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_44.6, 4;
    %load/vec4 v0x7fade7e48b70_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_44.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fade7e4a4c0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e48b70_0, 4, 4;
T_44.8 ;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0x7fade7e48b70_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_44.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fade7e4a4c0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e48b70_0, 4, 4;
T_44.10 ;
T_44.7 ;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fade7e48b70_0, 4, 1;
    %load/vec4 v0x7fade7e48b70_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_44.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fade7e4a4c0_0, 1;
T_44.12 ;
T_44.5 ;
T_44.2 ;
T_44.1 ;
    %end;
    .scope S_0x7fade7e48470;
t_4 %join;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fade7e48470;
T_45 ;
    %wait E_0x7fade7e0c780;
    %load/vec4 v0x7fade7e4b2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fade7e4a180_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fade7e4a370_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fade7e4a0e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e4a2d0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e4a230_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e4a420_0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7fade7e4a4c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e4a230_0, 1;
    %load/vec4 v0x7fade7e4a230_0;
    %assign/vec4 v0x7fade7e4a420_0, 1;
    %load/vec4 v0x7fade7e4a180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %load/vec4 v0x7fade7e4a180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fade7e4a180_0, 1;
    %load/vec4 v0x7fade7e4a180_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fade7e4a180_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fade7e4a180_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fade7e4a180_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_45.9, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fade7e4a180_0, 1;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.11, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fade7e4a180_0, 1;
    %jmp T_45.12;
T_45.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fade7e4a230_0, 1;
T_45.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
T_45.9 ;
    %load/vec4 v0x7fade7e4a370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fade7e4a0e0_0, 1;
    %load/vec4 v0x7fade7e4a370_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e4a370_0, 4, 5;
    %load/vec4 v0x7fade7e4a370_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fade7e4a2d0_0;
    %xor;
    %assign/vec4 v0x7fade7e4a2d0_0, 1;
    %jmp T_45.8;
T_45.4 ;
    %load/vec4 v0x7fade7e49810_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fade7e4a180_0, 1;
T_45.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fade7e4a0e0_0, 1;
    %jmp T_45.8;
T_45.5 ;
    %load/vec4 v0x7fade7e4a030_0;
    %assign/vec4 v0x7fade7e4a370_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fade7e4a0e0_0, 1;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fade7e4a2d0_0, 1;
    %load/vec4 v0x7fade7e4a180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fade7e4a180_0, 1;
    %jmp T_45.8;
T_45.6 ;
    %load/vec4 v0x7fade7e4a2d0_0;
    %assign/vec4 v0x7fade7e4a0e0_0, 1;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.15, 4;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fade7e4a0e0_0, 1;
T_45.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fade7e4a180_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fade7e4a230_0, 1;
    %jmp T_45.8;
T_45.8 ;
    %pop/vec4 1;
T_45.2 ;
    %load/vec4 v0x7fade7e4b6b0_0;
    %nor/r;
    %load/vec4 v0x7fade7e4ac60_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fade7e4aab0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fade7e49700_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.17, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fade7e49810_0, 4, 5;
T_45.17 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fade7c56360;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e4c020_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x7fade7c55ae0;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fade7e4cb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e4cba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fade7e4cc30_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x7fade7c55ae0;
T_48 ;
    %delay 5, 0;
    %load/vec4 v0x7fade7e4cb10_0;
    %nor/r;
    %store/vec4 v0x7fade7e4cb10_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fade7c55ae0;
T_49 ;
    %vpi_call 2 22 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 0> {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 1> {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 2> {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 3> {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 4> {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 5> {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 6> {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 7> {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 8> {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 32> {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 34> {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fade7e48220, 36> {0 0 0};
    %end;
    .thread T_49;
    .scope S_0x7fade7c55ae0;
T_50 ;
    %vpi_call 2 40 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x7fade7c55ae0;
T_51 ;
    %delay 10000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "irq_encoder.v";
    "regfile3.v";
    "memory_io.v";
    "ram.v";
    "t16450.v";
