# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Master_and_slave.srcs/sources_1/imports/Codigos/master/master.srcs/sources_1/imports/vhdl/i2cmaster.vhd" \
"../../../../Master_and_slave.srcs/sources_1/imports/Codigos/slave/slave.srcs/sources_1/imports/vhdl/i2cslave.vhd" \
"../../../../Master_and_slave.srcs/sim_1/new/tb_I2C_MASTER_SLAVE.vhd" \
"../../../../Master_and_slave.srcs/sim_1/imports/test/tb_i2cmaster.vhd" \
"../../../../Master_and_slave.srcs/sim_1/imports/testbenches/tb_i2cslave_read.vhd" \
"../../../../Master_and_slave.srcs/sim_1/imports/testbenches/tb_i2cslave_write.vhd" \

# Do not sort compile order
nosort
