chapter \<open>Generated by Lem from \<open>generated_definitions/lem/RV32/riscv_types.lem\<close>.\<close>

theory "Riscv_types" 

imports
  Main
  "LEM.Lem_pervasives_extra"
  "Sail.Sail2_instr_kinds"
  "Sail.Sail2_values"
  "Sail.Sail2_operators_mwords"
  "Sail.Sail2_prompt_monad"
  "Sail.Sail2_prompt"
  "Sail.Sail2_string"

begin 

\<comment> \<open>\<open>Generated by Sail from riscv.\<close>\<close>
\<comment> \<open>\<open>open import Pervasives_extra\<close>\<close>
\<comment> \<open>\<open>open import Sail2_instr_kinds\<close>\<close>
\<comment> \<open>\<open>open import Sail2_values\<close>\<close>
\<comment> \<open>\<open>open import Sail2_string\<close>\<close>
\<comment> \<open>\<open>open import Sail2_operators_mwords\<close>\<close>
\<comment> \<open>\<open>open import Sail2_prompt_monad\<close>\<close>
\<comment> \<open>\<open>open import Sail2_prompt\<close>\<close>


type_synonym 'n bits =" ( 'n::len)Word.word "

datatype regfp  =
    RFull " (string)"
  | RSlice " ((string * ii * ii))"
  | RSliceBit " ((string * ii))"
  | RField " ((string * string))"



type_synonym regfps  =" regfp list "

datatype niafp  =
    NIAFP_successor " (unit)"
  | NIAFP_concrete_address " ( 64 bits)"
  | NIAFP_indirect_address " (unit)"



type_synonym niafps  =" niafp list "

datatype diafp  =   DIAFP_none " (unit)" | DIAFP_concrete " ( 64 bits)" | DIAFP_reg " (regfp)"























type_synonym xlenbits  =" 32 bits "





type_synonym flenbits  =" 32 bits "

type_synonym mem_meta  =" unit "



type_synonym exc_code  =" 8 bits "

type_synonym ext_ptw  =" unit "

type_synonym ext_ptw_fail  =" unit "

type_synonym ext_ptw_error  =" unit "

type_synonym ext_exc_type  =" unit "

type_synonym half  =" 16 bits "

type_synonym word0  =" 32 bits "

type_synonym regidx  =" 5 bits "

type_synonym cregidx  =" 3 bits "

type_synonym csreg  =" 12 bits "

type_synonym 'n regno =" int "

type_synonym opcode  =" 7 bits "

type_synonym imm12  =" 12 bits "

type_synonym imm20  =" 20 bits "

type_synonym amo  =" 1 bits "

datatype Architecture =   RV32 | RV64 | RV128



type_synonym arch_xlen  =" 2 bits "

type_synonym priv_level  =" 2 bits "

datatype Privilege =   User | Supervisor | Machine



datatype 'a AccessType =   Read " ('a)" | Write " ('a)" | ReadWrite " (('a * 'a))" | Execute " (unit)"



datatype ExceptionType  =
    E_Fetch_Addr_Align " (unit)"
  | E_Fetch_Access_Fault " (unit)"
  | E_Illegal_Instr " (unit)"
  | E_Breakpoint " (unit)"
  | E_Load_Addr_Align " (unit)"
  | E_Load_Access_Fault " (unit)"
  | E_SAMO_Addr_Align " (unit)"
  | E_SAMO_Access_Fault " (unit)"
  | E_U_EnvCall " (unit)"
  | E_S_EnvCall " (unit)"
  | E_Reserved_10 " (unit)"
  | E_M_EnvCall " (unit)"
  | E_Fetch_Page_Fault " (unit)"
  | E_Load_Page_Fault " (unit)"
  | E_Reserved_14 " (unit)"
  | E_SAMO_Page_Fault " (unit)"
  | E_Extension " (ext_exc_type)"



datatype amoop =   AMOSWAP | AMOADD | AMOXOR | AMOAND | AMOOR | AMOMIN | AMOMAX | AMOMINU | AMOMAXU



datatype bop =   RISCV_BEQ | RISCV_BNE | RISCV_BLT | RISCV_BGE | RISCV_BLTU | RISCV_BGEU



datatype csrop =   CSRRW | CSRRS | CSRRC



datatype f_bin_op_S =   FSGNJ_S | FSGNJN_S | FSGNJX_S | FMIN_S | FMAX_S | FEQ_S | FLT_S | FLE_S



datatype f_bin_rm_op_S =   FADD_S | FSUB_S | FMUL_S | FDIV_S



datatype f_madd_op_S =   FMADD_S | FMSUB_S | FNMSUB_S | FNMADD_S



datatype f_un_op_S =   FCLASS_S | FMV_X_W | FMV_W_X



datatype f_un_rm_op_S =
    FSQRT_S
  | FCVT_W_S
  | FCVT_WU_S
  | FCVT_S_W
  | FCVT_S_WU
  | FCVT_L_S
  | FCVT_LU_S
  | FCVT_S_L
  | FCVT_S_LU



datatype iop =   RISCV_ADDI | RISCV_SLTI | RISCV_SLTIU | RISCV_XORI | RISCV_ORI | RISCV_ANDI



datatype rop =
    RISCV_ADD
  | RISCV_SUB
  | RISCV_SLL
  | RISCV_SLT
  | RISCV_SLTU
  | RISCV_XOR
  | RISCV_SRL
  | RISCV_SRA
  | RISCV_OR
  | RISCV_AND



datatype ropw =   RISCV_ADDW | RISCV_SUBW | RISCV_SLLW | RISCV_SRLW | RISCV_SRAW



datatype rounding_mode =   RM_RNE | RM_RTZ | RM_RDN | RM_RUP | RM_RMM | RM_DYN



datatype sop =   RISCV_SLLI | RISCV_SRLI | RISCV_SRAI



datatype sopw =   RISCV_SLLIW | RISCV_SRLIW | RISCV_SRAIW



datatype uop =   RISCV_LUI | RISCV_AUIPC



datatype word_width =   BYTE | HALF | WORD | DOUBLE



datatype (plugins only: size) ast  =
    UTYPE " (( 20 bits * regidx * uop))"
  | RISCV_JAL " (( 21 bits * regidx))"
  | RISCV_JALR " (( 12 bits * regidx * regidx))"
  | BTYPE " (( 13 bits * regidx * regidx * bop))"
  | ITYPE " (( 12 bits * regidx * regidx * iop))"
  | SHIFTIOP " (( 6 bits * regidx * regidx * sop))"
  | RTYPE " ((regidx * regidx * regidx * rop))"
  | LOAD " (( 12 bits * regidx * regidx * bool * word_width * bool * bool))"
  | STORE " (( 12 bits * regidx * regidx * word_width * bool * bool))"
  | ADDIW " (( 12 bits * regidx * regidx))"
  | SHIFTW " (( 5 bits * regidx * regidx * sop))"
  | RTYPEW " ((regidx * regidx * regidx * ropw))"
  | SHIFTIWOP " (( 5 bits * regidx * regidx * sopw))"
  | FENCE " (( 4 bits * 4 bits))"
  | FENCE_TSO " (( 4 bits * 4 bits))"
  | FENCEI " (unit)"
  | ECALL " (unit)"
  | MRET " (unit)"
  | SRET " (unit)"
  | EBREAK " (unit)"
  | WFI " (unit)"
  | SFENCE_VMA " ((regidx * regidx))"
  | LOADRES " ((bool * bool * regidx * word_width * regidx))"
  | STORECON " ((bool * bool * regidx * regidx * word_width * regidx))"
  | AMO " ((amoop * bool * bool * regidx * regidx * word_width * regidx))"
  | C_NOP " (unit)"
  | C_ADDI4SPN " ((cregidx * 8 bits))"
  | C_LW " (( 5 bits * cregidx * cregidx))"
  | C_LD " (( 5 bits * cregidx * cregidx))"
  | C_SW " (( 5 bits * cregidx * cregidx))"
  | C_SD " (( 5 bits * cregidx * cregidx))"
  | C_ADDI " (( 6 bits * regidx))"
  | C_JAL " ( 11 bits)"
  | C_ADDIW " (( 6 bits * regidx))"
  | C_LI " (( 6 bits * regidx))"
  | C_ADDI16SP " ( 6 bits)"
  | C_LUI " (( 6 bits * regidx))"
  | C_SRLI " (( 6 bits * cregidx))"
  | C_SRAI " (( 6 bits * cregidx))"
  | C_ANDI " (( 6 bits * cregidx))"
  | C_SUB " ((cregidx * cregidx))"
  | C_XOR " ((cregidx * cregidx))"
  | C_OR " ((cregidx * cregidx))"
  | C_AND " ((cregidx * cregidx))"
  | C_SUBW " ((cregidx * cregidx))"
  | C_ADDW " ((cregidx * cregidx))"
  | C_J " ( 11 bits)"
  | C_BEQZ " (( 8 bits * cregidx))"
  | C_BNEZ " (( 8 bits * cregidx))"
  | C_SLLI " (( 6 bits * regidx))"
  | C_LWSP " (( 6 bits * regidx))"
  | C_LDSP " (( 6 bits * regidx))"
  | C_SWSP " (( 6 bits * regidx))"
  | C_SDSP " (( 6 bits * regidx))"
  | C_JR " (regidx)"
  | C_JALR " (regidx)"
  | C_MV " ((regidx * regidx))"
  | C_EBREAK " (unit)"
  | C_ADD " ((regidx * regidx))"
  | MUL " ((regidx * regidx * regidx * bool * bool * bool))"
  | DIV " ((regidx * regidx * regidx * bool))"
  | REM " ((regidx * regidx * regidx * bool))"
  | MULW " ((regidx * regidx * regidx))"
  | DIVW " ((regidx * regidx * regidx * bool))"
  | REMW " ((regidx * regidx * regidx * bool))"
  | CSR " (( 12 bits * regidx * regidx * bool * csrop))"
  | URET " (unit)"
  | C_NOP_HINT " ( 6 bits)"
  | C_ADDI_HINT " (regidx)"
  | C_LI_HINT " ( 6 bits)"
  | C_LUI_HINT " ( 6 bits)"
  | C_MV_HINT " (regidx)"
  | C_ADD_HINT " (regidx)"
  | C_SLLI_HINT " (( 6 bits * regidx))"
  | C_SRLI_HINT " (cregidx)"
  | C_SRAI_HINT " (cregidx)"
  | FENCE_RESERVED " (( 4 bits * 4 bits * 4 bits * regidx * regidx))"
  | FENCEI_RESERVED " (( 12 bits * regidx * regidx))"
  | LOAD_FP " (( 12 bits * regidx * regidx * word_width))"
  | STORE_FP " (( 12 bits * regidx * regidx * word_width))"
  | F_MADD_TYPE_S " ((regidx * regidx * regidx * rounding_mode * regidx * f_madd_op_S))"
  | F_BIN_RM_TYPE_S " ((regidx * regidx * rounding_mode * regidx * f_bin_rm_op_S))"
  | F_UN_RM_TYPE_S " ((regidx * rounding_mode * regidx * f_un_rm_op_S))"
  | F_BIN_TYPE_S " ((regidx * regidx * regidx * f_bin_op_S))"
  | F_UN_TYPE_S " ((regidx * regidx * f_un_op_S))"
  | C_FLWSP " (( 6 bits * regidx))"
  | C_FSWSP " (( 6 bits * regidx))"
  | C_FLW " (( 5 bits * cregidx * cregidx))"
  | C_FSW " (( 5 bits * cregidx * cregidx))"
  | ILLEGAL " (word0)"
  | C_ILLEGAL " (half)"



datatype PTW_Error  =
    PTW_Invalid_Addr " (unit)"
  | PTW_Access " (unit)"
  | PTW_Invalid_PTE " (unit)"
  | PTW_No_Permission " (unit)"
  | PTW_Misaligned " (unit)"
  | PTW_PTE_Update " (unit)"
  | PTW_Ext_Error " (ext_ptw_error)"



datatype Retired =   RETIRE_SUCCESS | RETIRE_FAIL



datatype InterruptType =
    I_U_Software
  | I_S_Software
  | I_M_Software
  | I_U_Timer
  | I_S_Timer
  | I_M_Timer
  | I_U_External
  | I_S_External
  | I_M_External



datatype exception  =   Error_not_implemented " (string)" | Error_internal_error " (unit)"



type_synonym tv_mode  =" 2 bits "

datatype TrapVectorMode =   TV_Direct | TV_Vector | TV_Reserved



type_synonym ext_status  =" 2 bits "

datatype ExtStatus =   Off | Initial | Clean | Dirty



type_synonym satp_mode  =" 4 bits "

datatype SATPMode =   Sbare | Sv32 | Sv39 | Sv48



type_synonym csrRW  =" 2 bits "

type_synonym ext_access_type  =" unit "

type_synonym regtype  =" xlenbits "

type_synonym fregtype  =" flenbits "

datatype f_madd_op_D =   FMADD_D | FMSUB_D | FNMSUB_D | FNMADD_D



datatype f_bin_rm_op_D =   FADD_D | FSUB_D | FMUL_D | FDIV_D



datatype f_un_rm_op_D =
    FSQRT_D
  | FCVT_W_D
  | FCVT_WU_D
  | FCVT_D_W
  | FCVT_D_WU
  | FCVT_S_D
  | FCVT_D_S
  | FCVT_L_D
  | FCVT_LU_D
  | FCVT_D_L
  | FCVT_D_LU



datatype f_bin_op_D =   FSGNJ_D | FSGNJN_D | FSGNJX_D | FMIN_D | FMAX_D | FEQ_D | FLT_D | FLE_D



datatype f_un_op_D =   FCLASS_D | FMV_X_D | FMV_D_X



record Misa  = 
 Misa_bits ::"  32 Word.word "  



record Counteren  = 
 Counteren_bits ::"  32 Word.word "  



record Counterin  = 
 Counterin_bits ::"  32 Word.word "  



record Fcsr  = 
 Fcsr_bits ::"  32 Word.word "  



record Mcause  = 
 Mcause_bits ::"  32 Word.word "  



record Medeleg  = 
 Medeleg_bits ::"  32 Word.word "  



record Minterrupts  = 
 Minterrupts_bits ::"  32 Word.word "  



record Mstatus  = 
 Mstatus_bits ::"  32 Word.word "  



record Mstatush  = 
 Mstatush_bits ::"  32 Word.word "  



record Mtvec  = 
 Mtvec_bits ::"  32 Word.word "  



record PTE_Bits  = 
 PTE_Bits_bits ::"  8 Word.word "  



record Pmpcfg_ent  = 
 Pmpcfg_ent_bits ::"  8 Word.word "  



record SV32_PTE  = 
 SV32_PTE_bits ::"  32 Word.word "  



record SV32_Paddr  = 
 SV32_Paddr_bits ::"  34 Word.word "  



record SV32_Vaddr  = 
 SV32_Vaddr_bits ::"  32 Word.word "  



record SV39_PTE  = 
 SV39_PTE_bits ::"  64 Word.word "  



record SV39_Paddr  = 
 SV39_Paddr_bits ::"  56 Word.word "  



record SV39_Vaddr  = 
 SV39_Vaddr_bits ::"  39 Word.word "  



record SV48_PTE  = 
 SV48_PTE_bits ::"  64 Word.word "  



record SV48_Paddr  = 
 SV48_Paddr_bits ::"  56 Word.word "  



record SV48_Vaddr  = 
 SV48_Vaddr_bits ::"  48 Word.word "  



record Satp32  = 
 Satp32_bits ::"  32 Word.word "  



record Satp64  = 
 Satp64_bits ::"  64 Word.word "  



record Sedeleg  = 
 Sedeleg_bits ::"  32 Word.word "  



record Sinterrupts  = 
 Sinterrupts_bits ::"  32 Word.word "  



record Sstatus  = 
 Sstatus_bits ::"  32 Word.word "  



record Uinterrupts  = 
 Uinterrupts_bits ::"  32 Word.word "  



record Ustatus  = 
 Ustatus_bits ::"  32 Word.word "  



record htif_cmd  = 
 htif_cmd_bits ::"  64 Word.word "  



datatype PmpAddrMatchType =   OFF | TOR | NA4 | NAPOT



type_synonym pmp_addr_range  ="  ((xlenbits * xlenbits))option "

datatype pmpAddrMatch =   PMP_NoMatch | PMP_PartialMatch | PMP_Match



datatype pmpMatch =   PMP_Success | PMP_Continue | PMP_Fail



datatype 'a Ext_FetchAddr_Check =   Ext_FetchAddr_OK " (xlenbits)" | Ext_FetchAddr_Error " ('a)"



datatype 'a Ext_ControlAddr_Check =   Ext_ControlAddr_OK " (xlenbits)" | Ext_ControlAddr_Error " ('a)"



datatype 'a Ext_DataAddr_Check =   Ext_DataAddr_OK " (xlenbits)" | Ext_DataAddr_Error " ('a)"



datatype Ext_PhysAddr_Check  =   Ext_PhysAddr_OK " (unit)" | Ext_PhysAddr_Error " (ExceptionType)"



type_synonym ext_fetch_addr_error  =" unit "

type_synonym ext_control_addr_error  =" unit "

type_synonym ext_data_addr_error  =" unit "

type_synonym ext_exception  =" unit "

record sync_exception  =
  
 sync_exception_trap ::" ExceptionType " 

     sync_exception_excinfo ::"  xlenbits option " 

     sync_exception_ext_exception ::"  ext_exception option "  



type_synonym bits_rm  =" 3 bits "

type_synonym bits_fflags  =" 5 bits "

type_synonym bits_S  =" 32 bits "

type_synonym bits_D  =" 64 bits "

type_synonym bits_W  =" 32 bits "

type_synonym bits_WU  =" 32 bits "

type_synonym bits_L  =" 64 bits "

type_synonym bits_LU  =" 64 bits "

datatype interrupt_set  =
    Ints_Pending " (xlenbits)" | Ints_Delegated " (xlenbits)" | Ints_Empty " (unit)"



datatype ctl_result  =
    CTL_TRAP " (sync_exception)" | CTL_SRET " (unit)" | CTL_MRET " (unit)" | CTL_URET " (unit)"



datatype 'a MemoryOpResult =   MemValue " ('a)" | MemException " (ExceptionType)"



type_synonym pteAttribs  =" 8 bits "

type_synonym extPte  =" 10 bits "

datatype PTE_Check  =   PTE_Check_Success " (ext_ptw)" | PTE_Check_Failure " ((ext_ptw * ext_ptw_fail))"



type_synonym vaddr32  =" 32 bits "

type_synonym paddr32  =" 34 bits "

type_synonym pte32  =" 32 bits "

type_synonym asid32  =" 9 bits "

type_synonym paddr64  =" 56 bits "

type_synonym pte64  =" 64 bits "

type_synonym asid64  =" 16 bits "

type_synonym vaddr39  =" 39 bits "

type_synonym vaddr48  =" 48 bits "

type_synonym pte48  =" 64 bits "

datatype( 'paddr, 'pte) PTW_Result =
    PTW_Success " (('paddr * 'pte * 'paddr * ii * bool * ext_ptw))"
  | PTW_Failure " ((PTW_Error * ext_ptw))"



datatype( 'paddr, 'failure) TR_Result =
    TR_Address " (('paddr * ext_ptw))" | TR_Failure " (('failure * ext_ptw))"



record (overloaded) ( 'asidlen, 'valen, 'palen, 'ptelen) TLB_Entry =
  
 TLB_Entry_asid ::" 'asidlen bits " 

     TLB_Entry_global ::" bool " 

     TLB_Entry_vAddr ::" 'valen bits " 

     TLB_Entry_pAddr ::" 'palen bits " 

     TLB_Entry_vMatchMask ::" 'valen bits " 

     TLB_Entry_vAddrMask ::" 'valen bits " 

     TLB_Entry_pte ::" 'ptelen bits " 

     TLB_Entry_pteAddr ::" 'palen bits " 

     TLB_Entry_age ::" 64 bits "  



type_synonym TLB32_Entry  =" (9, 32, 34, 32) TLB_Entry "

datatype FetchResult  =
    F_Ext_Error " (ext_fetch_addr_error)"
  | F_Base " (word0)"
  | F_RVC " (half)"
  | F_Error " ((ExceptionType * xlenbits))"



datatype register_value  =
    Regval_vector " ( register_value list)"
  | Regval_list " ( register_value list)"
  | Regval_option " ( register_value option)"
  | Regval_Counteren " (Counteren)"
  | Regval_Counterin " (Counterin)"
  | Regval_Fcsr " (Fcsr)"
  | Regval_Mcause " (Mcause)"
  | Regval_Medeleg " (Medeleg)"
  | Regval_Minterrupts " (Minterrupts)"
  | Regval_Misa " (Misa)"
  | Regval_Mstatus " (Mstatus)"
  | Regval_Mstatush " (Mstatush)"
  | Regval_Mtvec " (Mtvec)"
  | Regval_Pmpcfg_ent " (Pmpcfg_ent)"
  | Regval_Privilege " (Privilege)"
  | Regval_Sedeleg " (Sedeleg)"
  | Regval_Sinterrupts " (Sinterrupts)"
  | Regval_TLB_Entry_9_32_34_32 " ( (9, 32, 34, 32)TLB_Entry)"
  | Regval_bit " (bitU)"
  | Regval_bitvector_32_dec " ( 32 Word.word)"
  | Regval_bitvector_4_dec " ( 4 Word.word)"
  | Regval_bitvector_64_dec " ( 64 Word.word)"
  | Regval_bool " (bool)"



record regstate  =
  
 satp ::"  32 Word.word " 

     tlb32 ::"  ( (9, 32, 34, 32)TLB_Entry)option " 

     htif_payload_writes ::"  4 Word.word " 

     htif_cmd_write ::" bitU " 

     htif_exit_code ::"  64 Word.word " 

     htif_done ::" bool " 

     htif_tohost ::"  64 Word.word " 

     mtimecmp ::"  64 Word.word " 

     fcsr ::" Fcsr " 

     f31 ::"  32 Word.word " 

     f30 ::"  32 Word.word " 

     f29 ::"  32 Word.word " 

     f28 ::"  32 Word.word " 

     f27 ::"  32 Word.word " 

     f26 ::"  32 Word.word " 

     f25 ::"  32 Word.word " 

     f24 ::"  32 Word.word " 

     f23 ::"  32 Word.word " 

     f22 ::"  32 Word.word " 

     f21 ::"  32 Word.word " 

     f20 ::"  32 Word.word " 

     f19 ::"  32 Word.word " 

     f18 ::"  32 Word.word " 

     f17 ::"  32 Word.word " 

     f16 ::"  32 Word.word " 

     f15 ::"  32 Word.word " 

     f14 ::"  32 Word.word " 

     f13 ::"  32 Word.word " 

     f12 ::"  32 Word.word " 

     f11 ::"  32 Word.word " 

     f10 ::"  32 Word.word " 

     f9 ::"  32 Word.word " 

     f8 ::"  32 Word.word " 

     f7 ::"  32 Word.word " 

     f6 ::"  32 Word.word " 

     f5 ::"  32 Word.word " 

     f4 ::"  32 Word.word " 

     f3 ::"  32 Word.word " 

     f2 ::"  32 Word.word " 

     f1 ::"  32 Word.word " 

     f0 ::"  32 Word.word " 

     float_fflags ::"  64 Word.word " 

     float_result ::"  64 Word.word " 

     utval ::"  32 Word.word " 

     ucause ::" Mcause " 

     uepc ::"  32 Word.word " 

     uscratch ::"  32 Word.word " 

     utvec ::" Mtvec " 

     pmpaddr15 ::"  32 Word.word " 

     pmpaddr14 ::"  32 Word.word " 

     pmpaddr13 ::"  32 Word.word " 

     pmpaddr12 ::"  32 Word.word " 

     pmpaddr11 ::"  32 Word.word " 

     pmpaddr10 ::"  32 Word.word " 

     pmpaddr9 ::"  32 Word.word " 

     pmpaddr8 ::"  32 Word.word " 

     pmpaddr7 ::"  32 Word.word " 

     pmpaddr6 ::"  32 Word.word " 

     pmpaddr5 ::"  32 Word.word " 

     pmpaddr4 ::"  32 Word.word " 

     pmpaddr3 ::"  32 Word.word " 

     pmpaddr2 ::"  32 Word.word " 

     pmpaddr1 ::"  32 Word.word " 

     pmpaddr0 ::"  32 Word.word " 

     pmp15cfg ::" Pmpcfg_ent " 

     pmp14cfg ::" Pmpcfg_ent " 

     pmp13cfg ::" Pmpcfg_ent " 

     pmp12cfg ::" Pmpcfg_ent " 

     pmp11cfg ::" Pmpcfg_ent " 

     pmp10cfg ::" Pmpcfg_ent " 

     pmp9cfg ::" Pmpcfg_ent " 

     pmp8cfg ::" Pmpcfg_ent " 

     pmp7cfg ::" Pmpcfg_ent " 

     pmp6cfg ::" Pmpcfg_ent " 

     pmp5cfg ::" Pmpcfg_ent " 

     pmp4cfg ::" Pmpcfg_ent " 

     pmp3cfg ::" Pmpcfg_ent " 

     pmp2cfg ::" Pmpcfg_ent " 

     pmp1cfg ::" Pmpcfg_ent " 

     pmp0cfg ::" Pmpcfg_ent " 

     tselect ::"  32 Word.word " 

     stval ::"  32 Word.word " 

     scause ::" Mcause " 

     sepc ::"  32 Word.word " 

     sscratch ::"  32 Word.word " 

     stvec ::" Mtvec " 

     sideleg ::" Sinterrupts " 

     sedeleg ::" Sedeleg " 

     mhartid ::"  32 Word.word " 

     marchid ::"  32 Word.word " 

     mimpid ::"  32 Word.word " 

     mvendorid ::"  32 Word.word " 

     minstret_written ::" bool " 

     minstret ::"  64 Word.word " 

     mtime ::"  64 Word.word " 

     mcycle ::"  64 Word.word " 

     mcountinhibit ::" Counterin " 

     scounteren ::" Counteren " 

     mcounteren ::" Counteren " 

     mscratch ::"  32 Word.word " 

     mtval ::"  32 Word.word " 

     mepc ::"  32 Word.word " 

     mcause ::" Mcause " 

     mtvec ::" Mtvec " 

     medeleg ::" Medeleg " 

     mideleg ::" Minterrupts " 

     mie ::" Minterrupts " 

     mip ::" Minterrupts " 

     mstatus ::" Mstatus " 

     mstatush ::" Mstatush " 

     misa ::" Misa " 

     cur_inst ::"  32 Word.word " 

     cur_privilege ::" Privilege " 

     x31 ::"  32 Word.word " 

     x30 ::"  32 Word.word " 

     x29 ::"  32 Word.word " 

     x28 ::"  32 Word.word " 

     x27 ::"  32 Word.word " 

     x26 ::"  32 Word.word " 

     x25 ::"  32 Word.word " 

     x24 ::"  32 Word.word " 

     x23 ::"  32 Word.word " 

     x22 ::"  32 Word.word " 

     x21 ::"  32 Word.word " 

     x20 ::"  32 Word.word " 

     x19 ::"  32 Word.word " 

     x18 ::"  32 Word.word " 

     x17 ::"  32 Word.word " 

     x16 ::"  32 Word.word " 

     x15 ::"  32 Word.word " 

     x14 ::"  32 Word.word " 

     x13 ::"  32 Word.word " 

     x12 ::"  32 Word.word " 

     x11 ::"  32 Word.word " 

     x10 ::"  32 Word.word " 

     x9 ::"  32 Word.word " 

     x8 ::"  32 Word.word " 

     x7 ::"  32 Word.word " 

     x6 ::"  32 Word.word " 

     x5 ::"  32 Word.word " 

     x4 ::"  32 Word.word " 

     x3 ::"  32 Word.word " 

     x2 ::"  32 Word.word " 

     x1 ::"  32 Word.word " 

     instbits ::"  32 Word.word " 

     nextPC ::"  32 Word.word " 

     PC ::"  32 Word.word "  





\<comment> \<open>\<open>val Counteren_of_regval : register_value -> maybe Counteren\<close>\<close>

fun Counteren_of_regval  :: \<open> register_value \<Rightarrow>(Counteren)option \<close>  where 
     \<open> Counteren_of_regval (Regval_Counteren (v)) = ( Some v )\<close> 
  for  v  :: " Counteren "
|\<open> Counteren_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Counteren : Counteren -> register_value\<close>\<close>

definition regval_of_Counteren  :: \<open> Counteren \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Counteren v = ( Regval_Counteren v )\<close> 
  for  v  :: " Counteren "


\<comment> \<open>\<open>val Counterin_of_regval : register_value -> maybe Counterin\<close>\<close>

fun Counterin_of_regval  :: \<open> register_value \<Rightarrow>(Counterin)option \<close>  where 
     \<open> Counterin_of_regval (Regval_Counterin (v)) = ( Some v )\<close> 
  for  v  :: " Counterin "
|\<open> Counterin_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Counterin : Counterin -> register_value\<close>\<close>

definition regval_of_Counterin  :: \<open> Counterin \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Counterin v = ( Regval_Counterin v )\<close> 
  for  v  :: " Counterin "


\<comment> \<open>\<open>val Fcsr_of_regval : register_value -> maybe Fcsr\<close>\<close>

fun Fcsr_of_regval  :: \<open> register_value \<Rightarrow>(Fcsr)option \<close>  where 
     \<open> Fcsr_of_regval (Regval_Fcsr (v)) = ( Some v )\<close> 
  for  v  :: " Fcsr "
|\<open> Fcsr_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Fcsr : Fcsr -> register_value\<close>\<close>

definition regval_of_Fcsr  :: \<open> Fcsr \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Fcsr v = ( Regval_Fcsr v )\<close> 
  for  v  :: " Fcsr "


\<comment> \<open>\<open>val Mcause_of_regval : register_value -> maybe Mcause\<close>\<close>

fun Mcause_of_regval  :: \<open> register_value \<Rightarrow>(Mcause)option \<close>  where 
     \<open> Mcause_of_regval (Regval_Mcause (v)) = ( Some v )\<close> 
  for  v  :: " Mcause "
|\<open> Mcause_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Mcause : Mcause -> register_value\<close>\<close>

definition regval_of_Mcause  :: \<open> Mcause \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Mcause v = ( Regval_Mcause v )\<close> 
  for  v  :: " Mcause "


\<comment> \<open>\<open>val Medeleg_of_regval : register_value -> maybe Medeleg\<close>\<close>

fun Medeleg_of_regval  :: \<open> register_value \<Rightarrow>(Medeleg)option \<close>  where 
     \<open> Medeleg_of_regval (Regval_Medeleg (v)) = ( Some v )\<close> 
  for  v  :: " Medeleg "
|\<open> Medeleg_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Medeleg : Medeleg -> register_value\<close>\<close>

definition regval_of_Medeleg  :: \<open> Medeleg \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Medeleg v = ( Regval_Medeleg v )\<close> 
  for  v  :: " Medeleg "


\<comment> \<open>\<open>val Minterrupts_of_regval : register_value -> maybe Minterrupts\<close>\<close>

fun Minterrupts_of_regval  :: \<open> register_value \<Rightarrow>(Minterrupts)option \<close>  where 
     \<open> Minterrupts_of_regval (Regval_Minterrupts (v)) = ( Some v )\<close> 
  for  v  :: " Minterrupts "
|\<open> Minterrupts_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Minterrupts : Minterrupts -> register_value\<close>\<close>

definition regval_of_Minterrupts  :: \<open> Minterrupts \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Minterrupts v = ( Regval_Minterrupts v )\<close> 
  for  v  :: " Minterrupts "


\<comment> \<open>\<open>val Misa_of_regval : register_value -> maybe Misa\<close>\<close>

fun Misa_of_regval  :: \<open> register_value \<Rightarrow>(Misa)option \<close>  where 
     \<open> Misa_of_regval (Regval_Misa (v)) = ( Some v )\<close> 
  for  v  :: " Misa "
|\<open> Misa_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Misa : Misa -> register_value\<close>\<close>

definition regval_of_Misa  :: \<open> Misa \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Misa v = ( Regval_Misa v )\<close> 
  for  v  :: " Misa "


\<comment> \<open>\<open>val Mstatus_of_regval : register_value -> maybe Mstatus\<close>\<close>

fun Mstatus_of_regval  :: \<open> register_value \<Rightarrow>(Mstatus)option \<close>  where 
     \<open> Mstatus_of_regval (Regval_Mstatus (v)) = ( Some v )\<close> 
  for  v  :: " Mstatus "
|\<open> Mstatus_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Mstatus : Mstatus -> register_value\<close>\<close>

definition regval_of_Mstatus  :: \<open> Mstatus \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Mstatus v = ( Regval_Mstatus v )\<close> 
  for  v  :: " Mstatus "


\<comment> \<open>\<open>val Mstatush_of_regval : register_value -> maybe Mstatush\<close>\<close>

fun Mstatush_of_regval  :: \<open> register_value \<Rightarrow>(Mstatush)option \<close>  where 
     \<open> Mstatush_of_regval (Regval_Mstatush (v)) = ( Some v )\<close> 
  for  v  :: " Mstatush "
|\<open> Mstatush_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Mstatush : Mstatush -> register_value\<close>\<close>

definition regval_of_Mstatush  :: \<open> Mstatush \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Mstatush v = ( Regval_Mstatush v )\<close> 
  for  v  :: " Mstatush "


\<comment> \<open>\<open>val Mtvec_of_regval : register_value -> maybe Mtvec\<close>\<close>

fun Mtvec_of_regval  :: \<open> register_value \<Rightarrow>(Mtvec)option \<close>  where 
     \<open> Mtvec_of_regval (Regval_Mtvec (v)) = ( Some v )\<close> 
  for  v  :: " Mtvec "
|\<open> Mtvec_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Mtvec : Mtvec -> register_value\<close>\<close>

definition regval_of_Mtvec  :: \<open> Mtvec \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Mtvec v = ( Regval_Mtvec v )\<close> 
  for  v  :: " Mtvec "


\<comment> \<open>\<open>val Pmpcfg_ent_of_regval : register_value -> maybe Pmpcfg_ent\<close>\<close>

fun Pmpcfg_ent_of_regval  :: \<open> register_value \<Rightarrow>(Pmpcfg_ent)option \<close>  where 
     \<open> Pmpcfg_ent_of_regval (Regval_Pmpcfg_ent (v)) = ( Some v )\<close> 
  for  v  :: " Pmpcfg_ent "
|\<open> Pmpcfg_ent_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Pmpcfg_ent : Pmpcfg_ent -> register_value\<close>\<close>

definition regval_of_Pmpcfg_ent  :: \<open> Pmpcfg_ent \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Pmpcfg_ent v = ( Regval_Pmpcfg_ent v )\<close> 
  for  v  :: " Pmpcfg_ent "


\<comment> \<open>\<open>val Privilege_of_regval : register_value -> maybe Privilege\<close>\<close>

fun Privilege_of_regval  :: \<open> register_value \<Rightarrow>(Privilege)option \<close>  where 
     \<open> Privilege_of_regval (Regval_Privilege (v)) = ( Some v )\<close> 
  for  v  :: " Privilege "
|\<open> Privilege_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Privilege : Privilege -> register_value\<close>\<close>

definition regval_of_Privilege  :: \<open> Privilege \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Privilege v = ( Regval_Privilege v )\<close> 
  for  v  :: " Privilege "


\<comment> \<open>\<open>val Sedeleg_of_regval : register_value -> maybe Sedeleg\<close>\<close>

fun Sedeleg_of_regval  :: \<open> register_value \<Rightarrow>(Sedeleg)option \<close>  where 
     \<open> Sedeleg_of_regval (Regval_Sedeleg (v)) = ( Some v )\<close> 
  for  v  :: " Sedeleg "
|\<open> Sedeleg_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Sedeleg : Sedeleg -> register_value\<close>\<close>

definition regval_of_Sedeleg  :: \<open> Sedeleg \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Sedeleg v = ( Regval_Sedeleg v )\<close> 
  for  v  :: " Sedeleg "


\<comment> \<open>\<open>val Sinterrupts_of_regval : register_value -> maybe Sinterrupts\<close>\<close>

fun Sinterrupts_of_regval  :: \<open> register_value \<Rightarrow>(Sinterrupts)option \<close>  where 
     \<open> Sinterrupts_of_regval (Regval_Sinterrupts (v)) = ( Some v )\<close> 
  for  v  :: " Sinterrupts "
|\<open> Sinterrupts_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_Sinterrupts : Sinterrupts -> register_value\<close>\<close>

definition regval_of_Sinterrupts  :: \<open> Sinterrupts \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_Sinterrupts v = ( Regval_Sinterrupts v )\<close> 
  for  v  :: " Sinterrupts "


\<comment> \<open>\<open>val TLB_Entry_9_32_34_32_of_regval : register_value -> maybe (TLB_Entry ty9 ty32 ty34 ty32)\<close>\<close>

fun TLB_Entry_9_32_34_32_of_regval  :: \<open> register_value \<Rightarrow>(((9),(32),(34),(32))TLB_Entry)option \<close>  where 
     \<open> TLB_Entry_9_32_34_32_of_regval (Regval_TLB_Entry_9_32_34_32 (v)) = ( Some v )\<close> 
  for  v  :: "((9),(32),(34),(32))TLB_Entry "
|\<open> TLB_Entry_9_32_34_32_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_TLB_Entry_9_32_34_32 : TLB_Entry ty9 ty32 ty34 ty32 -> register_value\<close>\<close>

definition regval_of_TLB_Entry_9_32_34_32  :: \<open>((9),(32),(34),(32))TLB_Entry \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_TLB_Entry_9_32_34_32 v = ( Regval_TLB_Entry_9_32_34_32 v )\<close> 
  for  v  :: "((9),(32),(34),(32))TLB_Entry "


\<comment> \<open>\<open>val bit_of_regval : register_value -> maybe bitU\<close>\<close>

fun bit_of_regval  :: \<open> register_value \<Rightarrow>(bitU)option \<close>  where 
     \<open> bit_of_regval (Regval_bit (v)) = ( Some v )\<close> 
  for  v  :: " bitU "
|\<open> bit_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_bit : bitU -> register_value\<close>\<close>

definition regval_of_bit  :: \<open> bitU \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_bit v = ( Regval_bit v )\<close> 
  for  v  :: " bitU "


\<comment> \<open>\<open>val bitvector_32_dec_of_regval : register_value -> maybe (mword ty32)\<close>\<close>

fun bitvector_32_dec_of_regval  :: \<open> register_value \<Rightarrow>((32)Word.word)option \<close>  where 
     \<open> bitvector_32_dec_of_regval (Regval_bitvector_32_dec (v)) = ( Some v )\<close> 
  for  v  :: "(32)Word.word "
|\<open> bitvector_32_dec_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_bitvector_32_dec : mword ty32 -> register_value\<close>\<close>

definition regval_of_bitvector_32_dec  :: \<open>(32)Word.word \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_bitvector_32_dec v = ( Regval_bitvector_32_dec v )\<close> 
  for  v  :: "(32)Word.word "


\<comment> \<open>\<open>val bitvector_4_dec_of_regval : register_value -> maybe (mword ty4)\<close>\<close>

fun bitvector_4_dec_of_regval  :: \<open> register_value \<Rightarrow>((4)Word.word)option \<close>  where 
     \<open> bitvector_4_dec_of_regval (Regval_bitvector_4_dec (v)) = ( Some v )\<close> 
  for  v  :: "(4)Word.word "
|\<open> bitvector_4_dec_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_bitvector_4_dec : mword ty4 -> register_value\<close>\<close>

definition regval_of_bitvector_4_dec  :: \<open>(4)Word.word \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_bitvector_4_dec v = ( Regval_bitvector_4_dec v )\<close> 
  for  v  :: "(4)Word.word "


\<comment> \<open>\<open>val bitvector_64_dec_of_regval : register_value -> maybe (mword ty64)\<close>\<close>

fun bitvector_64_dec_of_regval  :: \<open> register_value \<Rightarrow>((64)Word.word)option \<close>  where 
     \<open> bitvector_64_dec_of_regval (Regval_bitvector_64_dec (v)) = ( Some v )\<close> 
  for  v  :: "(64)Word.word "
|\<open> bitvector_64_dec_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_bitvector_64_dec : mword ty64 -> register_value\<close>\<close>

definition regval_of_bitvector_64_dec  :: \<open>(64)Word.word \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_bitvector_64_dec v = ( Regval_bitvector_64_dec v )\<close> 
  for  v  :: "(64)Word.word "


\<comment> \<open>\<open>val bool_of_regval : register_value -> maybe bool\<close>\<close>

fun bool_of_regval  :: \<open> register_value \<Rightarrow>(bool)option \<close>  where 
     \<open> bool_of_regval (Regval_bool (v)) = ( Some v )\<close> 
  for  v  :: " bool "
|\<open> bool_of_regval _ = ( None )\<close>


\<comment> \<open>\<open>val regval_of_bool : bool -> register_value\<close>\<close>

definition regval_of_bool  :: \<open> bool \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_bool v = ( Regval_bool v )\<close> 
  for  v  :: " bool "




\<comment> \<open>\<open>val vector_of_regval : forall 'a. (register_value -> maybe 'a) -> register_value -> maybe (list 'a)\<close>\<close>
definition vector_of_regval  :: \<open>(register_value \<Rightarrow> 'a option)\<Rightarrow> register_value \<Rightarrow>('a list)option \<close>  where 
     \<open> vector_of_regval of_regval1 = ( (\<lambda>x .  
  (case  x of
        Regval_vector v => just_list (List.map of_regval1 v)
    | _ => None
  )))\<close> 
  for  of_regval1  :: " register_value \<Rightarrow> 'a option "


\<comment> \<open>\<open>val regval_of_vector : forall 'a. ('a -> register_value) -> list 'a -> register_value\<close>\<close>
definition regval_of_vector  :: \<open>('a \<Rightarrow> register_value)\<Rightarrow> 'a list \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_vector regval_of1 xs = ( Regval_vector (List.map regval_of1 xs))\<close> 
  for  regval_of1  :: " 'a \<Rightarrow> register_value " 
  and  xs  :: " 'a list "


\<comment> \<open>\<open>val list_of_regval : forall 'a. (register_value -> maybe 'a) -> register_value -> maybe (list 'a)\<close>\<close>
definition list_of_regval  :: \<open>(register_value \<Rightarrow> 'a option)\<Rightarrow> register_value \<Rightarrow>('a list)option \<close>  where 
     \<open> list_of_regval of_regval1 = ( (\<lambda>x .  
  (case  x of
        Regval_list v => just_list (List.map of_regval1 v)
    | _ => None
  )))\<close> 
  for  of_regval1  :: " register_value \<Rightarrow> 'a option "


\<comment> \<open>\<open>val regval_of_list : forall 'a. ('a -> register_value) -> list 'a -> register_value\<close>\<close>
definition regval_of_list  :: \<open>('a \<Rightarrow> register_value)\<Rightarrow> 'a list \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_list regval_of1 xs = ( Regval_list (List.map regval_of1 xs))\<close> 
  for  regval_of1  :: " 'a \<Rightarrow> register_value " 
  and  xs  :: " 'a list "


\<comment> \<open>\<open>val option_of_regval : forall 'a. (register_value -> maybe 'a) -> register_value -> maybe (maybe 'a)\<close>\<close>
definition option_of_regval  :: \<open>(register_value \<Rightarrow> 'a option)\<Rightarrow> register_value \<Rightarrow>('a option)option \<close>  where 
     \<open> option_of_regval of_regval1 = ( (\<lambda>x .  
  (case  x of
        Regval_option v => Some (Option.bind v of_regval1)
    | _ => None
  )))\<close> 
  for  of_regval1  :: " register_value \<Rightarrow> 'a option "


\<comment> \<open>\<open>val regval_of_option : forall 'a. ('a -> register_value) -> maybe 'a -> register_value\<close>\<close>
definition regval_of_option  :: \<open>('a \<Rightarrow> register_value)\<Rightarrow> 'a option \<Rightarrow> register_value \<close>  where 
     \<open> regval_of_option regval_of1 v = ( Regval_option (map_option regval_of1 v))\<close> 
  for  regval_of1  :: " 'a \<Rightarrow> register_value " 
  and  v  :: " 'a option "



definition satp_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> satp_ref = ( (|
  name = (''satp''),
  read_from = ((\<lambda> s . (satp   s))),
  write_to = ((\<lambda> v s .  (( s (| satp := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition tlb32_ref  :: \<open>((regstate),(register_value),((((9),(32),(34),(32))TLB_Entry)option))register_ref \<close>  where 
     \<open> tlb32_ref = ( (|
  name = (''tlb32''),
  read_from = ((\<lambda> s . (tlb32   s))),
  write_to = ((\<lambda> v s .  (( s (| tlb32 := v |))))),
  of_regval = ((\<lambda> v .  option_of_regval ((\<lambda> v .  TLB_Entry_9_32_34_32_of_regval v)) v)),
  regval_of = ((\<lambda> v .  regval_of_option ((\<lambda> v .  regval_of_TLB_Entry_9_32_34_32 v)) v)) |) )\<close>


definition htif_payload_writes_ref  :: \<open>((regstate),(register_value),((4)Word.word))register_ref \<close>  where 
     \<open> htif_payload_writes_ref = ( (|
  name = (''htif_payload_writes''),
  read_from = ((\<lambda> s . (htif_payload_writes   s))),
  write_to = ((\<lambda> v s .  (( s (| htif_payload_writes := v |))))),
  of_regval = ((\<lambda> v .  bitvector_4_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_4_dec v)) |) )\<close>


definition htif_cmd_write_ref  :: \<open>((regstate),(register_value),(bitU))register_ref \<close>  where 
     \<open> htif_cmd_write_ref = ( (|
  name = (''htif_cmd_write''),
  read_from = ((\<lambda> s . (htif_cmd_write   s))),
  write_to = ((\<lambda> v s .  (( s (| htif_cmd_write := v |))))),
  of_regval = ((\<lambda> v .  bit_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bit v)) |) )\<close>


definition htif_exit_code_ref  :: \<open>((regstate),(register_value),((64)Word.word))register_ref \<close>  where 
     \<open> htif_exit_code_ref = ( (|
  name = (''htif_exit_code''),
  read_from = ((\<lambda> s . (htif_exit_code   s))),
  write_to = ((\<lambda> v s .  (( s (| htif_exit_code := v |))))),
  of_regval = ((\<lambda> v .  bitvector_64_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_64_dec v)) |) )\<close>


definition htif_done_ref  :: \<open>((regstate),(register_value),(bool))register_ref \<close>  where 
     \<open> htif_done_ref = ( (|
  name = (''htif_done''),
  read_from = ((\<lambda> s . (htif_done   s))),
  write_to = ((\<lambda> v s .  (( s (| htif_done := v |))))),
  of_regval = ((\<lambda> v .  bool_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bool v)) |) )\<close>


definition htif_tohost_ref  :: \<open>((regstate),(register_value),((64)Word.word))register_ref \<close>  where 
     \<open> htif_tohost_ref = ( (|
  name = (''htif_tohost''),
  read_from = ((\<lambda> s . (htif_tohost   s))),
  write_to = ((\<lambda> v s .  (( s (| htif_tohost := v |))))),
  of_regval = ((\<lambda> v .  bitvector_64_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_64_dec v)) |) )\<close>


definition mtimecmp_ref  :: \<open>((regstate),(register_value),((64)Word.word))register_ref \<close>  where 
     \<open> mtimecmp_ref = ( (|
  name = (''mtimecmp''),
  read_from = ((\<lambda> s . (mtimecmp   s))),
  write_to = ((\<lambda> v s .  (( s (| mtimecmp := v |))))),
  of_regval = ((\<lambda> v .  bitvector_64_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_64_dec v)) |) )\<close>


definition fcsr_ref  :: \<open>((regstate),(register_value),(Fcsr))register_ref \<close>  where 
     \<open> fcsr_ref = ( (|
  name = (''fcsr''),
  read_from = ((\<lambda> s . (fcsr   s))),
  write_to = ((\<lambda> v s .  (( s (| fcsr := v |))))),
  of_regval = ((\<lambda> v .  Fcsr_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Fcsr v)) |) )\<close>


definition f31_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f31_ref = ( (|
  name = (''f31''),
  read_from = ((\<lambda> s . (f31   s))),
  write_to = ((\<lambda> v s .  (( s (| f31 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f30_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f30_ref = ( (|
  name = (''f30''),
  read_from = ((\<lambda> s . (f30   s))),
  write_to = ((\<lambda> v s .  (( s (| f30 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f29_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f29_ref = ( (|
  name = (''f29''),
  read_from = ((\<lambda> s . (f29   s))),
  write_to = ((\<lambda> v s .  (( s (| f29 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f28_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f28_ref = ( (|
  name = (''f28''),
  read_from = ((\<lambda> s . (f28   s))),
  write_to = ((\<lambda> v s .  (( s (| f28 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f27_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f27_ref = ( (|
  name = (''f27''),
  read_from = ((\<lambda> s . (f27   s))),
  write_to = ((\<lambda> v s .  (( s (| f27 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f26_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f26_ref = ( (|
  name = (''f26''),
  read_from = ((\<lambda> s . (f26   s))),
  write_to = ((\<lambda> v s .  (( s (| f26 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f25_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f25_ref = ( (|
  name = (''f25''),
  read_from = ((\<lambda> s . (f25   s))),
  write_to = ((\<lambda> v s .  (( s (| f25 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f24_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f24_ref = ( (|
  name = (''f24''),
  read_from = ((\<lambda> s . (f24   s))),
  write_to = ((\<lambda> v s .  (( s (| f24 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f23_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f23_ref = ( (|
  name = (''f23''),
  read_from = ((\<lambda> s . (f23   s))),
  write_to = ((\<lambda> v s .  (( s (| f23 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f22_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f22_ref = ( (|
  name = (''f22''),
  read_from = ((\<lambda> s . (f22   s))),
  write_to = ((\<lambda> v s .  (( s (| f22 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f21_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f21_ref = ( (|
  name = (''f21''),
  read_from = ((\<lambda> s . (f21   s))),
  write_to = ((\<lambda> v s .  (( s (| f21 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f20_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f20_ref = ( (|
  name = (''f20''),
  read_from = ((\<lambda> s . (f20   s))),
  write_to = ((\<lambda> v s .  (( s (| f20 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f19_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f19_ref = ( (|
  name = (''f19''),
  read_from = ((\<lambda> s . (f19   s))),
  write_to = ((\<lambda> v s .  (( s (| f19 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f18_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f18_ref = ( (|
  name = (''f18''),
  read_from = ((\<lambda> s . (f18   s))),
  write_to = ((\<lambda> v s .  (( s (| f18 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f17_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f17_ref = ( (|
  name = (''f17''),
  read_from = ((\<lambda> s . (f17   s))),
  write_to = ((\<lambda> v s .  (( s (| f17 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f16_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f16_ref = ( (|
  name = (''f16''),
  read_from = ((\<lambda> s . (f16   s))),
  write_to = ((\<lambda> v s .  (( s (| f16 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f15_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f15_ref = ( (|
  name = (''f15''),
  read_from = ((\<lambda> s . (f15   s))),
  write_to = ((\<lambda> v s .  (( s (| f15 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f14_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f14_ref = ( (|
  name = (''f14''),
  read_from = ((\<lambda> s . (f14   s))),
  write_to = ((\<lambda> v s .  (( s (| f14 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f13_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f13_ref = ( (|
  name = (''f13''),
  read_from = ((\<lambda> s . (f13   s))),
  write_to = ((\<lambda> v s .  (( s (| f13 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f12_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f12_ref = ( (|
  name = (''f12''),
  read_from = ((\<lambda> s . (f12   s))),
  write_to = ((\<lambda> v s .  (( s (| f12 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f11_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f11_ref = ( (|
  name = (''f11''),
  read_from = ((\<lambda> s . (f11   s))),
  write_to = ((\<lambda> v s .  (( s (| f11 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f10_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f10_ref = ( (|
  name = (''f10''),
  read_from = ((\<lambda> s . (f10   s))),
  write_to = ((\<lambda> v s .  (( s (| f10 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f9_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f9_ref = ( (|
  name = (''f9''),
  read_from = ((\<lambda> s . (f9   s))),
  write_to = ((\<lambda> v s .  (( s (| f9 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f8_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f8_ref = ( (|
  name = (''f8''),
  read_from = ((\<lambda> s . (f8   s))),
  write_to = ((\<lambda> v s .  (( s (| f8 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f7_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f7_ref = ( (|
  name = (''f7''),
  read_from = ((\<lambda> s . (f7   s))),
  write_to = ((\<lambda> v s .  (( s (| f7 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f6_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f6_ref = ( (|
  name = (''f6''),
  read_from = ((\<lambda> s . (f6   s))),
  write_to = ((\<lambda> v s .  (( s (| f6 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f5_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f5_ref = ( (|
  name = (''f5''),
  read_from = ((\<lambda> s . (f5   s))),
  write_to = ((\<lambda> v s .  (( s (| f5 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f4_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f4_ref = ( (|
  name = (''f4''),
  read_from = ((\<lambda> s . (f4   s))),
  write_to = ((\<lambda> v s .  (( s (| f4 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f3_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f3_ref = ( (|
  name = (''f3''),
  read_from = ((\<lambda> s . (f3   s))),
  write_to = ((\<lambda> v s .  (( s (| f3 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f2_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f2_ref = ( (|
  name = (''f2''),
  read_from = ((\<lambda> s . (f2   s))),
  write_to = ((\<lambda> v s .  (( s (| f2 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f1_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f1_ref = ( (|
  name = (''f1''),
  read_from = ((\<lambda> s . (f1   s))),
  write_to = ((\<lambda> v s .  (( s (| f1 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition f0_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> f0_ref = ( (|
  name = (''f0''),
  read_from = ((\<lambda> s . (f0   s))),
  write_to = ((\<lambda> v s .  (( s (| f0 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition float_fflags_ref  :: \<open>((regstate),(register_value),((64)Word.word))register_ref \<close>  where 
     \<open> float_fflags_ref = ( (|
  name = (''float_fflags''),
  read_from = ((\<lambda> s . (float_fflags   s))),
  write_to = ((\<lambda> v s .  (( s (| float_fflags := v |))))),
  of_regval = ((\<lambda> v .  bitvector_64_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_64_dec v)) |) )\<close>


definition float_result_ref  :: \<open>((regstate),(register_value),((64)Word.word))register_ref \<close>  where 
     \<open> float_result_ref = ( (|
  name = (''float_result''),
  read_from = ((\<lambda> s . (float_result   s))),
  write_to = ((\<lambda> v s .  (( s (| float_result := v |))))),
  of_regval = ((\<lambda> v .  bitvector_64_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_64_dec v)) |) )\<close>


definition utval_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> utval_ref = ( (|
  name = (''utval''),
  read_from = ((\<lambda> s . (utval   s))),
  write_to = ((\<lambda> v s .  (( s (| utval := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition ucause_ref  :: \<open>((regstate),(register_value),(Mcause))register_ref \<close>  where 
     \<open> ucause_ref = ( (|
  name = (''ucause''),
  read_from = ((\<lambda> s . (ucause   s))),
  write_to = ((\<lambda> v s .  (( s (| ucause := v |))))),
  of_regval = ((\<lambda> v .  Mcause_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Mcause v)) |) )\<close>


definition uepc_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> uepc_ref = ( (|
  name = (''uepc''),
  read_from = ((\<lambda> s . (uepc   s))),
  write_to = ((\<lambda> v s .  (( s (| uepc := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition uscratch_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> uscratch_ref = ( (|
  name = (''uscratch''),
  read_from = ((\<lambda> s . (uscratch   s))),
  write_to = ((\<lambda> v s .  (( s (| uscratch := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition utvec_ref  :: \<open>((regstate),(register_value),(Mtvec))register_ref \<close>  where 
     \<open> utvec_ref = ( (|
  name = (''utvec''),
  read_from = ((\<lambda> s . (utvec   s))),
  write_to = ((\<lambda> v s .  (( s (| utvec := v |))))),
  of_regval = ((\<lambda> v .  Mtvec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Mtvec v)) |) )\<close>


definition pmpaddr15_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr15_ref = ( (|
  name = (''pmpaddr15''),
  read_from = ((\<lambda> s . (pmpaddr15   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr15 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr14_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr14_ref = ( (|
  name = (''pmpaddr14''),
  read_from = ((\<lambda> s . (pmpaddr14   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr14 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr13_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr13_ref = ( (|
  name = (''pmpaddr13''),
  read_from = ((\<lambda> s . (pmpaddr13   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr13 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr12_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr12_ref = ( (|
  name = (''pmpaddr12''),
  read_from = ((\<lambda> s . (pmpaddr12   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr12 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr11_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr11_ref = ( (|
  name = (''pmpaddr11''),
  read_from = ((\<lambda> s . (pmpaddr11   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr11 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr10_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr10_ref = ( (|
  name = (''pmpaddr10''),
  read_from = ((\<lambda> s . (pmpaddr10   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr10 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr9_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr9_ref = ( (|
  name = (''pmpaddr9''),
  read_from = ((\<lambda> s . (pmpaddr9   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr9 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr8_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr8_ref = ( (|
  name = (''pmpaddr8''),
  read_from = ((\<lambda> s . (pmpaddr8   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr8 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr7_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr7_ref = ( (|
  name = (''pmpaddr7''),
  read_from = ((\<lambda> s . (pmpaddr7   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr7 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr6_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr6_ref = ( (|
  name = (''pmpaddr6''),
  read_from = ((\<lambda> s . (pmpaddr6   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr6 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr5_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr5_ref = ( (|
  name = (''pmpaddr5''),
  read_from = ((\<lambda> s . (pmpaddr5   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr5 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr4_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr4_ref = ( (|
  name = (''pmpaddr4''),
  read_from = ((\<lambda> s . (pmpaddr4   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr4 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr3_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr3_ref = ( (|
  name = (''pmpaddr3''),
  read_from = ((\<lambda> s . (pmpaddr3   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr3 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr2_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr2_ref = ( (|
  name = (''pmpaddr2''),
  read_from = ((\<lambda> s . (pmpaddr2   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr2 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr1_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr1_ref = ( (|
  name = (''pmpaddr1''),
  read_from = ((\<lambda> s . (pmpaddr1   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr1 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmpaddr0_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> pmpaddr0_ref = ( (|
  name = (''pmpaddr0''),
  read_from = ((\<lambda> s . (pmpaddr0   s))),
  write_to = ((\<lambda> v s .  (( s (| pmpaddr0 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition pmp15cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp15cfg_ref = ( (|
  name = (''pmp15cfg''),
  read_from = ((\<lambda> s . (pmp15cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp15cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp14cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp14cfg_ref = ( (|
  name = (''pmp14cfg''),
  read_from = ((\<lambda> s . (pmp14cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp14cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp13cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp13cfg_ref = ( (|
  name = (''pmp13cfg''),
  read_from = ((\<lambda> s . (pmp13cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp13cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp12cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp12cfg_ref = ( (|
  name = (''pmp12cfg''),
  read_from = ((\<lambda> s . (pmp12cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp12cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp11cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp11cfg_ref = ( (|
  name = (''pmp11cfg''),
  read_from = ((\<lambda> s . (pmp11cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp11cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp10cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp10cfg_ref = ( (|
  name = (''pmp10cfg''),
  read_from = ((\<lambda> s . (pmp10cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp10cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp9cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp9cfg_ref = ( (|
  name = (''pmp9cfg''),
  read_from = ((\<lambda> s . (pmp9cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp9cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp8cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp8cfg_ref = ( (|
  name = (''pmp8cfg''),
  read_from = ((\<lambda> s . (pmp8cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp8cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp7cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp7cfg_ref = ( (|
  name = (''pmp7cfg''),
  read_from = ((\<lambda> s . (pmp7cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp7cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp6cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp6cfg_ref = ( (|
  name = (''pmp6cfg''),
  read_from = ((\<lambda> s . (pmp6cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp6cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp5cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp5cfg_ref = ( (|
  name = (''pmp5cfg''),
  read_from = ((\<lambda> s . (pmp5cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp5cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp4cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp4cfg_ref = ( (|
  name = (''pmp4cfg''),
  read_from = ((\<lambda> s . (pmp4cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp4cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp3cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp3cfg_ref = ( (|
  name = (''pmp3cfg''),
  read_from = ((\<lambda> s . (pmp3cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp3cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp2cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp2cfg_ref = ( (|
  name = (''pmp2cfg''),
  read_from = ((\<lambda> s . (pmp2cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp2cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp1cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp1cfg_ref = ( (|
  name = (''pmp1cfg''),
  read_from = ((\<lambda> s . (pmp1cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp1cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition pmp0cfg_ref  :: \<open>((regstate),(register_value),(Pmpcfg_ent))register_ref \<close>  where 
     \<open> pmp0cfg_ref = ( (|
  name = (''pmp0cfg''),
  read_from = ((\<lambda> s . (pmp0cfg   s))),
  write_to = ((\<lambda> v s .  (( s (| pmp0cfg := v |))))),
  of_regval = ((\<lambda> v .  Pmpcfg_ent_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Pmpcfg_ent v)) |) )\<close>


definition tselect_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> tselect_ref = ( (|
  name = (''tselect''),
  read_from = ((\<lambda> s . (tselect   s))),
  write_to = ((\<lambda> v s .  (( s (| tselect := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition stval_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> stval_ref = ( (|
  name = (''stval''),
  read_from = ((\<lambda> s . (stval   s))),
  write_to = ((\<lambda> v s .  (( s (| stval := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition scause_ref  :: \<open>((regstate),(register_value),(Mcause))register_ref \<close>  where 
     \<open> scause_ref = ( (|
  name = (''scause''),
  read_from = ((\<lambda> s . (scause   s))),
  write_to = ((\<lambda> v s .  (( s (| scause := v |))))),
  of_regval = ((\<lambda> v .  Mcause_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Mcause v)) |) )\<close>


definition sepc_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> sepc_ref = ( (|
  name = (''sepc''),
  read_from = ((\<lambda> s . (sepc   s))),
  write_to = ((\<lambda> v s .  (( s (| sepc := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition sscratch_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> sscratch_ref = ( (|
  name = (''sscratch''),
  read_from = ((\<lambda> s . (sscratch   s))),
  write_to = ((\<lambda> v s .  (( s (| sscratch := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition stvec_ref  :: \<open>((regstate),(register_value),(Mtvec))register_ref \<close>  where 
     \<open> stvec_ref = ( (|
  name = (''stvec''),
  read_from = ((\<lambda> s . (stvec   s))),
  write_to = ((\<lambda> v s .  (( s (| stvec := v |))))),
  of_regval = ((\<lambda> v .  Mtvec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Mtvec v)) |) )\<close>


definition sideleg_ref  :: \<open>((regstate),(register_value),(Sinterrupts))register_ref \<close>  where 
     \<open> sideleg_ref = ( (|
  name = (''sideleg''),
  read_from = ((\<lambda> s . (sideleg   s))),
  write_to = ((\<lambda> v s .  (( s (| sideleg := v |))))),
  of_regval = ((\<lambda> v .  Sinterrupts_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Sinterrupts v)) |) )\<close>


definition sedeleg_ref  :: \<open>((regstate),(register_value),(Sedeleg))register_ref \<close>  where 
     \<open> sedeleg_ref = ( (|
  name = (''sedeleg''),
  read_from = ((\<lambda> s . (sedeleg   s))),
  write_to = ((\<lambda> v s .  (( s (| sedeleg := v |))))),
  of_regval = ((\<lambda> v .  Sedeleg_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Sedeleg v)) |) )\<close>


definition mhartid_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> mhartid_ref = ( (|
  name = (''mhartid''),
  read_from = ((\<lambda> s . (mhartid   s))),
  write_to = ((\<lambda> v s .  (( s (| mhartid := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition marchid_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> marchid_ref = ( (|
  name = (''marchid''),
  read_from = ((\<lambda> s . (marchid   s))),
  write_to = ((\<lambda> v s .  (( s (| marchid := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition mimpid_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> mimpid_ref = ( (|
  name = (''mimpid''),
  read_from = ((\<lambda> s . (mimpid   s))),
  write_to = ((\<lambda> v s .  (( s (| mimpid := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition mvendorid_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> mvendorid_ref = ( (|
  name = (''mvendorid''),
  read_from = ((\<lambda> s . (mvendorid   s))),
  write_to = ((\<lambda> v s .  (( s (| mvendorid := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition minstret_written_ref  :: \<open>((regstate),(register_value),(bool))register_ref \<close>  where 
     \<open> minstret_written_ref = ( (|
  name = (''minstret_written''),
  read_from = ((\<lambda> s . (minstret_written   s))),
  write_to = ((\<lambda> v s .  (( s (| minstret_written := v |))))),
  of_regval = ((\<lambda> v .  bool_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bool v)) |) )\<close>


definition minstret_ref  :: \<open>((regstate),(register_value),((64)Word.word))register_ref \<close>  where 
     \<open> minstret_ref = ( (|
  name = (''minstret''),
  read_from = ((\<lambda> s . (minstret   s))),
  write_to = ((\<lambda> v s .  (( s (| minstret := v |))))),
  of_regval = ((\<lambda> v .  bitvector_64_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_64_dec v)) |) )\<close>


definition mtime_ref  :: \<open>((regstate),(register_value),((64)Word.word))register_ref \<close>  where 
     \<open> mtime_ref = ( (|
  name = (''mtime''),
  read_from = ((\<lambda> s . (mtime   s))),
  write_to = ((\<lambda> v s .  (( s (| mtime := v |))))),
  of_regval = ((\<lambda> v .  bitvector_64_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_64_dec v)) |) )\<close>


definition mcycle_ref  :: \<open>((regstate),(register_value),((64)Word.word))register_ref \<close>  where 
     \<open> mcycle_ref = ( (|
  name = (''mcycle''),
  read_from = ((\<lambda> s . (mcycle   s))),
  write_to = ((\<lambda> v s .  (( s (| mcycle := v |))))),
  of_regval = ((\<lambda> v .  bitvector_64_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_64_dec v)) |) )\<close>


definition mcountinhibit_ref  :: \<open>((regstate),(register_value),(Counterin))register_ref \<close>  where 
     \<open> mcountinhibit_ref = ( (|
  name = (''mcountinhibit''),
  read_from = ((\<lambda> s . (mcountinhibit   s))),
  write_to = ((\<lambda> v s .  (( s (| mcountinhibit := v |))))),
  of_regval = ((\<lambda> v .  Counterin_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Counterin v)) |) )\<close>


definition scounteren_ref  :: \<open>((regstate),(register_value),(Counteren))register_ref \<close>  where 
     \<open> scounteren_ref = ( (|
  name = (''scounteren''),
  read_from = ((\<lambda> s . (scounteren   s))),
  write_to = ((\<lambda> v s .  (( s (| scounteren := v |))))),
  of_regval = ((\<lambda> v .  Counteren_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Counteren v)) |) )\<close>


definition mcounteren_ref  :: \<open>((regstate),(register_value),(Counteren))register_ref \<close>  where 
     \<open> mcounteren_ref = ( (|
  name = (''mcounteren''),
  read_from = ((\<lambda> s . (mcounteren   s))),
  write_to = ((\<lambda> v s .  (( s (| mcounteren := v |))))),
  of_regval = ((\<lambda> v .  Counteren_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Counteren v)) |) )\<close>


definition mscratch_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> mscratch_ref = ( (|
  name = (''mscratch''),
  read_from = ((\<lambda> s . (mscratch   s))),
  write_to = ((\<lambda> v s .  (( s (| mscratch := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition mtval_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> mtval_ref = ( (|
  name = (''mtval''),
  read_from = ((\<lambda> s . (mtval   s))),
  write_to = ((\<lambda> v s .  (( s (| mtval := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition mepc_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> mepc_ref = ( (|
  name = (''mepc''),
  read_from = ((\<lambda> s . (mepc   s))),
  write_to = ((\<lambda> v s .  (( s (| mepc := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition mcause_ref  :: \<open>((regstate),(register_value),(Mcause))register_ref \<close>  where 
     \<open> mcause_ref = ( (|
  name = (''mcause''),
  read_from = ((\<lambda> s . (mcause   s))),
  write_to = ((\<lambda> v s .  (( s (| mcause := v |))))),
  of_regval = ((\<lambda> v .  Mcause_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Mcause v)) |) )\<close>


definition mtvec_ref  :: \<open>((regstate),(register_value),(Mtvec))register_ref \<close>  where 
     \<open> mtvec_ref = ( (|
  name = (''mtvec''),
  read_from = ((\<lambda> s . (mtvec   s))),
  write_to = ((\<lambda> v s .  (( s (| mtvec := v |))))),
  of_regval = ((\<lambda> v .  Mtvec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Mtvec v)) |) )\<close>


definition medeleg_ref  :: \<open>((regstate),(register_value),(Medeleg))register_ref \<close>  where 
     \<open> medeleg_ref = ( (|
  name = (''medeleg''),
  read_from = ((\<lambda> s . (medeleg   s))),
  write_to = ((\<lambda> v s .  (( s (| medeleg := v |))))),
  of_regval = ((\<lambda> v .  Medeleg_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Medeleg v)) |) )\<close>


definition mideleg_ref  :: \<open>((regstate),(register_value),(Minterrupts))register_ref \<close>  where 
     \<open> mideleg_ref = ( (|
  name = (''mideleg''),
  read_from = ((\<lambda> s . (mideleg   s))),
  write_to = ((\<lambda> v s .  (( s (| mideleg := v |))))),
  of_regval = ((\<lambda> v .  Minterrupts_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Minterrupts v)) |) )\<close>


definition mie_ref  :: \<open>((regstate),(register_value),(Minterrupts))register_ref \<close>  where 
     \<open> mie_ref = ( (|
  name = (''mie''),
  read_from = ((\<lambda> s . (mie   s))),
  write_to = ((\<lambda> v s .  (( s (| mie := v |))))),
  of_regval = ((\<lambda> v .  Minterrupts_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Minterrupts v)) |) )\<close>


definition mip_ref  :: \<open>((regstate),(register_value),(Minterrupts))register_ref \<close>  where 
     \<open> mip_ref = ( (|
  name = (''mip''),
  read_from = ((\<lambda> s . (mip   s))),
  write_to = ((\<lambda> v s .  (( s (| mip := v |))))),
  of_regval = ((\<lambda> v .  Minterrupts_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Minterrupts v)) |) )\<close>


definition mstatus_ref  :: \<open>((regstate),(register_value),(Mstatus))register_ref \<close>  where 
     \<open> mstatus_ref = ( (|
  name = (''mstatus''),
  read_from = ((\<lambda> s . (mstatus   s))),
  write_to = ((\<lambda> v s .  (( s (| mstatus := v |))))),
  of_regval = ((\<lambda> v .  Mstatus_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Mstatus v)) |) )\<close>


definition mstatush_ref  :: \<open>((regstate),(register_value),(Mstatush))register_ref \<close>  where 
     \<open> mstatush_ref = ( (|
  name = (''mstatush''),
  read_from = ((\<lambda> s . (mstatush   s))),
  write_to = ((\<lambda> v s .  (( s (| mstatush := v |))))),
  of_regval = ((\<lambda> v .  Mstatush_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Mstatush v)) |) )\<close>


definition misa_ref  :: \<open>((regstate),(register_value),(Misa))register_ref \<close>  where 
     \<open> misa_ref = ( (|
  name = (''misa''),
  read_from = ((\<lambda> s . (misa   s))),
  write_to = ((\<lambda> v s .  (( s (| misa := v |))))),
  of_regval = ((\<lambda> v .  Misa_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Misa v)) |) )\<close>


definition cur_inst_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> cur_inst_ref = ( (|
  name = (''cur_inst''),
  read_from = ((\<lambda> s . (cur_inst   s))),
  write_to = ((\<lambda> v s .  (( s (| cur_inst := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition cur_privilege_ref  :: \<open>((regstate),(register_value),(Privilege))register_ref \<close>  where 
     \<open> cur_privilege_ref = ( (|
  name = (''cur_privilege''),
  read_from = ((\<lambda> s . (cur_privilege   s))),
  write_to = ((\<lambda> v s .  (( s (| cur_privilege := v |))))),
  of_regval = ((\<lambda> v .  Privilege_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_Privilege v)) |) )\<close>


definition x31_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x31_ref = ( (|
  name = (''x31''),
  read_from = ((\<lambda> s . (x31   s))),
  write_to = ((\<lambda> v s .  (( s (| x31 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x30_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x30_ref = ( (|
  name = (''x30''),
  read_from = ((\<lambda> s . (x30   s))),
  write_to = ((\<lambda> v s .  (( s (| x30 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x29_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x29_ref = ( (|
  name = (''x29''),
  read_from = ((\<lambda> s . (x29   s))),
  write_to = ((\<lambda> v s .  (( s (| x29 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x28_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x28_ref = ( (|
  name = (''x28''),
  read_from = ((\<lambda> s . (x28   s))),
  write_to = ((\<lambda> v s .  (( s (| x28 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x27_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x27_ref = ( (|
  name = (''x27''),
  read_from = ((\<lambda> s . (x27   s))),
  write_to = ((\<lambda> v s .  (( s (| x27 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x26_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x26_ref = ( (|
  name = (''x26''),
  read_from = ((\<lambda> s . (x26   s))),
  write_to = ((\<lambda> v s .  (( s (| x26 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x25_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x25_ref = ( (|
  name = (''x25''),
  read_from = ((\<lambda> s . (x25   s))),
  write_to = ((\<lambda> v s .  (( s (| x25 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x24_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x24_ref = ( (|
  name = (''x24''),
  read_from = ((\<lambda> s . (x24   s))),
  write_to = ((\<lambda> v s .  (( s (| x24 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x23_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x23_ref = ( (|
  name = (''x23''),
  read_from = ((\<lambda> s . (x23   s))),
  write_to = ((\<lambda> v s .  (( s (| x23 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x22_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x22_ref = ( (|
  name = (''x22''),
  read_from = ((\<lambda> s . (x22   s))),
  write_to = ((\<lambda> v s .  (( s (| x22 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x21_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x21_ref = ( (|
  name = (''x21''),
  read_from = ((\<lambda> s . (x21   s))),
  write_to = ((\<lambda> v s .  (( s (| x21 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x20_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x20_ref = ( (|
  name = (''x20''),
  read_from = ((\<lambda> s . (x20   s))),
  write_to = ((\<lambda> v s .  (( s (| x20 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x19_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x19_ref = ( (|
  name = (''x19''),
  read_from = ((\<lambda> s . (x19   s))),
  write_to = ((\<lambda> v s .  (( s (| x19 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x18_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x18_ref = ( (|
  name = (''x18''),
  read_from = ((\<lambda> s . (x18   s))),
  write_to = ((\<lambda> v s .  (( s (| x18 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x17_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x17_ref = ( (|
  name = (''x17''),
  read_from = ((\<lambda> s . (x17   s))),
  write_to = ((\<lambda> v s .  (( s (| x17 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x16_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x16_ref = ( (|
  name = (''x16''),
  read_from = ((\<lambda> s . (x16   s))),
  write_to = ((\<lambda> v s .  (( s (| x16 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x15_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x15_ref = ( (|
  name = (''x15''),
  read_from = ((\<lambda> s . (x15   s))),
  write_to = ((\<lambda> v s .  (( s (| x15 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x14_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x14_ref = ( (|
  name = (''x14''),
  read_from = ((\<lambda> s . (x14   s))),
  write_to = ((\<lambda> v s .  (( s (| x14 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x13_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x13_ref = ( (|
  name = (''x13''),
  read_from = ((\<lambda> s . (x13   s))),
  write_to = ((\<lambda> v s .  (( s (| x13 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x12_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x12_ref = ( (|
  name = (''x12''),
  read_from = ((\<lambda> s . (x12   s))),
  write_to = ((\<lambda> v s .  (( s (| x12 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x11_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x11_ref = ( (|
  name = (''x11''),
  read_from = ((\<lambda> s . (x11   s))),
  write_to = ((\<lambda> v s .  (( s (| x11 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x10_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x10_ref = ( (|
  name = (''x10''),
  read_from = ((\<lambda> s . (x10   s))),
  write_to = ((\<lambda> v s .  (( s (| x10 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x9_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x9_ref = ( (|
  name = (''x9''),
  read_from = ((\<lambda> s . (x9   s))),
  write_to = ((\<lambda> v s .  (( s (| x9 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x8_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x8_ref = ( (|
  name = (''x8''),
  read_from = ((\<lambda> s . (x8   s))),
  write_to = ((\<lambda> v s .  (( s (| x8 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x7_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x7_ref = ( (|
  name = (''x7''),
  read_from = ((\<lambda> s . (x7   s))),
  write_to = ((\<lambda> v s .  (( s (| x7 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x6_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x6_ref = ( (|
  name = (''x6''),
  read_from = ((\<lambda> s . (x6   s))),
  write_to = ((\<lambda> v s .  (( s (| x6 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x5_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x5_ref = ( (|
  name = (''x5''),
  read_from = ((\<lambda> s . (x5   s))),
  write_to = ((\<lambda> v s .  (( s (| x5 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x4_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x4_ref = ( (|
  name = (''x4''),
  read_from = ((\<lambda> s . (x4   s))),
  write_to = ((\<lambda> v s .  (( s (| x4 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x3_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x3_ref = ( (|
  name = (''x3''),
  read_from = ((\<lambda> s . (x3   s))),
  write_to = ((\<lambda> v s .  (( s (| x3 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x2_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x2_ref = ( (|
  name = (''x2''),
  read_from = ((\<lambda> s . (x2   s))),
  write_to = ((\<lambda> v s .  (( s (| x2 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition x1_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> x1_ref = ( (|
  name = (''x1''),
  read_from = ((\<lambda> s . (x1   s))),
  write_to = ((\<lambda> v s .  (( s (| x1 := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition instbits_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> instbits_ref = ( (|
  name = (''instbits''),
  read_from = ((\<lambda> s . (instbits   s))),
  write_to = ((\<lambda> v s .  (( s (| instbits := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition nextPC_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> nextPC_ref = ( (|
  name = (''nextPC''),
  read_from = ((\<lambda> s . (nextPC   s))),
  write_to = ((\<lambda> v s .  (( s (| nextPC := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


definition PC_ref  :: \<open>((regstate),(register_value),((32)Word.word))register_ref \<close>  where 
     \<open> PC_ref = ( (|
  name = (''PC''),
  read_from = ((\<lambda> s . (PC   s))),
  write_to = ((\<lambda> v s .  (( s (| PC := v |))))),
  of_regval = ((\<lambda> v .  bitvector_32_dec_of_regval v)),
  regval_of = ((\<lambda> v .  regval_of_bitvector_32_dec v)) |) )\<close>


\<comment> \<open>\<open>val get_regval : string -> regstate -> maybe register_value\<close>\<close>
definition get_regval  :: \<open> string \<Rightarrow> regstate \<Rightarrow>(register_value)option \<close>  where 
     \<open> get_regval reg_name s = (
  if reg_name = (''satp'') then Some ((regval_of   satp_ref) ((read_from   satp_ref) s)) else
  if reg_name = (''tlb32'') then Some ((regval_of   tlb32_ref) ((read_from   tlb32_ref) s)) else
  if reg_name = (''htif_payload_writes'') then Some ((regval_of   htif_payload_writes_ref) ((read_from   htif_payload_writes_ref) s)) else
  if reg_name = (''htif_cmd_write'') then Some ((regval_of   htif_cmd_write_ref) ((read_from   htif_cmd_write_ref) s)) else
  if reg_name = (''htif_exit_code'') then Some ((regval_of   htif_exit_code_ref) ((read_from   htif_exit_code_ref) s)) else
  if reg_name = (''htif_done'') then Some ((regval_of   htif_done_ref) ((read_from   htif_done_ref) s)) else
  if reg_name = (''htif_tohost'') then Some ((regval_of   htif_tohost_ref) ((read_from   htif_tohost_ref) s)) else
  if reg_name = (''mtimecmp'') then Some ((regval_of   mtimecmp_ref) ((read_from   mtimecmp_ref) s)) else
  if reg_name = (''fcsr'') then Some ((regval_of   fcsr_ref) ((read_from   fcsr_ref) s)) else
  if reg_name = (''f31'') then Some ((regval_of   f31_ref) ((read_from   f31_ref) s)) else
  if reg_name = (''f30'') then Some ((regval_of   f30_ref) ((read_from   f30_ref) s)) else
  if reg_name = (''f29'') then Some ((regval_of   f29_ref) ((read_from   f29_ref) s)) else
  if reg_name = (''f28'') then Some ((regval_of   f28_ref) ((read_from   f28_ref) s)) else
  if reg_name = (''f27'') then Some ((regval_of   f27_ref) ((read_from   f27_ref) s)) else
  if reg_name = (''f26'') then Some ((regval_of   f26_ref) ((read_from   f26_ref) s)) else
  if reg_name = (''f25'') then Some ((regval_of   f25_ref) ((read_from   f25_ref) s)) else
  if reg_name = (''f24'') then Some ((regval_of   f24_ref) ((read_from   f24_ref) s)) else
  if reg_name = (''f23'') then Some ((regval_of   f23_ref) ((read_from   f23_ref) s)) else
  if reg_name = (''f22'') then Some ((regval_of   f22_ref) ((read_from   f22_ref) s)) else
  if reg_name = (''f21'') then Some ((regval_of   f21_ref) ((read_from   f21_ref) s)) else
  if reg_name = (''f20'') then Some ((regval_of   f20_ref) ((read_from   f20_ref) s)) else
  if reg_name = (''f19'') then Some ((regval_of   f19_ref) ((read_from   f19_ref) s)) else
  if reg_name = (''f18'') then Some ((regval_of   f18_ref) ((read_from   f18_ref) s)) else
  if reg_name = (''f17'') then Some ((regval_of   f17_ref) ((read_from   f17_ref) s)) else
  if reg_name = (''f16'') then Some ((regval_of   f16_ref) ((read_from   f16_ref) s)) else
  if reg_name = (''f15'') then Some ((regval_of   f15_ref) ((read_from   f15_ref) s)) else
  if reg_name = (''f14'') then Some ((regval_of   f14_ref) ((read_from   f14_ref) s)) else
  if reg_name = (''f13'') then Some ((regval_of   f13_ref) ((read_from   f13_ref) s)) else
  if reg_name = (''f12'') then Some ((regval_of   f12_ref) ((read_from   f12_ref) s)) else
  if reg_name = (''f11'') then Some ((regval_of   f11_ref) ((read_from   f11_ref) s)) else
  if reg_name = (''f10'') then Some ((regval_of   f10_ref) ((read_from   f10_ref) s)) else
  if reg_name = (''f9'') then Some ((regval_of   f9_ref) ((read_from   f9_ref) s)) else
  if reg_name = (''f8'') then Some ((regval_of   f8_ref) ((read_from   f8_ref) s)) else
  if reg_name = (''f7'') then Some ((regval_of   f7_ref) ((read_from   f7_ref) s)) else
  if reg_name = (''f6'') then Some ((regval_of   f6_ref) ((read_from   f6_ref) s)) else
  if reg_name = (''f5'') then Some ((regval_of   f5_ref) ((read_from   f5_ref) s)) else
  if reg_name = (''f4'') then Some ((regval_of   f4_ref) ((read_from   f4_ref) s)) else
  if reg_name = (''f3'') then Some ((regval_of   f3_ref) ((read_from   f3_ref) s)) else
  if reg_name = (''f2'') then Some ((regval_of   f2_ref) ((read_from   f2_ref) s)) else
  if reg_name = (''f1'') then Some ((regval_of   f1_ref) ((read_from   f1_ref) s)) else
  if reg_name = (''f0'') then Some ((regval_of   f0_ref) ((read_from   f0_ref) s)) else
  if reg_name = (''float_fflags'') then Some ((regval_of   float_fflags_ref) ((read_from   float_fflags_ref) s)) else
  if reg_name = (''float_result'') then Some ((regval_of   float_result_ref) ((read_from   float_result_ref) s)) else
  if reg_name = (''utval'') then Some ((regval_of   utval_ref) ((read_from   utval_ref) s)) else
  if reg_name = (''ucause'') then Some ((regval_of   ucause_ref) ((read_from   ucause_ref) s)) else
  if reg_name = (''uepc'') then Some ((regval_of   uepc_ref) ((read_from   uepc_ref) s)) else
  if reg_name = (''uscratch'') then Some ((regval_of   uscratch_ref) ((read_from   uscratch_ref) s)) else
  if reg_name = (''utvec'') then Some ((regval_of   utvec_ref) ((read_from   utvec_ref) s)) else
  if reg_name = (''pmpaddr15'') then Some ((regval_of   pmpaddr15_ref) ((read_from   pmpaddr15_ref) s)) else
  if reg_name = (''pmpaddr14'') then Some ((regval_of   pmpaddr14_ref) ((read_from   pmpaddr14_ref) s)) else
  if reg_name = (''pmpaddr13'') then Some ((regval_of   pmpaddr13_ref) ((read_from   pmpaddr13_ref) s)) else
  if reg_name = (''pmpaddr12'') then Some ((regval_of   pmpaddr12_ref) ((read_from   pmpaddr12_ref) s)) else
  if reg_name = (''pmpaddr11'') then Some ((regval_of   pmpaddr11_ref) ((read_from   pmpaddr11_ref) s)) else
  if reg_name = (''pmpaddr10'') then Some ((regval_of   pmpaddr10_ref) ((read_from   pmpaddr10_ref) s)) else
  if reg_name = (''pmpaddr9'') then Some ((regval_of   pmpaddr9_ref) ((read_from   pmpaddr9_ref) s)) else
  if reg_name = (''pmpaddr8'') then Some ((regval_of   pmpaddr8_ref) ((read_from   pmpaddr8_ref) s)) else
  if reg_name = (''pmpaddr7'') then Some ((regval_of   pmpaddr7_ref) ((read_from   pmpaddr7_ref) s)) else
  if reg_name = (''pmpaddr6'') then Some ((regval_of   pmpaddr6_ref) ((read_from   pmpaddr6_ref) s)) else
  if reg_name = (''pmpaddr5'') then Some ((regval_of   pmpaddr5_ref) ((read_from   pmpaddr5_ref) s)) else
  if reg_name = (''pmpaddr4'') then Some ((regval_of   pmpaddr4_ref) ((read_from   pmpaddr4_ref) s)) else
  if reg_name = (''pmpaddr3'') then Some ((regval_of   pmpaddr3_ref) ((read_from   pmpaddr3_ref) s)) else
  if reg_name = (''pmpaddr2'') then Some ((regval_of   pmpaddr2_ref) ((read_from   pmpaddr2_ref) s)) else
  if reg_name = (''pmpaddr1'') then Some ((regval_of   pmpaddr1_ref) ((read_from   pmpaddr1_ref) s)) else
  if reg_name = (''pmpaddr0'') then Some ((regval_of   pmpaddr0_ref) ((read_from   pmpaddr0_ref) s)) else
  if reg_name = (''pmp15cfg'') then Some ((regval_of   pmp15cfg_ref) ((read_from   pmp15cfg_ref) s)) else
  if reg_name = (''pmp14cfg'') then Some ((regval_of   pmp14cfg_ref) ((read_from   pmp14cfg_ref) s)) else
  if reg_name = (''pmp13cfg'') then Some ((regval_of   pmp13cfg_ref) ((read_from   pmp13cfg_ref) s)) else
  if reg_name = (''pmp12cfg'') then Some ((regval_of   pmp12cfg_ref) ((read_from   pmp12cfg_ref) s)) else
  if reg_name = (''pmp11cfg'') then Some ((regval_of   pmp11cfg_ref) ((read_from   pmp11cfg_ref) s)) else
  if reg_name = (''pmp10cfg'') then Some ((regval_of   pmp10cfg_ref) ((read_from   pmp10cfg_ref) s)) else
  if reg_name = (''pmp9cfg'') then Some ((regval_of   pmp9cfg_ref) ((read_from   pmp9cfg_ref) s)) else
  if reg_name = (''pmp8cfg'') then Some ((regval_of   pmp8cfg_ref) ((read_from   pmp8cfg_ref) s)) else
  if reg_name = (''pmp7cfg'') then Some ((regval_of   pmp7cfg_ref) ((read_from   pmp7cfg_ref) s)) else
  if reg_name = (''pmp6cfg'') then Some ((regval_of   pmp6cfg_ref) ((read_from   pmp6cfg_ref) s)) else
  if reg_name = (''pmp5cfg'') then Some ((regval_of   pmp5cfg_ref) ((read_from   pmp5cfg_ref) s)) else
  if reg_name = (''pmp4cfg'') then Some ((regval_of   pmp4cfg_ref) ((read_from   pmp4cfg_ref) s)) else
  if reg_name = (''pmp3cfg'') then Some ((regval_of   pmp3cfg_ref) ((read_from   pmp3cfg_ref) s)) else
  if reg_name = (''pmp2cfg'') then Some ((regval_of   pmp2cfg_ref) ((read_from   pmp2cfg_ref) s)) else
  if reg_name = (''pmp1cfg'') then Some ((regval_of   pmp1cfg_ref) ((read_from   pmp1cfg_ref) s)) else
  if reg_name = (''pmp0cfg'') then Some ((regval_of   pmp0cfg_ref) ((read_from   pmp0cfg_ref) s)) else
  if reg_name = (''tselect'') then Some ((regval_of   tselect_ref) ((read_from   tselect_ref) s)) else
  if reg_name = (''stval'') then Some ((regval_of   stval_ref) ((read_from   stval_ref) s)) else
  if reg_name = (''scause'') then Some ((regval_of   scause_ref) ((read_from   scause_ref) s)) else
  if reg_name = (''sepc'') then Some ((regval_of   sepc_ref) ((read_from   sepc_ref) s)) else
  if reg_name = (''sscratch'') then Some ((regval_of   sscratch_ref) ((read_from   sscratch_ref) s)) else
  if reg_name = (''stvec'') then Some ((regval_of   stvec_ref) ((read_from   stvec_ref) s)) else
  if reg_name = (''sideleg'') then Some ((regval_of   sideleg_ref) ((read_from   sideleg_ref) s)) else
  if reg_name = (''sedeleg'') then Some ((regval_of   sedeleg_ref) ((read_from   sedeleg_ref) s)) else
  if reg_name = (''mhartid'') then Some ((regval_of   mhartid_ref) ((read_from   mhartid_ref) s)) else
  if reg_name = (''marchid'') then Some ((regval_of   marchid_ref) ((read_from   marchid_ref) s)) else
  if reg_name = (''mimpid'') then Some ((regval_of   mimpid_ref) ((read_from   mimpid_ref) s)) else
  if reg_name = (''mvendorid'') then Some ((regval_of   mvendorid_ref) ((read_from   mvendorid_ref) s)) else
  if reg_name = (''minstret_written'') then Some ((regval_of   minstret_written_ref) ((read_from   minstret_written_ref) s)) else
  if reg_name = (''minstret'') then Some ((regval_of   minstret_ref) ((read_from   minstret_ref) s)) else
  if reg_name = (''mtime'') then Some ((regval_of   mtime_ref) ((read_from   mtime_ref) s)) else
  if reg_name = (''mcycle'') then Some ((regval_of   mcycle_ref) ((read_from   mcycle_ref) s)) else
  if reg_name = (''mcountinhibit'') then Some ((regval_of   mcountinhibit_ref) ((read_from   mcountinhibit_ref) s)) else
  if reg_name = (''scounteren'') then Some ((regval_of   scounteren_ref) ((read_from   scounteren_ref) s)) else
  if reg_name = (''mcounteren'') then Some ((regval_of   mcounteren_ref) ((read_from   mcounteren_ref) s)) else
  if reg_name = (''mscratch'') then Some ((regval_of   mscratch_ref) ((read_from   mscratch_ref) s)) else
  if reg_name = (''mtval'') then Some ((regval_of   mtval_ref) ((read_from   mtval_ref) s)) else
  if reg_name = (''mepc'') then Some ((regval_of   mepc_ref) ((read_from   mepc_ref) s)) else
  if reg_name = (''mcause'') then Some ((regval_of   mcause_ref) ((read_from   mcause_ref) s)) else
  if reg_name = (''mtvec'') then Some ((regval_of   mtvec_ref) ((read_from   mtvec_ref) s)) else
  if reg_name = (''medeleg'') then Some ((regval_of   medeleg_ref) ((read_from   medeleg_ref) s)) else
  if reg_name = (''mideleg'') then Some ((regval_of   mideleg_ref) ((read_from   mideleg_ref) s)) else
  if reg_name = (''mie'') then Some ((regval_of   mie_ref) ((read_from   mie_ref) s)) else
  if reg_name = (''mip'') then Some ((regval_of   mip_ref) ((read_from   mip_ref) s)) else
  if reg_name = (''mstatus'') then Some ((regval_of   mstatus_ref) ((read_from   mstatus_ref) s)) else
  if reg_name = (''mstatush'') then Some ((regval_of   mstatush_ref) ((read_from   mstatush_ref) s)) else
  if reg_name = (''misa'') then Some ((regval_of   misa_ref) ((read_from   misa_ref) s)) else
  if reg_name = (''cur_inst'') then Some ((regval_of   cur_inst_ref) ((read_from   cur_inst_ref) s)) else
  if reg_name = (''cur_privilege'') then Some ((regval_of   cur_privilege_ref) ((read_from   cur_privilege_ref) s)) else
  if reg_name = (''x31'') then Some ((regval_of   x31_ref) ((read_from   x31_ref) s)) else
  if reg_name = (''x30'') then Some ((regval_of   x30_ref) ((read_from   x30_ref) s)) else
  if reg_name = (''x29'') then Some ((regval_of   x29_ref) ((read_from   x29_ref) s)) else
  if reg_name = (''x28'') then Some ((regval_of   x28_ref) ((read_from   x28_ref) s)) else
  if reg_name = (''x27'') then Some ((regval_of   x27_ref) ((read_from   x27_ref) s)) else
  if reg_name = (''x26'') then Some ((regval_of   x26_ref) ((read_from   x26_ref) s)) else
  if reg_name = (''x25'') then Some ((regval_of   x25_ref) ((read_from   x25_ref) s)) else
  if reg_name = (''x24'') then Some ((regval_of   x24_ref) ((read_from   x24_ref) s)) else
  if reg_name = (''x23'') then Some ((regval_of   x23_ref) ((read_from   x23_ref) s)) else
  if reg_name = (''x22'') then Some ((regval_of   x22_ref) ((read_from   x22_ref) s)) else
  if reg_name = (''x21'') then Some ((regval_of   x21_ref) ((read_from   x21_ref) s)) else
  if reg_name = (''x20'') then Some ((regval_of   x20_ref) ((read_from   x20_ref) s)) else
  if reg_name = (''x19'') then Some ((regval_of   x19_ref) ((read_from   x19_ref) s)) else
  if reg_name = (''x18'') then Some ((regval_of   x18_ref) ((read_from   x18_ref) s)) else
  if reg_name = (''x17'') then Some ((regval_of   x17_ref) ((read_from   x17_ref) s)) else
  if reg_name = (''x16'') then Some ((regval_of   x16_ref) ((read_from   x16_ref) s)) else
  if reg_name = (''x15'') then Some ((regval_of   x15_ref) ((read_from   x15_ref) s)) else
  if reg_name = (''x14'') then Some ((regval_of   x14_ref) ((read_from   x14_ref) s)) else
  if reg_name = (''x13'') then Some ((regval_of   x13_ref) ((read_from   x13_ref) s)) else
  if reg_name = (''x12'') then Some ((regval_of   x12_ref) ((read_from   x12_ref) s)) else
  if reg_name = (''x11'') then Some ((regval_of   x11_ref) ((read_from   x11_ref) s)) else
  if reg_name = (''x10'') then Some ((regval_of   x10_ref) ((read_from   x10_ref) s)) else
  if reg_name = (''x9'') then Some ((regval_of   x9_ref) ((read_from   x9_ref) s)) else
  if reg_name = (''x8'') then Some ((regval_of   x8_ref) ((read_from   x8_ref) s)) else
  if reg_name = (''x7'') then Some ((regval_of   x7_ref) ((read_from   x7_ref) s)) else
  if reg_name = (''x6'') then Some ((regval_of   x6_ref) ((read_from   x6_ref) s)) else
  if reg_name = (''x5'') then Some ((regval_of   x5_ref) ((read_from   x5_ref) s)) else
  if reg_name = (''x4'') then Some ((regval_of   x4_ref) ((read_from   x4_ref) s)) else
  if reg_name = (''x3'') then Some ((regval_of   x3_ref) ((read_from   x3_ref) s)) else
  if reg_name = (''x2'') then Some ((regval_of   x2_ref) ((read_from   x2_ref) s)) else
  if reg_name = (''x1'') then Some ((regval_of   x1_ref) ((read_from   x1_ref) s)) else
  if reg_name = (''instbits'') then Some ((regval_of   instbits_ref) ((read_from   instbits_ref) s)) else
  if reg_name = (''nextPC'') then Some ((regval_of   nextPC_ref) ((read_from   nextPC_ref) s)) else
  if reg_name = (''PC'') then Some ((regval_of   PC_ref) ((read_from   PC_ref) s)) else
  None )\<close> 
  for  reg_name  :: " string " 
  and  s  :: " regstate "


\<comment> \<open>\<open>val set_regval : string -> register_value -> regstate -> maybe regstate\<close>\<close>
definition set_regval  :: \<open> string \<Rightarrow> register_value \<Rightarrow> regstate \<Rightarrow>(regstate)option \<close>  where 
     \<open> set_regval reg_name v s = (
  if reg_name = (''satp'') then map_option ((\<lambda> v . (write_to   satp_ref) v s)) ((of_regval   satp_ref) v) else
  if reg_name = (''tlb32'') then map_option ((\<lambda> v . (write_to   tlb32_ref) v s)) ((of_regval   tlb32_ref) v) else
  if reg_name = (''htif_payload_writes'') then map_option ((\<lambda> v . (write_to   htif_payload_writes_ref) v s)) ((of_regval   htif_payload_writes_ref) v) else
  if reg_name = (''htif_cmd_write'') then map_option ((\<lambda> v . (write_to   htif_cmd_write_ref) v s)) ((of_regval   htif_cmd_write_ref) v) else
  if reg_name = (''htif_exit_code'') then map_option ((\<lambda> v . (write_to   htif_exit_code_ref) v s)) ((of_regval   htif_exit_code_ref) v) else
  if reg_name = (''htif_done'') then map_option ((\<lambda> v . (write_to   htif_done_ref) v s)) ((of_regval   htif_done_ref) v) else
  if reg_name = (''htif_tohost'') then map_option ((\<lambda> v . (write_to   htif_tohost_ref) v s)) ((of_regval   htif_tohost_ref) v) else
  if reg_name = (''mtimecmp'') then map_option ((\<lambda> v . (write_to   mtimecmp_ref) v s)) ((of_regval   mtimecmp_ref) v) else
  if reg_name = (''fcsr'') then map_option ((\<lambda> v . (write_to   fcsr_ref) v s)) ((of_regval   fcsr_ref) v) else
  if reg_name = (''f31'') then map_option ((\<lambda> v . (write_to   f31_ref) v s)) ((of_regval   f31_ref) v) else
  if reg_name = (''f30'') then map_option ((\<lambda> v . (write_to   f30_ref) v s)) ((of_regval   f30_ref) v) else
  if reg_name = (''f29'') then map_option ((\<lambda> v . (write_to   f29_ref) v s)) ((of_regval   f29_ref) v) else
  if reg_name = (''f28'') then map_option ((\<lambda> v . (write_to   f28_ref) v s)) ((of_regval   f28_ref) v) else
  if reg_name = (''f27'') then map_option ((\<lambda> v . (write_to   f27_ref) v s)) ((of_regval   f27_ref) v) else
  if reg_name = (''f26'') then map_option ((\<lambda> v . (write_to   f26_ref) v s)) ((of_regval   f26_ref) v) else
  if reg_name = (''f25'') then map_option ((\<lambda> v . (write_to   f25_ref) v s)) ((of_regval   f25_ref) v) else
  if reg_name = (''f24'') then map_option ((\<lambda> v . (write_to   f24_ref) v s)) ((of_regval   f24_ref) v) else
  if reg_name = (''f23'') then map_option ((\<lambda> v . (write_to   f23_ref) v s)) ((of_regval   f23_ref) v) else
  if reg_name = (''f22'') then map_option ((\<lambda> v . (write_to   f22_ref) v s)) ((of_regval   f22_ref) v) else
  if reg_name = (''f21'') then map_option ((\<lambda> v . (write_to   f21_ref) v s)) ((of_regval   f21_ref) v) else
  if reg_name = (''f20'') then map_option ((\<lambda> v . (write_to   f20_ref) v s)) ((of_regval   f20_ref) v) else
  if reg_name = (''f19'') then map_option ((\<lambda> v . (write_to   f19_ref) v s)) ((of_regval   f19_ref) v) else
  if reg_name = (''f18'') then map_option ((\<lambda> v . (write_to   f18_ref) v s)) ((of_regval   f18_ref) v) else
  if reg_name = (''f17'') then map_option ((\<lambda> v . (write_to   f17_ref) v s)) ((of_regval   f17_ref) v) else
  if reg_name = (''f16'') then map_option ((\<lambda> v . (write_to   f16_ref) v s)) ((of_regval   f16_ref) v) else
  if reg_name = (''f15'') then map_option ((\<lambda> v . (write_to   f15_ref) v s)) ((of_regval   f15_ref) v) else
  if reg_name = (''f14'') then map_option ((\<lambda> v . (write_to   f14_ref) v s)) ((of_regval   f14_ref) v) else
  if reg_name = (''f13'') then map_option ((\<lambda> v . (write_to   f13_ref) v s)) ((of_regval   f13_ref) v) else
  if reg_name = (''f12'') then map_option ((\<lambda> v . (write_to   f12_ref) v s)) ((of_regval   f12_ref) v) else
  if reg_name = (''f11'') then map_option ((\<lambda> v . (write_to   f11_ref) v s)) ((of_regval   f11_ref) v) else
  if reg_name = (''f10'') then map_option ((\<lambda> v . (write_to   f10_ref) v s)) ((of_regval   f10_ref) v) else
  if reg_name = (''f9'') then map_option ((\<lambda> v . (write_to   f9_ref) v s)) ((of_regval   f9_ref) v) else
  if reg_name = (''f8'') then map_option ((\<lambda> v . (write_to   f8_ref) v s)) ((of_regval   f8_ref) v) else
  if reg_name = (''f7'') then map_option ((\<lambda> v . (write_to   f7_ref) v s)) ((of_regval   f7_ref) v) else
  if reg_name = (''f6'') then map_option ((\<lambda> v . (write_to   f6_ref) v s)) ((of_regval   f6_ref) v) else
  if reg_name = (''f5'') then map_option ((\<lambda> v . (write_to   f5_ref) v s)) ((of_regval   f5_ref) v) else
  if reg_name = (''f4'') then map_option ((\<lambda> v . (write_to   f4_ref) v s)) ((of_regval   f4_ref) v) else
  if reg_name = (''f3'') then map_option ((\<lambda> v . (write_to   f3_ref) v s)) ((of_regval   f3_ref) v) else
  if reg_name = (''f2'') then map_option ((\<lambda> v . (write_to   f2_ref) v s)) ((of_regval   f2_ref) v) else
  if reg_name = (''f1'') then map_option ((\<lambda> v . (write_to   f1_ref) v s)) ((of_regval   f1_ref) v) else
  if reg_name = (''f0'') then map_option ((\<lambda> v . (write_to   f0_ref) v s)) ((of_regval   f0_ref) v) else
  if reg_name = (''float_fflags'') then map_option ((\<lambda> v . (write_to   float_fflags_ref) v s)) ((of_regval   float_fflags_ref) v) else
  if reg_name = (''float_result'') then map_option ((\<lambda> v . (write_to   float_result_ref) v s)) ((of_regval   float_result_ref) v) else
  if reg_name = (''utval'') then map_option ((\<lambda> v . (write_to   utval_ref) v s)) ((of_regval   utval_ref) v) else
  if reg_name = (''ucause'') then map_option ((\<lambda> v . (write_to   ucause_ref) v s)) ((of_regval   ucause_ref) v) else
  if reg_name = (''uepc'') then map_option ((\<lambda> v . (write_to   uepc_ref) v s)) ((of_regval   uepc_ref) v) else
  if reg_name = (''uscratch'') then map_option ((\<lambda> v . (write_to   uscratch_ref) v s)) ((of_regval   uscratch_ref) v) else
  if reg_name = (''utvec'') then map_option ((\<lambda> v . (write_to   utvec_ref) v s)) ((of_regval   utvec_ref) v) else
  if reg_name = (''pmpaddr15'') then map_option ((\<lambda> v . (write_to   pmpaddr15_ref) v s)) ((of_regval   pmpaddr15_ref) v) else
  if reg_name = (''pmpaddr14'') then map_option ((\<lambda> v . (write_to   pmpaddr14_ref) v s)) ((of_regval   pmpaddr14_ref) v) else
  if reg_name = (''pmpaddr13'') then map_option ((\<lambda> v . (write_to   pmpaddr13_ref) v s)) ((of_regval   pmpaddr13_ref) v) else
  if reg_name = (''pmpaddr12'') then map_option ((\<lambda> v . (write_to   pmpaddr12_ref) v s)) ((of_regval   pmpaddr12_ref) v) else
  if reg_name = (''pmpaddr11'') then map_option ((\<lambda> v . (write_to   pmpaddr11_ref) v s)) ((of_regval   pmpaddr11_ref) v) else
  if reg_name = (''pmpaddr10'') then map_option ((\<lambda> v . (write_to   pmpaddr10_ref) v s)) ((of_regval   pmpaddr10_ref) v) else
  if reg_name = (''pmpaddr9'') then map_option ((\<lambda> v . (write_to   pmpaddr9_ref) v s)) ((of_regval   pmpaddr9_ref) v) else
  if reg_name = (''pmpaddr8'') then map_option ((\<lambda> v . (write_to   pmpaddr8_ref) v s)) ((of_regval   pmpaddr8_ref) v) else
  if reg_name = (''pmpaddr7'') then map_option ((\<lambda> v . (write_to   pmpaddr7_ref) v s)) ((of_regval   pmpaddr7_ref) v) else
  if reg_name = (''pmpaddr6'') then map_option ((\<lambda> v . (write_to   pmpaddr6_ref) v s)) ((of_regval   pmpaddr6_ref) v) else
  if reg_name = (''pmpaddr5'') then map_option ((\<lambda> v . (write_to   pmpaddr5_ref) v s)) ((of_regval   pmpaddr5_ref) v) else
  if reg_name = (''pmpaddr4'') then map_option ((\<lambda> v . (write_to   pmpaddr4_ref) v s)) ((of_regval   pmpaddr4_ref) v) else
  if reg_name = (''pmpaddr3'') then map_option ((\<lambda> v . (write_to   pmpaddr3_ref) v s)) ((of_regval   pmpaddr3_ref) v) else
  if reg_name = (''pmpaddr2'') then map_option ((\<lambda> v . (write_to   pmpaddr2_ref) v s)) ((of_regval   pmpaddr2_ref) v) else
  if reg_name = (''pmpaddr1'') then map_option ((\<lambda> v . (write_to   pmpaddr1_ref) v s)) ((of_regval   pmpaddr1_ref) v) else
  if reg_name = (''pmpaddr0'') then map_option ((\<lambda> v . (write_to   pmpaddr0_ref) v s)) ((of_regval   pmpaddr0_ref) v) else
  if reg_name = (''pmp15cfg'') then map_option ((\<lambda> v . (write_to   pmp15cfg_ref) v s)) ((of_regval   pmp15cfg_ref) v) else
  if reg_name = (''pmp14cfg'') then map_option ((\<lambda> v . (write_to   pmp14cfg_ref) v s)) ((of_regval   pmp14cfg_ref) v) else
  if reg_name = (''pmp13cfg'') then map_option ((\<lambda> v . (write_to   pmp13cfg_ref) v s)) ((of_regval   pmp13cfg_ref) v) else
  if reg_name = (''pmp12cfg'') then map_option ((\<lambda> v . (write_to   pmp12cfg_ref) v s)) ((of_regval   pmp12cfg_ref) v) else
  if reg_name = (''pmp11cfg'') then map_option ((\<lambda> v . (write_to   pmp11cfg_ref) v s)) ((of_regval   pmp11cfg_ref) v) else
  if reg_name = (''pmp10cfg'') then map_option ((\<lambda> v . (write_to   pmp10cfg_ref) v s)) ((of_regval   pmp10cfg_ref) v) else
  if reg_name = (''pmp9cfg'') then map_option ((\<lambda> v . (write_to   pmp9cfg_ref) v s)) ((of_regval   pmp9cfg_ref) v) else
  if reg_name = (''pmp8cfg'') then map_option ((\<lambda> v . (write_to   pmp8cfg_ref) v s)) ((of_regval   pmp8cfg_ref) v) else
  if reg_name = (''pmp7cfg'') then map_option ((\<lambda> v . (write_to   pmp7cfg_ref) v s)) ((of_regval   pmp7cfg_ref) v) else
  if reg_name = (''pmp6cfg'') then map_option ((\<lambda> v . (write_to   pmp6cfg_ref) v s)) ((of_regval   pmp6cfg_ref) v) else
  if reg_name = (''pmp5cfg'') then map_option ((\<lambda> v . (write_to   pmp5cfg_ref) v s)) ((of_regval   pmp5cfg_ref) v) else
  if reg_name = (''pmp4cfg'') then map_option ((\<lambda> v . (write_to   pmp4cfg_ref) v s)) ((of_regval   pmp4cfg_ref) v) else
  if reg_name = (''pmp3cfg'') then map_option ((\<lambda> v . (write_to   pmp3cfg_ref) v s)) ((of_regval   pmp3cfg_ref) v) else
  if reg_name = (''pmp2cfg'') then map_option ((\<lambda> v . (write_to   pmp2cfg_ref) v s)) ((of_regval   pmp2cfg_ref) v) else
  if reg_name = (''pmp1cfg'') then map_option ((\<lambda> v . (write_to   pmp1cfg_ref) v s)) ((of_regval   pmp1cfg_ref) v) else
  if reg_name = (''pmp0cfg'') then map_option ((\<lambda> v . (write_to   pmp0cfg_ref) v s)) ((of_regval   pmp0cfg_ref) v) else
  if reg_name = (''tselect'') then map_option ((\<lambda> v . (write_to   tselect_ref) v s)) ((of_regval   tselect_ref) v) else
  if reg_name = (''stval'') then map_option ((\<lambda> v . (write_to   stval_ref) v s)) ((of_regval   stval_ref) v) else
  if reg_name = (''scause'') then map_option ((\<lambda> v . (write_to   scause_ref) v s)) ((of_regval   scause_ref) v) else
  if reg_name = (''sepc'') then map_option ((\<lambda> v . (write_to   sepc_ref) v s)) ((of_regval   sepc_ref) v) else
  if reg_name = (''sscratch'') then map_option ((\<lambda> v . (write_to   sscratch_ref) v s)) ((of_regval   sscratch_ref) v) else
  if reg_name = (''stvec'') then map_option ((\<lambda> v . (write_to   stvec_ref) v s)) ((of_regval   stvec_ref) v) else
  if reg_name = (''sideleg'') then map_option ((\<lambda> v . (write_to   sideleg_ref) v s)) ((of_regval   sideleg_ref) v) else
  if reg_name = (''sedeleg'') then map_option ((\<lambda> v . (write_to   sedeleg_ref) v s)) ((of_regval   sedeleg_ref) v) else
  if reg_name = (''mhartid'') then map_option ((\<lambda> v . (write_to   mhartid_ref) v s)) ((of_regval   mhartid_ref) v) else
  if reg_name = (''marchid'') then map_option ((\<lambda> v . (write_to   marchid_ref) v s)) ((of_regval   marchid_ref) v) else
  if reg_name = (''mimpid'') then map_option ((\<lambda> v . (write_to   mimpid_ref) v s)) ((of_regval   mimpid_ref) v) else
  if reg_name = (''mvendorid'') then map_option ((\<lambda> v . (write_to   mvendorid_ref) v s)) ((of_regval   mvendorid_ref) v) else
  if reg_name = (''minstret_written'') then map_option ((\<lambda> v . (write_to   minstret_written_ref) v s)) ((of_regval   minstret_written_ref) v) else
  if reg_name = (''minstret'') then map_option ((\<lambda> v . (write_to   minstret_ref) v s)) ((of_regval   minstret_ref) v) else
  if reg_name = (''mtime'') then map_option ((\<lambda> v . (write_to   mtime_ref) v s)) ((of_regval   mtime_ref) v) else
  if reg_name = (''mcycle'') then map_option ((\<lambda> v . (write_to   mcycle_ref) v s)) ((of_regval   mcycle_ref) v) else
  if reg_name = (''mcountinhibit'') then map_option ((\<lambda> v . (write_to   mcountinhibit_ref) v s)) ((of_regval   mcountinhibit_ref) v) else
  if reg_name = (''scounteren'') then map_option ((\<lambda> v . (write_to   scounteren_ref) v s)) ((of_regval   scounteren_ref) v) else
  if reg_name = (''mcounteren'') then map_option ((\<lambda> v . (write_to   mcounteren_ref) v s)) ((of_regval   mcounteren_ref) v) else
  if reg_name = (''mscratch'') then map_option ((\<lambda> v . (write_to   mscratch_ref) v s)) ((of_regval   mscratch_ref) v) else
  if reg_name = (''mtval'') then map_option ((\<lambda> v . (write_to   mtval_ref) v s)) ((of_regval   mtval_ref) v) else
  if reg_name = (''mepc'') then map_option ((\<lambda> v . (write_to   mepc_ref) v s)) ((of_regval   mepc_ref) v) else
  if reg_name = (''mcause'') then map_option ((\<lambda> v . (write_to   mcause_ref) v s)) ((of_regval   mcause_ref) v) else
  if reg_name = (''mtvec'') then map_option ((\<lambda> v . (write_to   mtvec_ref) v s)) ((of_regval   mtvec_ref) v) else
  if reg_name = (''medeleg'') then map_option ((\<lambda> v . (write_to   medeleg_ref) v s)) ((of_regval   medeleg_ref) v) else
  if reg_name = (''mideleg'') then map_option ((\<lambda> v . (write_to   mideleg_ref) v s)) ((of_regval   mideleg_ref) v) else
  if reg_name = (''mie'') then map_option ((\<lambda> v . (write_to   mie_ref) v s)) ((of_regval   mie_ref) v) else
  if reg_name = (''mip'') then map_option ((\<lambda> v . (write_to   mip_ref) v s)) ((of_regval   mip_ref) v) else
  if reg_name = (''mstatus'') then map_option ((\<lambda> v . (write_to   mstatus_ref) v s)) ((of_regval   mstatus_ref) v) else
  if reg_name = (''mstatush'') then map_option ((\<lambda> v . (write_to   mstatush_ref) v s)) ((of_regval   mstatush_ref) v) else
  if reg_name = (''misa'') then map_option ((\<lambda> v . (write_to   misa_ref) v s)) ((of_regval   misa_ref) v) else
  if reg_name = (''cur_inst'') then map_option ((\<lambda> v . (write_to   cur_inst_ref) v s)) ((of_regval   cur_inst_ref) v) else
  if reg_name = (''cur_privilege'') then map_option ((\<lambda> v . (write_to   cur_privilege_ref) v s)) ((of_regval   cur_privilege_ref) v) else
  if reg_name = (''x31'') then map_option ((\<lambda> v . (write_to   x31_ref) v s)) ((of_regval   x31_ref) v) else
  if reg_name = (''x30'') then map_option ((\<lambda> v . (write_to   x30_ref) v s)) ((of_regval   x30_ref) v) else
  if reg_name = (''x29'') then map_option ((\<lambda> v . (write_to   x29_ref) v s)) ((of_regval   x29_ref) v) else
  if reg_name = (''x28'') then map_option ((\<lambda> v . (write_to   x28_ref) v s)) ((of_regval   x28_ref) v) else
  if reg_name = (''x27'') then map_option ((\<lambda> v . (write_to   x27_ref) v s)) ((of_regval   x27_ref) v) else
  if reg_name = (''x26'') then map_option ((\<lambda> v . (write_to   x26_ref) v s)) ((of_regval   x26_ref) v) else
  if reg_name = (''x25'') then map_option ((\<lambda> v . (write_to   x25_ref) v s)) ((of_regval   x25_ref) v) else
  if reg_name = (''x24'') then map_option ((\<lambda> v . (write_to   x24_ref) v s)) ((of_regval   x24_ref) v) else
  if reg_name = (''x23'') then map_option ((\<lambda> v . (write_to   x23_ref) v s)) ((of_regval   x23_ref) v) else
  if reg_name = (''x22'') then map_option ((\<lambda> v . (write_to   x22_ref) v s)) ((of_regval   x22_ref) v) else
  if reg_name = (''x21'') then map_option ((\<lambda> v . (write_to   x21_ref) v s)) ((of_regval   x21_ref) v) else
  if reg_name = (''x20'') then map_option ((\<lambda> v . (write_to   x20_ref) v s)) ((of_regval   x20_ref) v) else
  if reg_name = (''x19'') then map_option ((\<lambda> v . (write_to   x19_ref) v s)) ((of_regval   x19_ref) v) else
  if reg_name = (''x18'') then map_option ((\<lambda> v . (write_to   x18_ref) v s)) ((of_regval   x18_ref) v) else
  if reg_name = (''x17'') then map_option ((\<lambda> v . (write_to   x17_ref) v s)) ((of_regval   x17_ref) v) else
  if reg_name = (''x16'') then map_option ((\<lambda> v . (write_to   x16_ref) v s)) ((of_regval   x16_ref) v) else
  if reg_name = (''x15'') then map_option ((\<lambda> v . (write_to   x15_ref) v s)) ((of_regval   x15_ref) v) else
  if reg_name = (''x14'') then map_option ((\<lambda> v . (write_to   x14_ref) v s)) ((of_regval   x14_ref) v) else
  if reg_name = (''x13'') then map_option ((\<lambda> v . (write_to   x13_ref) v s)) ((of_regval   x13_ref) v) else
  if reg_name = (''x12'') then map_option ((\<lambda> v . (write_to   x12_ref) v s)) ((of_regval   x12_ref) v) else
  if reg_name = (''x11'') then map_option ((\<lambda> v . (write_to   x11_ref) v s)) ((of_regval   x11_ref) v) else
  if reg_name = (''x10'') then map_option ((\<lambda> v . (write_to   x10_ref) v s)) ((of_regval   x10_ref) v) else
  if reg_name = (''x9'') then map_option ((\<lambda> v . (write_to   x9_ref) v s)) ((of_regval   x9_ref) v) else
  if reg_name = (''x8'') then map_option ((\<lambda> v . (write_to   x8_ref) v s)) ((of_regval   x8_ref) v) else
  if reg_name = (''x7'') then map_option ((\<lambda> v . (write_to   x7_ref) v s)) ((of_regval   x7_ref) v) else
  if reg_name = (''x6'') then map_option ((\<lambda> v . (write_to   x6_ref) v s)) ((of_regval   x6_ref) v) else
  if reg_name = (''x5'') then map_option ((\<lambda> v . (write_to   x5_ref) v s)) ((of_regval   x5_ref) v) else
  if reg_name = (''x4'') then map_option ((\<lambda> v . (write_to   x4_ref) v s)) ((of_regval   x4_ref) v) else
  if reg_name = (''x3'') then map_option ((\<lambda> v . (write_to   x3_ref) v s)) ((of_regval   x3_ref) v) else
  if reg_name = (''x2'') then map_option ((\<lambda> v . (write_to   x2_ref) v s)) ((of_regval   x2_ref) v) else
  if reg_name = (''x1'') then map_option ((\<lambda> v . (write_to   x1_ref) v s)) ((of_regval   x1_ref) v) else
  if reg_name = (''instbits'') then map_option ((\<lambda> v . (write_to   instbits_ref) v s)) ((of_regval   instbits_ref) v) else
  if reg_name = (''nextPC'') then map_option ((\<lambda> v . (write_to   nextPC_ref) v s)) ((of_regval   nextPC_ref) v) else
  if reg_name = (''PC'') then map_option ((\<lambda> v . (write_to   PC_ref) v s)) ((of_regval   PC_ref) v) else
  None )\<close> 
  for  reg_name  :: " string " 
  and  v  :: " register_value " 
  and  s  :: " regstate "


definition register_accessors  :: \<open>(string \<Rightarrow> regstate \<Rightarrow>(register_value)option)*(string \<Rightarrow> register_value \<Rightarrow> regstate \<Rightarrow>(regstate)option)\<close>  where 
     \<open> register_accessors = ( (get_regval, set_regval))\<close>



type_synonym( 'a, 'r) MR =" (register_value, regstate, 'a, 'r, exception) base_monadR "
type_synonym 'a M =" (register_value, regstate, 'a, exception) base_monad "
end
