$date
	Sun Aug  3 14:01:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_simple_8bit_adder $end
$var wire 8 ! sum [7:0] $end
$var wire 1 " cout $end
$var parameter 32 # CLK_PERIOD $end
$var reg 8 $ a [7:0] $end
$var reg 8 % b [7:0] $end
$var reg 1 & cin $end
$var reg 1 ' clk $end
$scope module uut $end
$var wire 8 ( a [7:0] $end
$var wire 8 ) b [7:0] $end
$var wire 1 & cin $end
$var wire 1 " cout $end
$var wire 8 * sum [7:0] $end
$var wire 8 + carry [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
bz0000000 +
b0 *
b0 )
b0 (
x'
0&
b0 %
b0 $
0"
b0 !
$end
#210000
b11111111 !
b11111111 *
b11111111 $
b11111111 (
#320000
1"
bz1111111 +
b0 !
b0 *
1&
#430000
b1111111 %
b1111111 )
b10000000 $
b10000000 (
#540000
b11111111 !
b11111111 *
0"
b1111111 $
b1111111 (
#650000
bz0000000 +
b0 !
b0 *
1"
0&
b10000000 %
b10000000 )
b10000000 $
b10000000 (
#760000
