// Seed: 848886235
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout id_11;
  inout id_10;
  inout id_9;
  inout id_8;
  input id_7;
  inout id_6;
  input id_5;
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  always @(id_8, id_9, posedge ~id_2[1] or id_7) begin
    id_9 = id_10;
  end
  logic id_11;
  tri0  id_12;
  assign id_9[1] = 1;
  logic id_13 = id_1;
  assign id_12[1] = id_2;
endmodule
