multiline_comment|/*&n; * Kevin D. Kissell, kevink@mips.com and Carsten Langgaard, carstenl@mips.com&n; * Copyright (C) 2000 MIPS Technologies, Inc.  All rights reserved.&n; *&n; * This program is free software; you can distribute it and/or modify it&n; * under the terms of the GNU General Public License (Version 2) as&n; * published by the Free Software Foundation.&n; *&n; * This program is distributed in the hope it will be useful, but WITHOUT&n; * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or&n; * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License&n; * for more details.&n; *&n; * You should have received a copy of the GNU General Public License along&n; * with this program; if not, write to the Free Software Foundation, Inc.,&n; * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.&n; *&n; * MIPS32 CPU variant specific MMU/Cache routines.&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;asm/bootinfo.h&gt;
macro_line|#include &lt;asm/cpu.h&gt;
macro_line|#include &lt;asm/bcache.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/page.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/mmu_context.h&gt;
multiline_comment|/* CP0 hazard avoidance. */
DECL|macro|BARRIER
mdefine_line|#define BARRIER __asm__ __volatile__(&quot;.set noreorder&bslash;n&bslash;t&quot; &bslash;&n;&t;&t;&t;&t;     &quot;nop; nop; nop; nop; nop; nop;&bslash;n&bslash;t&quot; &bslash;&n;&t;&t;&t;&t;     &quot;.set reorder&bslash;n&bslash;t&quot;)
multiline_comment|/* Primary cache parameters. */
DECL|variable|icache_size
DECL|variable|dcache_size
r_static
r_int
id|icache_size
comma
id|dcache_size
suffix:semicolon
multiline_comment|/* Size in bytes */
DECL|variable|ic_lsize
DECL|variable|dc_lsize
r_static
r_int
id|ic_lsize
comma
id|dc_lsize
suffix:semicolon
multiline_comment|/* LineSize in bytes */
multiline_comment|/* Secondary cache (if present) parameters. */
DECL|variable|scache_size
DECL|variable|sc_lsize
r_static
r_int
r_int
id|scache_size
comma
id|sc_lsize
suffix:semicolon
multiline_comment|/* Again, in bytes */
macro_line|#include &lt;asm/cacheops.h&gt;
macro_line|#include &lt;asm/mips32_cache.h&gt;
DECL|macro|DEBUG_CACHE
macro_line|#undef DEBUG_CACHE
multiline_comment|/*&n; * Dummy cache handling routines for machines without boardcaches&n; */
DECL|function|no_sc_noop
r_static
r_void
id|no_sc_noop
c_func
(paren
r_void
)paren
(brace
)brace
DECL|variable|no_sc_ops
r_static
r_struct
id|bcache_ops
id|no_sc_ops
op_assign
(brace
(paren
r_void
op_star
)paren
id|no_sc_noop
comma
(paren
r_void
op_star
)paren
id|no_sc_noop
comma
(paren
r_void
op_star
)paren
id|no_sc_noop
comma
(paren
r_void
op_star
)paren
id|no_sc_noop
)brace
suffix:semicolon
DECL|variable|bcops
r_struct
id|bcache_ops
op_star
id|bcops
op_assign
op_amp
id|no_sc_ops
suffix:semicolon
multiline_comment|/*&n; * Zero an entire page.&n; */
DECL|function|mips32_clear_page_dc
r_static
r_void
id|mips32_clear_page_dc
c_func
(paren
r_int
r_int
id|page
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|mips_cpu.options
op_amp
id|MIPS_CPU_CACHE_CDEX
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
id|page
suffix:semicolon
id|i
OL
id|page
op_plus
id|PAGE_SIZE
suffix:semicolon
id|i
op_add_assign
id|dc_lsize
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;.set&bslash;tnoreorder&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tnoat&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tmips3&bslash;n&bslash;t&quot;
l_string|&quot;cache&bslash;t%2,(%0)&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tmips0&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tat&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;treorder&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|i
)paren
suffix:colon
l_string|&quot;0&quot;
(paren
id|i
)paren
comma
l_string|&quot;I&quot;
(paren
id|Create_Dirty_Excl_D
)paren
)paren
suffix:semicolon
)brace
)brace
r_for
c_loop
(paren
id|i
op_assign
id|page
suffix:semicolon
id|i
OL
id|page
op_plus
id|PAGE_SIZE
suffix:semicolon
id|i
op_add_assign
l_int|4
)paren
op_star
(paren
r_int
r_int
op_star
)paren
(paren
id|i
)paren
op_assign
l_int|0
suffix:semicolon
)brace
DECL|function|mips32_clear_page_sc
r_static
r_void
id|mips32_clear_page_sc
c_func
(paren
r_int
r_int
id|page
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|mips_cpu.options
op_amp
id|MIPS_CPU_CACHE_CDEX
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
id|page
suffix:semicolon
id|i
OL
id|page
op_plus
id|PAGE_SIZE
suffix:semicolon
id|i
op_add_assign
id|sc_lsize
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;.set&bslash;tnoreorder&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tnoat&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tmips3&bslash;n&bslash;t&quot;
l_string|&quot;cache&bslash;t%2,(%0)&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tmips0&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tat&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;treorder&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|i
)paren
suffix:colon
l_string|&quot;0&quot;
(paren
id|i
)paren
comma
l_string|&quot;I&quot;
(paren
id|Create_Dirty_Excl_SD
)paren
)paren
suffix:semicolon
)brace
)brace
r_for
c_loop
(paren
id|i
op_assign
id|page
suffix:semicolon
id|i
OL
id|page
op_plus
id|PAGE_SIZE
suffix:semicolon
id|i
op_add_assign
l_int|4
)paren
op_star
(paren
r_int
r_int
op_star
)paren
(paren
id|i
)paren
op_assign
l_int|0
suffix:semicolon
)brace
DECL|function|mips32_copy_page_dc
r_static
r_void
id|mips32_copy_page_dc
c_func
(paren
r_int
r_int
id|to
comma
r_int
r_int
id|from
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|mips_cpu.options
op_amp
id|MIPS_CPU_CACHE_CDEX
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
id|to
suffix:semicolon
id|i
OL
id|to
op_plus
id|PAGE_SIZE
suffix:semicolon
id|i
op_add_assign
id|dc_lsize
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;.set&bslash;tnoreorder&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tnoat&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tmips3&bslash;n&bslash;t&quot;
l_string|&quot;cache&bslash;t%2,(%0)&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tmips0&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tat&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;treorder&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|i
)paren
suffix:colon
l_string|&quot;0&quot;
(paren
id|i
)paren
comma
l_string|&quot;I&quot;
(paren
id|Create_Dirty_Excl_D
)paren
)paren
suffix:semicolon
)brace
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|PAGE_SIZE
suffix:semicolon
id|i
op_add_assign
l_int|4
)paren
op_star
(paren
r_int
r_int
op_star
)paren
(paren
id|to
op_plus
id|i
)paren
op_assign
op_star
(paren
r_int
r_int
op_star
)paren
(paren
id|from
op_plus
id|i
)paren
suffix:semicolon
)brace
DECL|function|mips32_copy_page_sc
r_static
r_void
id|mips32_copy_page_sc
c_func
(paren
r_int
r_int
id|to
comma
r_int
r_int
id|from
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|mips_cpu.options
op_amp
id|MIPS_CPU_CACHE_CDEX
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
id|to
suffix:semicolon
id|i
OL
id|to
op_plus
id|PAGE_SIZE
suffix:semicolon
id|i
op_add_assign
id|sc_lsize
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;.set&bslash;tnoreorder&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tnoat&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tmips3&bslash;n&bslash;t&quot;
l_string|&quot;cache&bslash;t%2,(%0)&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tmips0&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;tat&bslash;n&bslash;t&quot;
l_string|&quot;.set&bslash;treorder&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|i
)paren
suffix:colon
l_string|&quot;0&quot;
(paren
id|i
)paren
comma
l_string|&quot;I&quot;
(paren
id|Create_Dirty_Excl_SD
)paren
)paren
suffix:semicolon
)brace
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|PAGE_SIZE
suffix:semicolon
id|i
op_add_assign
l_int|4
)paren
op_star
(paren
r_int
r_int
op_star
)paren
(paren
id|to
op_plus
id|i
)paren
op_assign
op_star
(paren
r_int
r_int
op_star
)paren
(paren
id|from
op_plus
id|i
)paren
suffix:semicolon
)brace
DECL|function|mips32_flush_cache_all_sc
r_static
r_inline
r_void
id|mips32_flush_cache_all_sc
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|blast_dcache
c_func
(paren
)paren
suffix:semicolon
id|blast_icache
c_func
(paren
)paren
suffix:semicolon
id|blast_scache
c_func
(paren
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|mips32_flush_cache_all_pc
r_static
r_inline
r_void
id|mips32_flush_cache_all_pc
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|blast_dcache
c_func
(paren
)paren
suffix:semicolon
id|blast_icache
c_func
(paren
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|mips32_flush_cache_range_sc
id|mips32_flush_cache_range_sc
c_func
(paren
r_struct
id|mm_struct
op_star
id|mm
comma
r_int
r_int
id|start
comma
r_int
r_int
id|end
)paren
(brace
r_struct
id|vm_area_struct
op_star
id|vma
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|mm-&gt;context
op_eq
l_int|0
)paren
(brace
r_return
suffix:semicolon
)brace
id|start
op_and_assign
id|PAGE_MASK
suffix:semicolon
macro_line|#ifdef DEBUG_CACHE
id|printk
c_func
(paren
l_string|&quot;crange[%d,%08lx,%08lx]&quot;
comma
(paren
r_int
)paren
id|mm-&gt;context
comma
id|start
comma
id|end
)paren
suffix:semicolon
macro_line|#endif
id|vma
op_assign
id|find_vma
c_func
(paren
id|mm
comma
id|start
)paren
suffix:semicolon
r_if
c_cond
(paren
id|vma
)paren
(brace
r_if
c_cond
(paren
id|mm-&gt;context
op_ne
id|current-&gt;mm-&gt;context
)paren
(brace
id|mips32_flush_cache_all_sc
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|pgd_t
op_star
id|pgd
suffix:semicolon
id|pmd_t
op_star
id|pmd
suffix:semicolon
id|pte_t
op_star
id|pte
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
r_while
c_loop
(paren
id|start
OL
id|end
)paren
(brace
id|pgd
op_assign
id|pgd_offset
c_func
(paren
id|mm
comma
id|start
)paren
suffix:semicolon
id|pmd
op_assign
id|pmd_offset
c_func
(paren
id|pgd
comma
id|start
)paren
suffix:semicolon
id|pte
op_assign
id|pte_offset
c_func
(paren
id|pmd
comma
id|start
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pte_val
c_func
(paren
op_star
id|pte
)paren
op_amp
id|_PAGE_VALID
)paren
(brace
id|blast_scache_page
c_func
(paren
id|start
)paren
suffix:semicolon
)brace
id|start
op_add_assign
id|PAGE_SIZE
suffix:semicolon
)brace
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
)brace
)brace
DECL|function|mips32_flush_cache_range_pc
r_static
r_void
id|mips32_flush_cache_range_pc
c_func
(paren
r_struct
id|mm_struct
op_star
id|mm
comma
r_int
r_int
id|start
comma
r_int
r_int
id|end
)paren
(brace
r_if
c_cond
(paren
id|mm-&gt;context
op_ne
l_int|0
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
macro_line|#ifdef DEBUG_CACHE
id|printk
c_func
(paren
l_string|&quot;crange[%d,%08lx,%08lx]&quot;
comma
(paren
r_int
)paren
id|mm-&gt;context
comma
id|start
comma
id|end
)paren
suffix:semicolon
macro_line|#endif
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|blast_dcache
c_func
(paren
)paren
suffix:semicolon
id|blast_icache
c_func
(paren
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * On architectures like the Sparc, we could get rid of lines in&n; * the cache created only by a certain context, but on the MIPS&n; * (and actually certain Sparc&squot;s) we cannot.&n; */
DECL|function|mips32_flush_cache_mm_sc
r_static
r_void
id|mips32_flush_cache_mm_sc
c_func
(paren
r_struct
id|mm_struct
op_star
id|mm
)paren
(brace
r_if
c_cond
(paren
id|mm-&gt;context
op_ne
l_int|0
)paren
(brace
macro_line|#ifdef DEBUG_CACHE
id|printk
c_func
(paren
l_string|&quot;cmm[%d]&quot;
comma
(paren
r_int
)paren
id|mm-&gt;context
)paren
suffix:semicolon
macro_line|#endif
id|mips32_flush_cache_all_sc
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
DECL|function|mips32_flush_cache_mm_pc
r_static
r_void
id|mips32_flush_cache_mm_pc
c_func
(paren
r_struct
id|mm_struct
op_star
id|mm
)paren
(brace
r_if
c_cond
(paren
id|mm-&gt;context
op_ne
l_int|0
)paren
(brace
macro_line|#ifdef DEBUG_CACHE
id|printk
c_func
(paren
l_string|&quot;cmm[%d]&quot;
comma
(paren
r_int
)paren
id|mm-&gt;context
)paren
suffix:semicolon
macro_line|#endif
id|mips32_flush_cache_all_pc
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
DECL|function|mips32_flush_cache_page_sc
r_static
r_void
id|mips32_flush_cache_page_sc
c_func
(paren
r_struct
id|vm_area_struct
op_star
id|vma
comma
r_int
r_int
id|page
)paren
(brace
r_struct
id|mm_struct
op_star
id|mm
op_assign
id|vma-&gt;vm_mm
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|pgd_t
op_star
id|pgdp
suffix:semicolon
id|pmd_t
op_star
id|pmdp
suffix:semicolon
id|pte_t
op_star
id|ptep
suffix:semicolon
multiline_comment|/*&n;&t; * If ownes no valid ASID yet, cannot possibly have gotten&n;&t; * this page into the cache.&n;&t; */
r_if
c_cond
(paren
id|mm-&gt;context
op_eq
l_int|0
)paren
r_return
suffix:semicolon
macro_line|#ifdef DEBUG_CACHE
id|printk
c_func
(paren
l_string|&quot;cpage[%d,%08lx]&quot;
comma
(paren
r_int
)paren
id|mm-&gt;context
comma
id|page
)paren
suffix:semicolon
macro_line|#endif
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|page
op_and_assign
id|PAGE_MASK
suffix:semicolon
id|pgdp
op_assign
id|pgd_offset
c_func
(paren
id|mm
comma
id|page
)paren
suffix:semicolon
id|pmdp
op_assign
id|pmd_offset
c_func
(paren
id|pgdp
comma
id|page
)paren
suffix:semicolon
id|ptep
op_assign
id|pte_offset
c_func
(paren
id|pmdp
comma
id|page
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * If the page isn&squot;t marked valid, the page cannot possibly be&n;&t; * in the cache.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
(paren
id|pte_val
c_func
(paren
op_star
id|ptep
)paren
op_amp
id|_PAGE_VALID
)paren
)paren
r_goto
id|out
suffix:semicolon
multiline_comment|/*&n;&t; * Doing flushes for another ASID than the current one is&n;&t; * too difficult since R4k caches do a TLB translation&n;&t; * for every cache flush operation.  So we do indexed flushes&n;&t; * in that case, which doesn&squot;t overly flush the cache too much.&n;&t; */
r_if
c_cond
(paren
id|mm-&gt;context
op_ne
id|current-&gt;active_mm-&gt;context
)paren
(brace
multiline_comment|/*&n;&t;&t; * Do indexed flush, too much work to get the (possible)&n;&t;&t; * tlb refills to work correctly.&n;&t;&t; */
id|page
op_assign
(paren
id|KSEG0
op_plus
(paren
id|page
op_amp
(paren
id|scache_size
op_minus
l_int|1
)paren
)paren
)paren
suffix:semicolon
id|blast_dcache_page_indexed
c_func
(paren
id|page
)paren
suffix:semicolon
id|blast_scache_page_indexed
c_func
(paren
id|page
)paren
suffix:semicolon
)brace
r_else
id|blast_scache_page
c_func
(paren
id|page
)paren
suffix:semicolon
id|out
suffix:colon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|mips32_flush_cache_page_pc
r_static
r_void
id|mips32_flush_cache_page_pc
c_func
(paren
r_struct
id|vm_area_struct
op_star
id|vma
comma
r_int
r_int
id|page
)paren
(brace
r_struct
id|mm_struct
op_star
id|mm
op_assign
id|vma-&gt;vm_mm
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|pgd_t
op_star
id|pgdp
suffix:semicolon
id|pmd_t
op_star
id|pmdp
suffix:semicolon
id|pte_t
op_star
id|ptep
suffix:semicolon
multiline_comment|/*&n;&t; * If ownes no valid ASID yet, cannot possibly have gotten&n;&t; * this page into the cache.&n;&t; */
r_if
c_cond
(paren
id|mm-&gt;context
op_eq
l_int|0
)paren
r_return
suffix:semicolon
macro_line|#ifdef DEBUG_CACHE
id|printk
c_func
(paren
l_string|&quot;cpage[%d,%08lx]&quot;
comma
(paren
r_int
)paren
id|mm-&gt;context
comma
id|page
)paren
suffix:semicolon
macro_line|#endif
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|page
op_and_assign
id|PAGE_MASK
suffix:semicolon
id|pgdp
op_assign
id|pgd_offset
c_func
(paren
id|mm
comma
id|page
)paren
suffix:semicolon
id|pmdp
op_assign
id|pmd_offset
c_func
(paren
id|pgdp
comma
id|page
)paren
suffix:semicolon
id|ptep
op_assign
id|pte_offset
c_func
(paren
id|pmdp
comma
id|page
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * If the page isn&squot;t marked valid, the page cannot possibly be&n;&t; * in the cache.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
(paren
id|pte_val
c_func
(paren
op_star
id|ptep
)paren
op_amp
id|_PAGE_VALID
)paren
)paren
r_goto
id|out
suffix:semicolon
multiline_comment|/*&n;&t; * Doing flushes for another ASID than the current one is&n;&t; * too difficult since Mips32 caches do a TLB translation&n;&t; * for every cache flush operation.  So we do indexed flushes&n;&t; * in that case, which doesn&squot;t overly flush the cache too much.&n;&t; */
r_if
c_cond
(paren
id|mm
op_eq
id|current-&gt;active_mm
)paren
(brace
id|blast_dcache_page
c_func
(paren
id|page
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Do indexed flush, too much work to get the (possible)&n;&t;&t; * tlb refills to work correctly.&n;&t;&t; */
id|page
op_assign
(paren
id|KSEG0
op_plus
(paren
id|page
op_amp
(paren
id|dcache_size
op_minus
l_int|1
)paren
)paren
)paren
suffix:semicolon
id|blast_dcache_page_indexed
c_func
(paren
id|page
)paren
suffix:semicolon
)brace
id|out
suffix:colon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
multiline_comment|/* If the addresses passed to these routines are valid, they are&n; * either:&n; *&n; * 1) In KSEG0, so we can do a direct flush of the page.&n; * 2) In KSEG2, and since every process can translate those&n; *    addresses all the time in kernel mode we can do a direct&n; *    flush.&n; * 3) In KSEG1, no flush necessary.&n; */
DECL|function|mips32_flush_page_to_ram_sc
r_static
r_void
id|mips32_flush_page_to_ram_sc
c_func
(paren
r_struct
id|page
op_star
id|page
)paren
(brace
id|blast_scache_page
c_func
(paren
(paren
r_int
r_int
)paren
id|page_address
c_func
(paren
id|page
)paren
)paren
suffix:semicolon
)brace
DECL|function|mips32_flush_page_to_ram_pc
r_static
r_void
id|mips32_flush_page_to_ram_pc
c_func
(paren
r_struct
id|page
op_star
id|page
)paren
(brace
id|blast_dcache_page
c_func
(paren
(paren
r_int
r_int
)paren
id|page_address
c_func
(paren
id|page
)paren
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|mips32_flush_icache_page_s
id|mips32_flush_icache_page_s
c_func
(paren
r_struct
id|vm_area_struct
op_star
id|vma
comma
r_struct
id|page
op_star
id|page
)paren
(brace
multiline_comment|/*&n;&t; * We did an scache flush therefore PI is already clean.&n;&t; */
)brace
r_static
r_void
DECL|function|mips32_flush_icache_range
id|mips32_flush_icache_range
c_func
(paren
r_int
r_int
id|start
comma
r_int
r_int
id|end
)paren
(brace
id|flush_cache_all
c_func
(paren
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|mips32_flush_icache_page
id|mips32_flush_icache_page
c_func
(paren
r_struct
id|vm_area_struct
op_star
id|vma
comma
r_struct
id|page
op_star
id|page
)paren
(brace
r_int
id|address
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|vma-&gt;vm_flags
op_amp
id|VM_EXEC
)paren
)paren
r_return
suffix:semicolon
id|address
op_assign
id|KSEG0
op_plus
(paren
(paren
r_int
r_int
)paren
id|page_address
c_func
(paren
id|page
)paren
op_amp
id|PAGE_MASK
op_amp
(paren
id|dcache_size
op_minus
l_int|1
)paren
)paren
suffix:semicolon
id|blast_icache_page_indexed
c_func
(paren
id|address
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Writeback and invalidate the primary cache dcache before DMA.&n; */
r_static
r_void
DECL|function|mips32_dma_cache_wback_inv_pc
id|mips32_dma_cache_wback_inv_pc
c_func
(paren
r_int
r_int
id|addr
comma
r_int
r_int
id|size
)paren
(brace
r_int
r_int
id|end
comma
id|a
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|size
op_ge
id|dcache_size
)paren
(brace
id|flush_cache_all
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|a
op_assign
id|addr
op_amp
op_complement
(paren
id|dc_lsize
op_minus
l_int|1
)paren
suffix:semicolon
id|end
op_assign
(paren
id|addr
op_plus
id|size
)paren
op_amp
op_complement
(paren
id|dc_lsize
op_minus
l_int|1
)paren
suffix:semicolon
r_while
c_loop
(paren
l_int|1
)paren
(brace
id|flush_dcache_line
c_func
(paren
id|a
)paren
suffix:semicolon
multiline_comment|/* Hit_Writeback_Inv_D */
r_if
c_cond
(paren
id|a
op_eq
id|end
)paren
r_break
suffix:semicolon
id|a
op_add_assign
id|dc_lsize
suffix:semicolon
)brace
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
id|bc_wback_inv
c_func
(paren
id|addr
comma
id|size
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|mips32_dma_cache_wback_inv_sc
id|mips32_dma_cache_wback_inv_sc
c_func
(paren
r_int
r_int
id|addr
comma
r_int
r_int
id|size
)paren
(brace
r_int
r_int
id|end
comma
id|a
suffix:semicolon
r_if
c_cond
(paren
id|size
op_ge
id|scache_size
)paren
(brace
id|flush_cache_all
c_func
(paren
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|a
op_assign
id|addr
op_amp
op_complement
(paren
id|sc_lsize
op_minus
l_int|1
)paren
suffix:semicolon
id|end
op_assign
(paren
id|addr
op_plus
id|size
)paren
op_amp
op_complement
(paren
id|sc_lsize
op_minus
l_int|1
)paren
suffix:semicolon
r_while
c_loop
(paren
l_int|1
)paren
(brace
id|flush_scache_line
c_func
(paren
id|a
)paren
suffix:semicolon
multiline_comment|/* Hit_Writeback_Inv_SD */
r_if
c_cond
(paren
id|a
op_eq
id|end
)paren
r_break
suffix:semicolon
id|a
op_add_assign
id|sc_lsize
suffix:semicolon
)brace
)brace
r_static
r_void
DECL|function|mips32_dma_cache_inv_pc
id|mips32_dma_cache_inv_pc
c_func
(paren
r_int
r_int
id|addr
comma
r_int
r_int
id|size
)paren
(brace
r_int
r_int
id|end
comma
id|a
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|size
op_ge
id|dcache_size
)paren
(brace
id|flush_cache_all
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|a
op_assign
id|addr
op_amp
op_complement
(paren
id|dc_lsize
op_minus
l_int|1
)paren
suffix:semicolon
id|end
op_assign
(paren
id|addr
op_plus
id|size
)paren
op_amp
op_complement
(paren
id|dc_lsize
op_minus
l_int|1
)paren
suffix:semicolon
r_while
c_loop
(paren
l_int|1
)paren
(brace
id|flush_dcache_line
c_func
(paren
id|a
)paren
suffix:semicolon
multiline_comment|/* Hit_Writeback_Inv_D */
r_if
c_cond
(paren
id|a
op_eq
id|end
)paren
r_break
suffix:semicolon
id|a
op_add_assign
id|dc_lsize
suffix:semicolon
)brace
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
id|bc_inv
c_func
(paren
id|addr
comma
id|size
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|mips32_dma_cache_inv_sc
id|mips32_dma_cache_inv_sc
c_func
(paren
r_int
r_int
id|addr
comma
r_int
r_int
id|size
)paren
(brace
r_int
r_int
id|end
comma
id|a
suffix:semicolon
r_if
c_cond
(paren
id|size
op_ge
id|scache_size
)paren
(brace
id|flush_cache_all
c_func
(paren
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|a
op_assign
id|addr
op_amp
op_complement
(paren
id|sc_lsize
op_minus
l_int|1
)paren
suffix:semicolon
id|end
op_assign
(paren
id|addr
op_plus
id|size
)paren
op_amp
op_complement
(paren
id|sc_lsize
op_minus
l_int|1
)paren
suffix:semicolon
r_while
c_loop
(paren
l_int|1
)paren
(brace
id|flush_scache_line
c_func
(paren
id|a
)paren
suffix:semicolon
multiline_comment|/* Hit_Writeback_Inv_SD */
r_if
c_cond
(paren
id|a
op_eq
id|end
)paren
r_break
suffix:semicolon
id|a
op_add_assign
id|sc_lsize
suffix:semicolon
)brace
)brace
r_static
r_void
DECL|function|mips32_dma_cache_wback
id|mips32_dma_cache_wback
c_func
(paren
r_int
r_int
id|addr
comma
r_int
r_int
id|size
)paren
(brace
id|panic
c_func
(paren
l_string|&quot;mips32_dma_cache called - should not happen.&bslash;n&quot;
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * While we&squot;re protected against bad userland addresses we don&squot;t care&n; * very much about what happens in that case.  Usually a segmentation&n; * fault will dump the process later on anyway ...&n; */
DECL|function|mips32_flush_cache_sigtramp
r_static
r_void
id|mips32_flush_cache_sigtramp
c_func
(paren
r_int
r_int
id|addr
)paren
(brace
r_int
r_int
id|daddr
comma
id|iaddr
suffix:semicolon
id|daddr
op_assign
id|addr
op_amp
op_complement
(paren
id|dc_lsize
op_minus
l_int|1
)paren
suffix:semicolon
id|protected_writeback_dcache_line
c_func
(paren
id|daddr
)paren
suffix:semicolon
id|protected_writeback_dcache_line
c_func
(paren
id|daddr
op_plus
id|dc_lsize
)paren
suffix:semicolon
id|iaddr
op_assign
id|addr
op_amp
op_complement
(paren
id|ic_lsize
op_minus
l_int|1
)paren
suffix:semicolon
id|protected_flush_icache_line
c_func
(paren
id|iaddr
)paren
suffix:semicolon
id|protected_flush_icache_line
c_func
(paren
id|iaddr
op_plus
id|ic_lsize
)paren
suffix:semicolon
)brace
DECL|macro|DEBUG_TLB
macro_line|#undef DEBUG_TLB
DECL|macro|DEBUG_TLBUPDATE
macro_line|#undef DEBUG_TLBUPDATE
DECL|function|flush_tlb_all
r_void
id|flush_tlb_all
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
r_int
id|old_ctx
suffix:semicolon
r_int
id|entry
suffix:semicolon
macro_line|#ifdef DEBUG_TLB
id|printk
c_func
(paren
l_string|&quot;[tlball]&quot;
)paren
suffix:semicolon
macro_line|#endif
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Save old context and create impossible VPN2 value */
id|old_ctx
op_assign
(paren
id|get_entryhi
c_func
(paren
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|set_entryhi
c_func
(paren
id|KSEG0
)paren
suffix:semicolon
id|set_entrylo0
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|set_entrylo1
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|entry
op_assign
id|get_wired
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Blast &squot;em all away. */
r_while
c_loop
(paren
id|entry
OL
id|mips_cpu.tlbsize
)paren
(brace
multiline_comment|/* Make sure all entries differ. */
id|set_entryhi
c_func
(paren
id|KSEG0
op_plus
id|entry
op_star
l_int|0x2000
)paren
suffix:semicolon
id|set_index
c_func
(paren
id|entry
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|tlb_write_indexed
c_func
(paren
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|entry
op_increment
suffix:semicolon
)brace
id|BARRIER
suffix:semicolon
id|set_entryhi
c_func
(paren
id|old_ctx
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|flush_tlb_mm
r_void
id|flush_tlb_mm
c_func
(paren
r_struct
id|mm_struct
op_star
id|mm
)paren
(brace
r_if
c_cond
(paren
id|mm-&gt;context
op_ne
l_int|0
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
macro_line|#ifdef DEBUG_TLB
id|printk
c_func
(paren
l_string|&quot;[tlbmm&lt;%d&gt;]&quot;
comma
id|mm-&gt;context
)paren
suffix:semicolon
macro_line|#endif
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|get_new_mmu_context
c_func
(paren
id|mm
comma
id|asid_cache
)paren
suffix:semicolon
r_if
c_cond
(paren
id|mm
op_eq
id|current-&gt;active_mm
)paren
id|set_entryhi
c_func
(paren
id|mm-&gt;context
op_amp
l_int|0xff
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|function|flush_tlb_range
r_void
id|flush_tlb_range
c_func
(paren
r_struct
id|mm_struct
op_star
id|mm
comma
r_int
r_int
id|start
comma
r_int
r_int
id|end
)paren
(brace
r_if
c_cond
(paren
id|mm-&gt;context
op_ne
l_int|0
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
id|size
suffix:semicolon
macro_line|#ifdef DEBUG_TLB
id|printk
c_func
(paren
l_string|&quot;[tlbrange&lt;%02x,%08lx,%08lx&gt;]&quot;
comma
(paren
id|mm-&gt;context
op_amp
l_int|0xff
)paren
comma
id|start
comma
id|end
)paren
suffix:semicolon
macro_line|#endif
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|size
op_assign
(paren
id|end
op_minus
id|start
op_plus
(paren
id|PAGE_SIZE
op_minus
l_int|1
)paren
)paren
op_rshift
id|PAGE_SHIFT
suffix:semicolon
id|size
op_assign
(paren
id|size
op_plus
l_int|1
)paren
op_rshift
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|size
op_le
id|mips_cpu.tlbsize
op_div
l_int|2
)paren
(brace
r_int
id|oldpid
op_assign
(paren
id|get_entryhi
c_func
(paren
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
r_int
id|newpid
op_assign
(paren
id|mm-&gt;context
op_amp
l_int|0xff
)paren
suffix:semicolon
id|start
op_and_assign
(paren
id|PAGE_MASK
op_lshift
l_int|1
)paren
suffix:semicolon
id|end
op_add_assign
(paren
(paren
id|PAGE_SIZE
op_lshift
l_int|1
)paren
op_minus
l_int|1
)paren
suffix:semicolon
id|end
op_and_assign
(paren
id|PAGE_MASK
op_lshift
l_int|1
)paren
suffix:semicolon
r_while
c_loop
(paren
id|start
OL
id|end
)paren
(brace
r_int
id|idx
suffix:semicolon
id|set_entryhi
c_func
(paren
id|start
op_or
id|newpid
)paren
suffix:semicolon
id|start
op_add_assign
(paren
id|PAGE_SIZE
op_lshift
l_int|1
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|tlb_probe
c_func
(paren
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|idx
op_assign
id|get_index
c_func
(paren
)paren
suffix:semicolon
id|set_entrylo0
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|set_entrylo1
c_func
(paren
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|idx
OL
l_int|0
)paren
(brace
r_continue
suffix:semicolon
)brace
multiline_comment|/* Make sure all entries differ. */
id|set_entryhi
c_func
(paren
id|KSEG0
op_plus
id|idx
op_star
l_int|0x2000
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|tlb_write_indexed
c_func
(paren
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
)brace
id|set_entryhi
c_func
(paren
id|oldpid
)paren
suffix:semicolon
)brace
r_else
(brace
id|get_new_mmu_context
c_func
(paren
id|mm
comma
id|asid_cache
)paren
suffix:semicolon
r_if
c_cond
(paren
id|mm
op_eq
id|current-&gt;active_mm
)paren
id|set_entryhi
c_func
(paren
id|mm-&gt;context
op_amp
l_int|0xff
)paren
suffix:semicolon
)brace
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|function|flush_tlb_page
r_void
id|flush_tlb_page
c_func
(paren
r_struct
id|vm_area_struct
op_star
id|vma
comma
r_int
r_int
id|page
)paren
(brace
r_if
c_cond
(paren
id|vma-&gt;vm_mm-&gt;context
op_ne
l_int|0
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
id|oldpid
comma
id|newpid
comma
id|idx
suffix:semicolon
macro_line|#ifdef DEBUG_TLB
id|printk
c_func
(paren
l_string|&quot;[tlbpage&lt;%d,%08lx&gt;]&quot;
comma
id|vma-&gt;vm_mm-&gt;context
comma
id|page
)paren
suffix:semicolon
macro_line|#endif
id|newpid
op_assign
(paren
id|vma-&gt;vm_mm-&gt;context
op_amp
l_int|0xff
)paren
suffix:semicolon
id|page
op_and_assign
(paren
id|PAGE_MASK
op_lshift
l_int|1
)paren
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|oldpid
op_assign
(paren
id|get_entryhi
c_func
(paren
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|set_entryhi
c_func
(paren
id|page
op_or
id|newpid
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|tlb_probe
c_func
(paren
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|idx
op_assign
id|get_index
c_func
(paren
)paren
suffix:semicolon
id|set_entrylo0
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|set_entrylo1
c_func
(paren
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|idx
OL
l_int|0
)paren
(brace
r_goto
id|finish
suffix:semicolon
)brace
multiline_comment|/* Make sure all entries differ. */
id|set_entryhi
c_func
(paren
id|KSEG0
op_plus
id|idx
op_star
l_int|0x2000
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|tlb_write_indexed
c_func
(paren
)paren
suffix:semicolon
id|finish
suffix:colon
id|BARRIER
suffix:semicolon
id|set_entryhi
c_func
(paren
id|oldpid
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|function|pgd_init
r_void
id|pgd_init
c_func
(paren
r_int
r_int
id|page
)paren
(brace
r_int
r_int
op_star
id|p
op_assign
(paren
r_int
r_int
op_star
)paren
id|page
suffix:semicolon
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|USER_PTRS_PER_PGD
suffix:semicolon
id|i
op_add_assign
l_int|8
)paren
(brace
id|p
(braket
id|i
op_plus
l_int|0
)braket
op_assign
(paren
r_int
r_int
)paren
id|invalid_pte_table
suffix:semicolon
id|p
(braket
id|i
op_plus
l_int|1
)braket
op_assign
(paren
r_int
r_int
)paren
id|invalid_pte_table
suffix:semicolon
id|p
(braket
id|i
op_plus
l_int|2
)braket
op_assign
(paren
r_int
r_int
)paren
id|invalid_pte_table
suffix:semicolon
id|p
(braket
id|i
op_plus
l_int|3
)braket
op_assign
(paren
r_int
r_int
)paren
id|invalid_pte_table
suffix:semicolon
id|p
(braket
id|i
op_plus
l_int|4
)braket
op_assign
(paren
r_int
r_int
)paren
id|invalid_pte_table
suffix:semicolon
id|p
(braket
id|i
op_plus
l_int|5
)braket
op_assign
(paren
r_int
r_int
)paren
id|invalid_pte_table
suffix:semicolon
id|p
(braket
id|i
op_plus
l_int|6
)braket
op_assign
(paren
r_int
r_int
)paren
id|invalid_pte_table
suffix:semicolon
id|p
(braket
id|i
op_plus
l_int|7
)braket
op_assign
(paren
r_int
r_int
)paren
id|invalid_pte_table
suffix:semicolon
)brace
)brace
multiline_comment|/* &n; * Updates the TLB with the new pte(s).&n; */
DECL|function|update_mmu_cache
r_void
id|update_mmu_cache
c_func
(paren
r_struct
id|vm_area_struct
op_star
id|vma
comma
r_int
r_int
id|address
comma
id|pte_t
id|pte
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|pgd_t
op_star
id|pgdp
suffix:semicolon
id|pmd_t
op_star
id|pmdp
suffix:semicolon
id|pte_t
op_star
id|ptep
suffix:semicolon
r_int
id|idx
comma
id|pid
suffix:semicolon
multiline_comment|/*&n;&t; * Handle debugger faulting in for debugee.&n;&t; */
r_if
c_cond
(paren
id|current-&gt;active_mm
op_ne
id|vma-&gt;vm_mm
)paren
r_return
suffix:semicolon
id|pid
op_assign
id|get_entryhi
c_func
(paren
)paren
op_amp
l_int|0xff
suffix:semicolon
macro_line|#ifdef DEBUG_TLB
r_if
c_cond
(paren
(paren
id|pid
op_ne
(paren
id|vma-&gt;vm_mm-&gt;context
op_amp
l_int|0xff
)paren
)paren
op_logical_or
(paren
id|vma-&gt;vm_mm-&gt;context
op_eq
l_int|0
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;update_mmu_cache: Wheee, bogus tlbpid mmpid=%d tlbpid=%d&bslash;n&quot;
comma
(paren
r_int
)paren
(paren
id|vma-&gt;vm_mm-&gt;context
op_amp
l_int|0xff
)paren
comma
id|pid
)paren
suffix:semicolon
)brace
macro_line|#endif
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|address
op_and_assign
(paren
id|PAGE_MASK
op_lshift
l_int|1
)paren
suffix:semicolon
id|set_entryhi
c_func
(paren
id|address
op_or
(paren
id|pid
)paren
)paren
suffix:semicolon
id|pgdp
op_assign
id|pgd_offset
c_func
(paren
id|vma-&gt;vm_mm
comma
id|address
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|tlb_probe
c_func
(paren
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|pmdp
op_assign
id|pmd_offset
c_func
(paren
id|pgdp
comma
id|address
)paren
suffix:semicolon
id|idx
op_assign
id|get_index
c_func
(paren
)paren
suffix:semicolon
id|ptep
op_assign
id|pte_offset
c_func
(paren
id|pmdp
comma
id|address
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|set_entrylo0
c_func
(paren
id|pte_val
c_func
(paren
op_star
id|ptep
op_increment
)paren
op_rshift
l_int|6
)paren
suffix:semicolon
id|set_entrylo1
c_func
(paren
id|pte_val
c_func
(paren
op_star
id|ptep
)paren
op_rshift
l_int|6
)paren
suffix:semicolon
id|set_entryhi
c_func
(paren
id|address
op_or
(paren
id|pid
)paren
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
r_if
c_cond
(paren
id|idx
OL
l_int|0
)paren
(brace
id|tlb_write_random
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|tlb_write_indexed
c_func
(paren
)paren
suffix:semicolon
)brace
id|BARRIER
suffix:semicolon
id|set_entryhi
c_func
(paren
id|pid
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|show_regs
r_void
id|show_regs
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
multiline_comment|/* Saved main processor registers. */
id|printk
c_func
(paren
l_string|&quot;$0 : %08lx %08lx %08lx %08lx&bslash;n&quot;
comma
l_int|0UL
comma
id|regs-&gt;regs
(braket
l_int|1
)braket
comma
id|regs-&gt;regs
(braket
l_int|2
)braket
comma
id|regs-&gt;regs
(braket
l_int|3
)braket
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;$4 : %08lx %08lx %08lx %08lx&bslash;n&quot;
comma
id|regs-&gt;regs
(braket
l_int|4
)braket
comma
id|regs-&gt;regs
(braket
l_int|5
)braket
comma
id|regs-&gt;regs
(braket
l_int|6
)braket
comma
id|regs-&gt;regs
(braket
l_int|7
)braket
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;$8 : %08lx %08lx %08lx %08lx&bslash;n&quot;
comma
id|regs-&gt;regs
(braket
l_int|8
)braket
comma
id|regs-&gt;regs
(braket
l_int|9
)braket
comma
id|regs-&gt;regs
(braket
l_int|10
)braket
comma
id|regs-&gt;regs
(braket
l_int|11
)braket
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;$12: %08lx %08lx %08lx %08lx&bslash;n&quot;
comma
id|regs-&gt;regs
(braket
l_int|12
)braket
comma
id|regs-&gt;regs
(braket
l_int|13
)braket
comma
id|regs-&gt;regs
(braket
l_int|14
)braket
comma
id|regs-&gt;regs
(braket
l_int|15
)braket
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;$16: %08lx %08lx %08lx %08lx&bslash;n&quot;
comma
id|regs-&gt;regs
(braket
l_int|16
)braket
comma
id|regs-&gt;regs
(braket
l_int|17
)braket
comma
id|regs-&gt;regs
(braket
l_int|18
)braket
comma
id|regs-&gt;regs
(braket
l_int|19
)braket
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;$20: %08lx %08lx %08lx %08lx&bslash;n&quot;
comma
id|regs-&gt;regs
(braket
l_int|20
)braket
comma
id|regs-&gt;regs
(braket
l_int|21
)braket
comma
id|regs-&gt;regs
(braket
l_int|22
)braket
comma
id|regs-&gt;regs
(braket
l_int|23
)braket
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;$24: %08lx %08lx&bslash;n&quot;
comma
id|regs-&gt;regs
(braket
l_int|24
)braket
comma
id|regs-&gt;regs
(braket
l_int|25
)braket
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;$28: %08lx %08lx %08lx %08lx&bslash;n&quot;
comma
id|regs-&gt;regs
(braket
l_int|28
)braket
comma
id|regs-&gt;regs
(braket
l_int|29
)braket
comma
id|regs-&gt;regs
(braket
l_int|30
)braket
comma
id|regs-&gt;regs
(braket
l_int|31
)braket
)paren
suffix:semicolon
multiline_comment|/* Saved cp0 registers. */
id|printk
c_func
(paren
l_string|&quot;epc   : %08lx&bslash;nStatus: %08lx&bslash;nCause : %08lx&bslash;n&quot;
comma
id|regs-&gt;cp0_epc
comma
id|regs-&gt;cp0_status
comma
id|regs-&gt;cp0_cause
)paren
suffix:semicolon
)brace
DECL|function|add_wired_entry
r_void
id|add_wired_entry
c_func
(paren
r_int
r_int
id|entrylo0
comma
r_int
r_int
id|entrylo1
comma
r_int
r_int
id|entryhi
comma
r_int
r_int
id|pagemask
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
r_int
id|wired
suffix:semicolon
r_int
r_int
id|old_pagemask
suffix:semicolon
r_int
r_int
id|old_ctx
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Save old context and create impossible VPN2 value */
id|old_ctx
op_assign
(paren
id|get_entryhi
c_func
(paren
)paren
op_amp
l_int|0xff
)paren
suffix:semicolon
id|old_pagemask
op_assign
id|get_pagemask
c_func
(paren
)paren
suffix:semicolon
id|wired
op_assign
id|get_wired
c_func
(paren
)paren
suffix:semicolon
id|set_wired
(paren
id|wired
op_plus
l_int|1
)paren
suffix:semicolon
id|set_index
(paren
id|wired
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|set_pagemask
(paren
id|pagemask
)paren
suffix:semicolon
id|set_entryhi
c_func
(paren
id|entryhi
)paren
suffix:semicolon
id|set_entrylo0
c_func
(paren
id|entrylo0
)paren
suffix:semicolon
id|set_entrylo1
c_func
(paren
id|entrylo1
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|tlb_write_indexed
c_func
(paren
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|set_entryhi
c_func
(paren
id|old_ctx
)paren
suffix:semicolon
id|BARRIER
suffix:semicolon
id|set_pagemask
(paren
id|old_pagemask
)paren
suffix:semicolon
id|flush_tlb_all
c_func
(paren
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
multiline_comment|/* Detect and size the various caches. */
DECL|function|probe_icache
r_static
r_void
id|__init
id|probe_icache
c_func
(paren
r_int
r_int
id|config
)paren
(brace
r_int
r_int
id|config1
suffix:semicolon
r_int
r_int
id|lsize
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|config
op_amp
(paren
l_int|1
op_lshift
l_int|31
)paren
)paren
)paren
(brace
multiline_comment|/* &n;&t;&t; * Not a MIPS32 complainant CPU. &n;&t;&t; * Config 1 register not supported, we assume R4k style.&n;&t;&t; */
id|icache_size
op_assign
l_int|1
op_lshift
(paren
l_int|12
op_plus
(paren
(paren
id|config
op_rshift
l_int|9
)paren
op_amp
l_int|7
)paren
)paren
suffix:semicolon
id|ic_lsize
op_assign
l_int|16
op_lshift
(paren
(paren
id|config
op_rshift
l_int|5
)paren
op_amp
l_int|1
)paren
suffix:semicolon
id|mips_cpu.icache.linesz
op_assign
id|ic_lsize
suffix:semicolon
multiline_comment|/* &n;&t;&t; * We cannot infer associativity - assume direct map&n;&t;&t; * unless probe template indicates otherwise&n;&t;&t; */
r_if
c_cond
(paren
op_logical_neg
id|mips_cpu.icache.ways
)paren
(brace
id|mips_cpu.icache.ways
op_assign
l_int|1
suffix:semicolon
)brace
id|mips_cpu.icache.sets
op_assign
(paren
id|icache_size
op_div
id|ic_lsize
)paren
op_div
id|mips_cpu.icache.ways
suffix:semicolon
)brace
r_else
(brace
id|config1
op_assign
id|read_mips32_cp0_config1
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|lsize
op_assign
(paren
(paren
id|config1
op_rshift
l_int|19
)paren
op_amp
l_int|7
)paren
)paren
)paren
id|mips_cpu.icache.linesz
op_assign
l_int|2
op_lshift
id|lsize
suffix:semicolon
r_else
id|mips_cpu.icache.linesz
op_assign
id|lsize
suffix:semicolon
id|mips_cpu.icache.sets
op_assign
l_int|64
op_lshift
(paren
(paren
id|config1
op_rshift
l_int|22
)paren
op_amp
l_int|7
)paren
suffix:semicolon
id|mips_cpu.icache.ways
op_assign
l_int|1
op_plus
(paren
(paren
id|config1
op_rshift
l_int|16
)paren
op_amp
l_int|7
)paren
suffix:semicolon
id|ic_lsize
op_assign
id|mips_cpu.icache.linesz
suffix:semicolon
id|icache_size
op_assign
id|mips_cpu.icache.sets
op_star
id|mips_cpu.icache.ways
op_star
id|ic_lsize
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;Primary instruction cache %dkb, linesize %d bytes (%d ways)&bslash;n&quot;
comma
id|icache_size
op_rshift
l_int|10
comma
id|ic_lsize
comma
id|mips_cpu.icache.ways
)paren
suffix:semicolon
)brace
DECL|function|probe_dcache
r_static
r_void
id|__init
id|probe_dcache
c_func
(paren
r_int
r_int
id|config
)paren
(brace
r_int
r_int
id|config1
suffix:semicolon
r_int
r_int
id|lsize
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|config
op_amp
(paren
l_int|1
op_lshift
l_int|31
)paren
)paren
)paren
(brace
multiline_comment|/* &n;&t;&t; * Not a MIPS32 complainant CPU. &n;&t;&t; * Config 1 register not supported, we assume R4k style.&n;&t;&t; */
id|dcache_size
op_assign
l_int|1
op_lshift
(paren
l_int|12
op_plus
(paren
(paren
id|config
op_rshift
l_int|6
)paren
op_amp
l_int|7
)paren
)paren
suffix:semicolon
id|dc_lsize
op_assign
l_int|16
op_lshift
(paren
(paren
id|config
op_rshift
l_int|4
)paren
op_amp
l_int|1
)paren
suffix:semicolon
id|mips_cpu.dcache.linesz
op_assign
id|dc_lsize
suffix:semicolon
multiline_comment|/* &n;&t;&t; * We cannot infer associativity - assume direct map&n;&t;&t; * unless probe template indicates otherwise&n;&t;&t; */
r_if
c_cond
(paren
op_logical_neg
id|mips_cpu.dcache.ways
)paren
(brace
id|mips_cpu.dcache.ways
op_assign
l_int|1
suffix:semicolon
)brace
id|mips_cpu.dcache.sets
op_assign
(paren
id|dcache_size
op_div
id|dc_lsize
)paren
op_div
id|mips_cpu.dcache.ways
suffix:semicolon
)brace
r_else
(brace
id|config1
op_assign
id|read_mips32_cp0_config1
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|lsize
op_assign
(paren
(paren
id|config1
op_rshift
l_int|10
)paren
op_amp
l_int|7
)paren
)paren
)paren
id|mips_cpu.dcache.linesz
op_assign
l_int|2
op_lshift
id|lsize
suffix:semicolon
r_else
id|mips_cpu.dcache.linesz
op_assign
id|lsize
suffix:semicolon
id|mips_cpu.dcache.sets
op_assign
l_int|64
op_lshift
(paren
(paren
id|config1
op_rshift
l_int|13
)paren
op_amp
l_int|7
)paren
suffix:semicolon
id|mips_cpu.dcache.ways
op_assign
l_int|1
op_plus
(paren
(paren
id|config1
op_rshift
l_int|7
)paren
op_amp
l_int|7
)paren
suffix:semicolon
id|dc_lsize
op_assign
id|mips_cpu.dcache.linesz
suffix:semicolon
id|dcache_size
op_assign
id|mips_cpu.dcache.sets
op_star
id|mips_cpu.dcache.ways
op_star
id|dc_lsize
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;Primary data cache %dkb, linesize %d bytes (%d ways)&bslash;n&quot;
comma
id|dcache_size
op_rshift
l_int|10
comma
id|dc_lsize
comma
id|mips_cpu.dcache.ways
)paren
suffix:semicolon
)brace
multiline_comment|/* If you even _breathe_ on this function, look at the gcc output&n; * and make sure it does not pop things on and off the stack for&n; * the cache sizing loop that executes in KSEG1 space or else&n; * you will crash and burn badly.  You have been warned.&n; */
DECL|function|probe_scache
r_static
r_int
id|__init
id|probe_scache
c_func
(paren
r_int
r_int
id|config
)paren
(brace
r_extern
r_int
r_int
id|stext
suffix:semicolon
r_int
r_int
id|flags
comma
id|addr
comma
id|begin
comma
id|end
comma
id|pow2
suffix:semicolon
r_int
id|tmp
suffix:semicolon
r_if
c_cond
(paren
id|mips_cpu.scache.flags
op_eq
id|MIPS_CACHE_NOT_PRESENT
)paren
r_return
l_int|0
suffix:semicolon
id|tmp
op_assign
(paren
(paren
id|config
op_rshift
l_int|17
)paren
op_amp
l_int|1
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tmp
)paren
(brace
r_return
l_int|0
suffix:semicolon
)brace
id|tmp
op_assign
(paren
(paren
id|config
op_rshift
l_int|22
)paren
op_amp
l_int|3
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|tmp
)paren
(brace
r_case
l_int|0
suffix:colon
id|sc_lsize
op_assign
l_int|16
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|sc_lsize
op_assign
l_int|32
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|sc_lsize
op_assign
l_int|64
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|sc_lsize
op_assign
l_int|128
suffix:semicolon
r_break
suffix:semicolon
)brace
id|begin
op_assign
(paren
r_int
r_int
)paren
op_amp
id|stext
suffix:semicolon
id|begin
op_and_assign
op_complement
(paren
(paren
l_int|4
op_star
l_int|1024
op_star
l_int|1024
)paren
op_minus
l_int|1
)paren
suffix:semicolon
id|end
op_assign
id|begin
op_plus
(paren
l_int|4
op_star
l_int|1024
op_star
l_int|1024
)paren
suffix:semicolon
multiline_comment|/* This is such a bitch, you&squot;d think they would make it&n;&t; * easy to do this.  Away you daemons of stupidity!&n;&t; */
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Fill each size-multiple cache line with a valid tag. */
id|pow2
op_assign
(paren
l_int|64
op_star
l_int|1024
)paren
suffix:semicolon
r_for
c_loop
(paren
id|addr
op_assign
id|begin
suffix:semicolon
id|addr
OL
id|end
suffix:semicolon
id|addr
op_assign
(paren
id|begin
op_plus
id|pow2
)paren
)paren
(brace
r_int
r_int
op_star
id|p
op_assign
(paren
r_int
r_int
op_star
)paren
id|addr
suffix:semicolon
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;nop&quot;
suffix:colon
suffix:colon
l_string|&quot;r&quot;
(paren
op_star
id|p
)paren
)paren
suffix:semicolon
multiline_comment|/* whee... */
id|pow2
op_lshift_assign
l_int|1
suffix:semicolon
)brace
multiline_comment|/* Load first line with zero (therefore invalid) tag. */
id|set_taglo
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|set_taghi
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;nop; nop; nop; nop;&quot;
)paren
suffix:semicolon
multiline_comment|/* avoid the hazard */
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;&bslash;n&bslash;t.set noreorder&bslash;n&bslash;t&quot;
l_string|&quot;.set mips3&bslash;n&bslash;t&quot;
l_string|&quot;cache 8, (%0)&bslash;n&bslash;t&quot;
l_string|&quot;.set mips0&bslash;n&bslash;t&quot;
l_string|&quot;.set reorder&bslash;n&bslash;t&quot;
suffix:colon
suffix:colon
l_string|&quot;r&quot;
(paren
id|begin
)paren
)paren
suffix:semicolon
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;&bslash;n&bslash;t.set noreorder&bslash;n&bslash;t&quot;
l_string|&quot;.set mips3&bslash;n&bslash;t&quot;
l_string|&quot;cache 9, (%0)&bslash;n&bslash;t&quot;
l_string|&quot;.set mips0&bslash;n&bslash;t&quot;
l_string|&quot;.set reorder&bslash;n&bslash;t&quot;
suffix:colon
suffix:colon
l_string|&quot;r&quot;
(paren
id|begin
)paren
)paren
suffix:semicolon
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;&bslash;n&bslash;t.set noreorder&bslash;n&bslash;t&quot;
l_string|&quot;.set mips3&bslash;n&bslash;t&quot;
l_string|&quot;cache 11, (%0)&bslash;n&bslash;t&quot;
l_string|&quot;.set mips0&bslash;n&bslash;t&quot;
l_string|&quot;.set reorder&bslash;n&bslash;t&quot;
suffix:colon
suffix:colon
l_string|&quot;r&quot;
(paren
id|begin
)paren
)paren
suffix:semicolon
multiline_comment|/* Now search for the wrap around point. */
id|pow2
op_assign
(paren
l_int|128
op_star
l_int|1024
)paren
suffix:semicolon
id|tmp
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|addr
op_assign
(paren
id|begin
op_plus
(paren
l_int|128
op_star
l_int|1024
)paren
)paren
suffix:semicolon
id|addr
OL
(paren
id|end
)paren
suffix:semicolon
id|addr
op_assign
(paren
id|begin
op_plus
id|pow2
)paren
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;&bslash;n&bslash;t.set noreorder&bslash;n&bslash;t&quot;
l_string|&quot;.set mips3&bslash;n&bslash;t&quot;
l_string|&quot;cache 7, (%0)&bslash;n&bslash;t&quot;
l_string|&quot;.set mips0&bslash;n&bslash;t&quot;
l_string|&quot;.set reorder&bslash;n&bslash;t&quot;
suffix:colon
suffix:colon
l_string|&quot;r&quot;
(paren
id|addr
)paren
)paren
suffix:semicolon
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;nop; nop; nop; nop;&quot;
)paren
suffix:semicolon
multiline_comment|/* hazard... */
r_if
c_cond
(paren
op_logical_neg
id|get_taglo
c_func
(paren
)paren
)paren
(brace
r_break
suffix:semicolon
)brace
id|pow2
op_lshift_assign
l_int|1
suffix:semicolon
)brace
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|addr
op_sub_assign
id|begin
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Secondary cache sized at %dK linesize %d bytes.&bslash;n&quot;
comma
(paren
r_int
)paren
(paren
id|addr
op_rshift
l_int|10
)paren
comma
id|sc_lsize
)paren
suffix:semicolon
id|scache_size
op_assign
id|addr
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
DECL|function|setup_noscache_funcs
r_static
r_void
id|__init
id|setup_noscache_funcs
c_func
(paren
r_void
)paren
(brace
id|_clear_page
op_assign
(paren
r_void
op_star
)paren
id|mips32_clear_page_dc
suffix:semicolon
id|_copy_page
op_assign
(paren
r_void
op_star
)paren
id|mips32_copy_page_dc
suffix:semicolon
id|_flush_cache_all
op_assign
id|mips32_flush_cache_all_pc
suffix:semicolon
id|___flush_cache_all
op_assign
id|mips32_flush_cache_all_pc
suffix:semicolon
id|_flush_cache_mm
op_assign
id|mips32_flush_cache_mm_pc
suffix:semicolon
id|_flush_cache_range
op_assign
id|mips32_flush_cache_range_pc
suffix:semicolon
id|_flush_cache_page
op_assign
id|mips32_flush_cache_page_pc
suffix:semicolon
id|_flush_page_to_ram
op_assign
id|mips32_flush_page_to_ram_pc
suffix:semicolon
id|_flush_icache_page
op_assign
id|mips32_flush_icache_page
suffix:semicolon
id|_dma_cache_wback_inv
op_assign
id|mips32_dma_cache_wback_inv_pc
suffix:semicolon
id|_dma_cache_wback
op_assign
id|mips32_dma_cache_wback
suffix:semicolon
id|_dma_cache_inv
op_assign
id|mips32_dma_cache_inv_pc
suffix:semicolon
)brace
DECL|function|setup_scache_funcs
r_static
r_void
id|__init
id|setup_scache_funcs
c_func
(paren
r_void
)paren
(brace
id|_flush_cache_all
op_assign
id|mips32_flush_cache_all_sc
suffix:semicolon
id|___flush_cache_all
op_assign
id|mips32_flush_cache_all_sc
suffix:semicolon
id|_flush_cache_mm
op_assign
id|mips32_flush_cache_mm_sc
suffix:semicolon
id|_flush_cache_range
op_assign
id|mips32_flush_cache_range_sc
suffix:semicolon
id|_flush_cache_page
op_assign
id|mips32_flush_cache_page_sc
suffix:semicolon
id|_flush_page_to_ram
op_assign
id|mips32_flush_page_to_ram_sc
suffix:semicolon
id|_clear_page
op_assign
(paren
r_void
op_star
)paren
id|mips32_clear_page_sc
suffix:semicolon
id|_copy_page
op_assign
(paren
r_void
op_star
)paren
id|mips32_copy_page_sc
suffix:semicolon
id|_flush_icache_page
op_assign
id|mips32_flush_icache_page_s
suffix:semicolon
id|_dma_cache_wback_inv
op_assign
id|mips32_dma_cache_wback_inv_sc
suffix:semicolon
id|_dma_cache_wback
op_assign
id|mips32_dma_cache_wback
suffix:semicolon
id|_dma_cache_inv
op_assign
id|mips32_dma_cache_inv_sc
suffix:semicolon
)brace
DECL|typedef|probe_func_t
r_typedef
r_int
(paren
op_star
id|probe_func_t
)paren
(paren
r_int
r_int
)paren
suffix:semicolon
DECL|function|setup_scache
r_static
r_inline
r_void
id|__init
id|setup_scache
c_func
(paren
r_int
r_int
id|config
)paren
(brace
id|probe_func_t
id|probe_scache_kseg1
suffix:semicolon
r_int
id|sc_present
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* Maybe the cpu knows about a l2 cache? */
id|probe_scache_kseg1
op_assign
(paren
id|probe_func_t
)paren
(paren
id|KSEG1ADDR
c_func
(paren
op_amp
id|probe_scache
)paren
)paren
suffix:semicolon
id|sc_present
op_assign
id|probe_scache_kseg1
c_func
(paren
id|config
)paren
suffix:semicolon
r_if
c_cond
(paren
id|sc_present
)paren
(brace
id|mips_cpu.scache.linesz
op_assign
id|sc_lsize
suffix:semicolon
multiline_comment|/* &n;&t;&t; * We cannot infer associativity - assume direct map&n;&t;&t; * unless probe template indicates otherwise&n;&t;&t; */
r_if
c_cond
(paren
op_logical_neg
id|mips_cpu.scache.ways
)paren
(brace
id|mips_cpu.scache.ways
op_assign
l_int|1
suffix:semicolon
)brace
id|mips_cpu.scache.sets
op_assign
(paren
id|scache_size
op_div
id|sc_lsize
)paren
op_div
id|mips_cpu.scache.ways
suffix:semicolon
id|setup_scache_funcs
c_func
(paren
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|setup_noscache_funcs
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|probe_tlb
r_static
r_void
id|__init
id|probe_tlb
c_func
(paren
r_int
r_int
id|config
)paren
(brace
r_int
r_int
id|config1
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|config
op_amp
(paren
l_int|1
op_lshift
l_int|31
)paren
)paren
)paren
(brace
multiline_comment|/* &n;&t;&t; * Not a MIPS32 complainant CPU. &n;&t;&t; * Config 1 register not supported, we assume R4k style.&n;&t;&t; */
id|mips_cpu.tlbsize
op_assign
l_int|48
suffix:semicolon
)brace
r_else
(brace
id|config1
op_assign
id|read_mips32_cp0_config1
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
(paren
id|config
op_rshift
l_int|7
)paren
op_amp
l_int|3
)paren
)paren
id|panic
c_func
(paren
l_string|&quot;No MMU present&quot;
)paren
suffix:semicolon
r_else
id|mips_cpu.tlbsize
op_assign
(paren
(paren
id|config1
op_rshift
l_int|25
)paren
op_amp
l_int|0x3f
)paren
op_plus
l_int|1
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;Number of TLB entries %d.&bslash;n&quot;
comma
id|mips_cpu.tlbsize
)paren
suffix:semicolon
)brace
DECL|function|ld_mmu_mips32
r_void
id|__init
id|ld_mmu_mips32
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|config
op_assign
id|read_32bit_cp0_register
c_func
(paren
id|CP0_CONFIG
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;CPU revision is: %08x&bslash;n&quot;
comma
id|read_32bit_cp0_register
c_func
(paren
id|CP0_PRID
)paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_MIPS_UNCACHED
id|change_cp0_config
c_func
(paren
id|CONF_CM_CMASK
comma
id|CONF_CM_UNCACHED
)paren
suffix:semicolon
macro_line|#else
id|change_cp0_config
c_func
(paren
id|CONF_CM_CMASK
comma
id|CONF_CM_CACHABLE_NONCOHERENT
)paren
suffix:semicolon
macro_line|#endif
id|probe_icache
c_func
(paren
id|config
)paren
suffix:semicolon
id|probe_dcache
c_func
(paren
id|config
)paren
suffix:semicolon
id|setup_scache
c_func
(paren
id|config
)paren
suffix:semicolon
id|probe_tlb
c_func
(paren
id|config
)paren
suffix:semicolon
id|_flush_cache_sigtramp
op_assign
id|mips32_flush_cache_sigtramp
suffix:semicolon
id|_flush_icache_range
op_assign
id|mips32_flush_icache_range
suffix:semicolon
multiline_comment|/* Ouch */
id|__flush_cache_all
c_func
(paren
)paren
suffix:semicolon
id|write_32bit_cp0_register
c_func
(paren
id|CP0_WIRED
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * You should never change this register:&n;&t; *   - The entire mm handling assumes the c0_pagemask register to&n;&t; *     be set for 4kb pages.&n;&t; */
id|write_32bit_cp0_register
c_func
(paren
id|CP0_PAGEMASK
comma
id|PM_4K
)paren
suffix:semicolon
id|flush_tlb_all
c_func
(paren
)paren
suffix:semicolon
)brace
eof
