<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/GCNSchedStrategy.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">GCNSchedStrategy.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="GCNSchedStrategy_8h_source.html">GCNSchedStrategy.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUIGroupLP_8h_source.html">AMDGPUIGroupLP.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterClassInfo_8h_source.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for GCNSchedStrategy.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="GCNSchedStrategy_8cpp__incl.png" border="0" usemap="#lib_2Target_2AMDGPU_2GCNSchedStrategy_8cpp" alt=""/></div>
</div>
</div>
<p><a href="GCNSchedStrategy_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEarlierIssuingCycle.html">EarlierIssuingCycle</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNSchedStrategy_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;machine-scheduler&quot;</td></tr>
<tr class="memdesc:ad78e062f62e0d6e453941fb4ca843e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generally, the reason for having multiple scheduling stages is to account for the kernel-wide effect of register usage on occupancy.  <a href="GCNSchedStrategy_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">More...</a><br /></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a76923341fddafb3d1ed56aef0569ee68"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNSchedStrategy_8cpp.html#a76923341fddafb3d1ed56aef0569ee68">printScheduleModel</a> (<a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#a5743bf6b970f3df28bfb30ecf01c626f">std::set</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;, <a class="el" href="structEarlierIssuingCycle.html">EarlierIssuingCycle</a> &gt; &amp;ReadyCycles)</td></tr>
<tr class="separator:a76923341fddafb3d1ed56aef0569ee68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9caea6f361f31119324b93999ad1028c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNSchedStrategy_8cpp.html#a9caea6f361f31119324b93999ad1028c">hasIGLPInstrs</a> (<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAG)</td></tr>
<tr class="separator:a9caea6f361f31119324b93999ad1028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a3b9f8729601d93f7ada55a93097dfcaf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNSchedStrategy_8cpp.html#a3b9f8729601d93f7ada55a93097dfcaf">DisableUnclusterHighRP</a> (&quot;amdgpu-disable-unclustred-high-rp-reschedule&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable unclustred high <a class="el" href="lib_2Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> pressure &quot; &quot;<a class="el" href="StraightLineStrengthReduce_8cpp.html#a7b51b9df5e7db582597e8556087c71ce">reduction</a> scheduling stage.&quot;), cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>))</td></tr>
<tr class="separator:a3b9f8729601d93f7ada55a93097dfcaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19b78e94c87be3c2e2b19bf037f451b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNSchedStrategy_8cpp.html#ab19b78e94c87be3c2e2b19bf037f451b">ScheduleMetricBias</a> (&quot;amdgpu-schedule-metric-bias&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Sets the bias which adds weight <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> occupancy vs latency. Set <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> &quot; &quot;100 <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> chase the occupancy only.&quot;), cl::init(10))</td></tr>
<tr class="separator:ab19b78e94c87be3c2e2b19bf037f451b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware.</p>
<p>This pass will apply multiple scheduling stages to the same function. Regions are first recorded in GCNScheduleDAGMILive::schedule. The actual entry point for the scheduling of those regions is GCNScheduleDAGMILive::runSchedStages. </p>

<p class="definition">Definition in file <a class="el" href="GCNSchedStrategy_8cpp_source.html">GCNSchedStrategy.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;machine-scheduler&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generally, the reason for having multiple scheduling stages is to account for the kernel-wide effect of register usage on occupancy. </p>
<p>Usually, only a few scheduling regions will have register pressure high enough to limit occupancy for the kernel, so constraints can be relaxed to improve ILP in other regions. </p>

<p class="definition">Definition at line <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00031">31</a> of file <a class="el" href="GCNSchedStrategy_8cpp_source.html">GCNSchedStrategy.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a9caea6f361f31119324b93999ad1028c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9caea6f361f31119324b93999ad1028c">&#9670;&nbsp;</a></span>hasIGLPInstrs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasIGLPInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01519">1519</a> of file <a class="el" href="GCNSchedStrategy_8cpp_source.html">GCNSchedStrategy.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00278">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00281">llvm::ScheduleDAGInstrs::end()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01532">llvm::GCNPostScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a id="a76923341fddafb3d1ed56aef0569ee68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76923341fddafb3d1ed56aef0569ee68">&#9670;&nbsp;</a></span>printScheduleModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void printScheduleModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#a5743bf6b970f3df28bfb30ecf01c626f">std::set</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;, <a class="el" href="structEarlierIssuingCycle.html">EarlierIssuingCycle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>ReadyCycles</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00984">984</a> of file <a class="el" href="GCNSchedStrategy_8cpp_source.html">GCNSchedStrategy.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01005">llvm::GCNSchedStage::getScheduleMetrics()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a3b9f8729601d93f7ada55a93097dfcaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9f8729601d93f7ada55a93097dfcaf">&#9670;&nbsp;</a></span>DisableUnclusterHighRP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableUnclusterHighRP(&quot;amdgpu-disable-unclustred-high-rp-reschedule&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable unclustred high <a class="el" href="lib_2Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> pressure &quot; &quot;<a class="el" href="StraightLineStrengthReduce_8cpp.html#a7b51b9df5e7db582597e8556087c71ce">reduction</a> scheduling stage.&quot;), cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00675">llvm::UnclusteredHighRPStage::initGCNSchedStage()</a>.</p>

</div>
</div>
<a id="ab19b78e94c87be3c2e2b19bf037f451b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab19b78e94c87be3c2e2b19bf037f451b">&#9670;&nbsp;</a></span>ScheduleMetricBias</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&gt; ScheduleMetricBias(&quot;amdgpu-schedule-metric-bias&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Sets the bias which adds weight <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> occupancy vs latency. Set <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac2b15b507a33298ecf7ad382b6558a9b">it</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> &quot; &quot;100 <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> chase the occupancy only.&quot;), cl::init(10))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01093">llvm::UnclusteredHighRPStage::shouldRevertScheduling()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
