# Single-Cycle-RISCV-Processor
This project presents a modular implementation of a 32-bit single-cycle RISC-V processor using SystemVerilog. Each component is designed for clarity and verified through simulation, making it suitable for educational purposes and further development.
