/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Dec  1 06:47:14 2016
 *                 Full Compile MD5 Checksum  20bceb797972bbbfe6886f688dd76df1
 *                     (minus title and desc)
 *                 MD5 Checksum               60da5b9432d9a6239bf2f04b2e62b119
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_SYSTEMPORTLITE_1_TDMA_H__
#define BCHP_SYSTEMPORTLITE_1_TDMA_H__

/***************************************************************************
 *SYSTEMPORTLITE_1_TDMA
 ***************************************************************************/
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_WRITE_PORT_HI 0x01404000 /* [RW][32] Descriptor 0 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_WRITE_PORT_LO 0x01404004 /* [RW][32] Descriptor 0 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_WRITE_PORT_HI 0x01404008 /* [RW][32] Descriptor 1 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_WRITE_PORT_LO 0x0140400c /* [RW][32] Descriptor 1 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_WRITE_PORT_HI 0x01404010 /* [RW][32] Descriptor 2 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_WRITE_PORT_LO 0x01404014 /* [RW][32] Descriptor 2 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_WRITE_PORT_HI 0x01404018 /* [RW][32] Descriptor 3 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_WRITE_PORT_LO 0x0140401c /* [RW][32] Descriptor 3 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_WRITE_PORT_HI 0x01404020 /* [RW][32] Descriptor 4 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_WRITE_PORT_LO 0x01404024 /* [RW][32] Descriptor 4 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_WRITE_PORT_HI 0x01404028 /* [RW][32] Descriptor 5 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_WRITE_PORT_LO 0x0140402c /* [RW][32] Descriptor 5 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_WRITE_PORT_HI 0x01404030 /* [RW][32] Descriptor 6 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_WRITE_PORT_LO 0x01404034 /* [RW][32] Descriptor 6 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_WRITE_PORT_HI 0x01404038 /* [RW][32] Descriptor 7 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_WRITE_PORT_LO 0x0140403c /* [RW][32] Descriptor 7 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_WRITE_PORT_HI 0x01404040 /* [RW][32] Descriptor 8 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_WRITE_PORT_LO 0x01404044 /* [RW][32] Descriptor 8 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_WRITE_PORT_HI 0x01404048 /* [RW][32] Descriptor 9 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_WRITE_PORT_LO 0x0140404c /* [RW][32] Descriptor 9 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_WRITE_PORT_HI 0x01404050 /* [RW][32] Descriptor 10 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_WRITE_PORT_LO 0x01404054 /* [RW][32] Descriptor 10 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_WRITE_PORT_HI 0x01404058 /* [RW][32] Descriptor 11 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_WRITE_PORT_LO 0x0140405c /* [RW][32] Descriptor 11 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_WRITE_PORT_HI 0x01404060 /* [RW][32] Descriptor 12 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_WRITE_PORT_LO 0x01404064 /* [RW][32] Descriptor 12 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_WRITE_PORT_HI 0x01404068 /* [RW][32] Descriptor 13 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_WRITE_PORT_LO 0x0140406c /* [RW][32] Descriptor 13 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_WRITE_PORT_HI 0x01404070 /* [RW][32] Descriptor 14 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_WRITE_PORT_LO 0x01404074 /* [RW][32] Descriptor 14 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_WRITE_PORT_HI 0x01404078 /* [RW][32] Descriptor 15 write port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_WRITE_PORT_LO 0x0140407c /* [RW][32] Descriptor 15 write port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_HI 0x01404100 /* [RO][32] Descriptor 0 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_LO 0x01404104 /* [RO][32] Descriptor 0 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_HI 0x01404108 /* [RO][32] Descriptor 1 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_LO 0x0140410c /* [RO][32] Descriptor 1 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_HI 0x01404110 /* [RO][32] Descriptor 2 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_LO 0x01404114 /* [RO][32] Descriptor 2 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_HI 0x01404118 /* [RO][32] Descriptor 3 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_LO 0x0140411c /* [RO][32] Descriptor 3 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_HI 0x01404120 /* [RO][32] Descriptor 4 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_LO 0x01404124 /* [RO][32] Descriptor 4 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_HI 0x01404128 /* [RO][32] Descriptor 5 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_LO 0x0140412c /* [RO][32] Descriptor 5 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_HI 0x01404130 /* [RO][32] Descriptor 6 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_LO 0x01404134 /* [RO][32] Descriptor 6 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_HI 0x01404138 /* [RO][32] Descriptor 7 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_LO 0x0140413c /* [RO][32] Descriptor 7 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_HI 0x01404140 /* [RO][32] Descriptor 8 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_LO 0x01404144 /* [RO][32] Descriptor 8 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_HI 0x01404148 /* [RO][32] Descriptor 9 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_LO 0x0140414c /* [RO][32] Descriptor 9 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_HI 0x01404150 /* [RO][32] Descriptor 10 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_LO 0x01404154 /* [RO][32] Descriptor 10 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_HI 0x01404158 /* [RO][32] Descriptor 11 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_LO 0x0140415c /* [RO][32] Descriptor 11 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_HI 0x01404160 /* [RO][32] Descriptor 12 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_LO 0x01404164 /* [RO][32] Descriptor 12 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_HI 0x01404168 /* [RO][32] Descriptor 13 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_LO 0x0140416c /* [RO][32] Descriptor 13 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_HI 0x01404170 /* [RO][32] Descriptor 14 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_LO 0x01404174 /* [RO][32] Descriptor 14 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_HI 0x01404178 /* [RO][32] Descriptor 15 read port high */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_LO 0x0140417c /* [RO][32] Descriptor 15 read port low */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_CMD 0x01404200 /* [RW][32] Descriptor 0 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_CMD 0x01404204 /* [RW][32] Descriptor 1 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_CMD 0x01404208 /* [RW][32] Descriptor 2 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_CMD 0x0140420c /* [RW][32] Descriptor 3 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_CMD 0x01404210 /* [RW][32] Descriptor 4 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_CMD 0x01404214 /* [RW][32] Descriptor 5 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_CMD 0x01404218 /* [RW][32] Descriptor 6 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_CMD 0x0140421c /* [RW][32] Descriptor 7 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_CMD 0x01404220 /* [RW][32] Descriptor 8 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_CMD 0x01404224 /* [RW][32] Descriptor 9 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_CMD 0x01404228 /* [RW][32] Descriptor 10 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_CMD 0x0140422c /* [RW][32] Descriptor 11 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_CMD 0x01404230 /* [RW][32] Descriptor 12 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_CMD 0x01404234 /* [RW][32] Descriptor 13 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_CMD 0x01404238 /* [RW][32] Descriptor 14 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_CMD 0x0140423c /* [RW][32] Descriptor 15 read port command */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR 0x01404280 /* [RW][32] TDMA Descriptor Ring 0 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT 0x01404284 /* [RW][32] TDMA Descriptor Ring 0 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD 0x01404288 /* [RW][32] TDMA Descriptor Ring 0 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL 0x0140428c /* [RW][32] TDMA Descriptor Ring 0 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX 0x01404290 /* [RW][32] TDMA Descriptor Ring 0 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING 0x01404294 /* [RW][32] TDMA Descriptor Ring 0 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID 0x01404298 /* [RW][32] TDMA Descriptor Ring 0 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR 0x0140429c /* [RW][32] TDMA Descriptor Ring 1 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT 0x014042a0 /* [RW][32] TDMA Descriptor Ring 1 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD 0x014042a4 /* [RW][32] TDMA Descriptor Ring 1 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL 0x014042a8 /* [RW][32] TDMA Descriptor Ring 1 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX 0x014042ac /* [RW][32] TDMA Descriptor Ring 1 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING 0x014042b0 /* [RW][32] TDMA Descriptor Ring 1 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID 0x014042b4 /* [RW][32] TDMA Descriptor Ring 1 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR 0x014042b8 /* [RW][32] TDMA Descriptor Ring 2 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT 0x014042bc /* [RW][32] TDMA Descriptor Ring 2 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD 0x014042c0 /* [RW][32] TDMA Descriptor Ring 2 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL 0x014042c4 /* [RW][32] TDMA Descriptor Ring 2 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX 0x014042c8 /* [RW][32] TDMA Descriptor Ring 2 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING 0x014042cc /* [RW][32] TDMA Descriptor Ring 2 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID 0x014042d0 /* [RW][32] TDMA Descriptor Ring 2 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR 0x014042d4 /* [RW][32] TDMA Descriptor Ring 3 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT 0x014042d8 /* [RW][32] TDMA Descriptor Ring 3 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD 0x014042dc /* [RW][32] TDMA Descriptor Ring 3 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL 0x014042e0 /* [RW][32] TDMA Descriptor Ring 3 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX 0x014042e4 /* [RW][32] TDMA Descriptor Ring 3 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING 0x014042e8 /* [RW][32] TDMA Descriptor Ring 3 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID 0x014042ec /* [RW][32] TDMA Descriptor Ring 3 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR 0x014042f0 /* [RW][32] TDMA Descriptor Ring 4 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT 0x014042f4 /* [RW][32] TDMA Descriptor Ring 4 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD 0x014042f8 /* [RW][32] TDMA Descriptor Ring 4 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL 0x014042fc /* [RW][32] TDMA Descriptor Ring 4 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX 0x01404300 /* [RW][32] TDMA Descriptor Ring 4 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING 0x01404304 /* [RW][32] TDMA Descriptor Ring 4 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID 0x01404308 /* [RW][32] TDMA Descriptor Ring 4 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR 0x0140430c /* [RW][32] TDMA Descriptor Ring 5 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT 0x01404310 /* [RW][32] TDMA Descriptor Ring 5 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD 0x01404314 /* [RW][32] TDMA Descriptor Ring 5 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL 0x01404318 /* [RW][32] TDMA Descriptor Ring 5 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX 0x0140431c /* [RW][32] TDMA Descriptor Ring 5 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING 0x01404320 /* [RW][32] TDMA Descriptor Ring 5 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID 0x01404324 /* [RW][32] TDMA Descriptor Ring 5 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR 0x01404328 /* [RW][32] TDMA Descriptor Ring 6 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT 0x0140432c /* [RW][32] TDMA Descriptor Ring 6 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD 0x01404330 /* [RW][32] TDMA Descriptor Ring 6 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL 0x01404334 /* [RW][32] TDMA Descriptor Ring 6 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX 0x01404338 /* [RW][32] TDMA Descriptor Ring 6 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING 0x0140433c /* [RW][32] TDMA Descriptor Ring 6 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID 0x01404340 /* [RW][32] TDMA Descriptor Ring 6 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR 0x01404344 /* [RW][32] TDMA Descriptor Ring 7 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT 0x01404348 /* [RW][32] TDMA Descriptor Ring 7 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD 0x0140434c /* [RW][32] TDMA Descriptor Ring 7 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL 0x01404350 /* [RW][32] TDMA Descriptor Ring 7 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX 0x01404354 /* [RW][32] TDMA Descriptor Ring 7 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING 0x01404358 /* [RW][32] TDMA Descriptor Ring 7 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID 0x0140435c /* [RW][32] TDMA Descriptor Ring 7 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR 0x01404360 /* [RW][32] TDMA Descriptor Ring 8 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT 0x01404364 /* [RW][32] TDMA Descriptor Ring 8 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD 0x01404368 /* [RW][32] TDMA Descriptor Ring 8 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL 0x0140436c /* [RW][32] TDMA Descriptor Ring 8 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX 0x01404370 /* [RW][32] TDMA Descriptor Ring 8 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING 0x01404374 /* [RW][32] TDMA Descriptor Ring 8 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID 0x01404378 /* [RW][32] TDMA Descriptor Ring 8 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR 0x0140437c /* [RW][32] TDMA Descriptor Ring 9 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT 0x01404380 /* [RW][32] TDMA Descriptor Ring 9 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD 0x01404384 /* [RW][32] TDMA Descriptor Ring 9 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL 0x01404388 /* [RW][32] TDMA Descriptor Ring 9 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX 0x0140438c /* [RW][32] TDMA Descriptor Ring 9 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING 0x01404390 /* [RW][32] TDMA Descriptor Ring 9 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID 0x01404394 /* [RW][32] TDMA Descriptor Ring 9 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR 0x01404398 /* [RW][32] TDMA Descriptor Ring 10 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT 0x0140439c /* [RW][32] TDMA Descriptor Ring 10 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD 0x014043a0 /* [RW][32] TDMA Descriptor Ring 10 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL 0x014043a4 /* [RW][32] TDMA Descriptor Ring 10 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX 0x014043a8 /* [RW][32] TDMA Descriptor Ring 10 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING 0x014043ac /* [RW][32] TDMA Descriptor Ring 10 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID 0x014043b0 /* [RW][32] TDMA Descriptor Ring 10 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR 0x014043b4 /* [RW][32] TDMA Descriptor Ring 11 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT 0x014043b8 /* [RW][32] TDMA Descriptor Ring 11 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD 0x014043bc /* [RW][32] TDMA Descriptor Ring 11 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL 0x014043c0 /* [RW][32] TDMA Descriptor Ring 11 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX 0x014043c4 /* [RW][32] TDMA Descriptor Ring 11 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING 0x014043c8 /* [RW][32] TDMA Descriptor Ring 11 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID 0x014043cc /* [RW][32] TDMA Descriptor Ring 11 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR 0x014043d0 /* [RW][32] TDMA Descriptor Ring 12 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT 0x014043d4 /* [RW][32] TDMA Descriptor Ring 12 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD 0x014043d8 /* [RW][32] TDMA Descriptor Ring 12 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL 0x014043dc /* [RW][32] TDMA Descriptor Ring 12 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX 0x014043e0 /* [RW][32] TDMA Descriptor Ring 12 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING 0x014043e4 /* [RW][32] TDMA Descriptor Ring 12 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID 0x014043e8 /* [RW][32] TDMA Descriptor Ring 12 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR 0x014043ec /* [RW][32] TDMA Descriptor Ring 13 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT 0x014043f0 /* [RW][32] TDMA Descriptor Ring 13 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD 0x014043f4 /* [RW][32] TDMA Descriptor Ring 13 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL 0x014043f8 /* [RW][32] TDMA Descriptor Ring 13 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX 0x014043fc /* [RW][32] TDMA Descriptor Ring 13 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING 0x01404400 /* [RW][32] TDMA Descriptor Ring 13 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID 0x01404404 /* [RW][32] TDMA Descriptor Ring 13 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR 0x01404408 /* [RW][32] TDMA Descriptor Ring 14 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT 0x0140440c /* [RW][32] TDMA Descriptor Ring 14 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD 0x01404410 /* [RW][32] TDMA Descriptor Ring 14 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL 0x01404414 /* [RW][32] TDMA Descriptor Ring 14 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX 0x01404418 /* [RW][32] TDMA Descriptor Ring 14 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING 0x0140441c /* [RW][32] TDMA Descriptor Ring 14 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID 0x01404420 /* [RW][32] TDMA Descriptor Ring 14 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR 0x01404424 /* [RW][32] TDMA Descriptor Ring 15 Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT 0x01404428 /* [RW][32] TDMA Descriptor Ring 15 Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD 0x0140442c /* [RW][32] TDMA Descriptor Ring 15 Max/Hysteresis Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL 0x01404430 /* [RW][32] TDMA Descriptor Ring 15 Interrupt Threshold Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX 0x01404434 /* [RW][32] TDMA Descriptor Ring 15 Producer and Consumer Index Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING 0x01404438 /* [RW][32] TDMA Descriptor Ring 15 Mapping Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID 0x0140443c /* [RW][32] TDMA Descriptor Ring 15 PCP/DEI/VID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL       0x01404600 /* [RW][32] TDMA Control Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_STATUS        0x01404604 /* [RW][32] TDMA Status Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_BURST_SIZE 0x01404608 /* [RW][32] Maximum SCB Burst Size Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_MAX_THRESHOLD_STATUS 0x0140460c /* [RO][32] Over Max Threshold Status Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_HYST_THRESHOLD_STATUS 0x01404610 /* [RO][32] Over Hysteresis Threshold Status Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TPID          0x01404614 /* [RW][32] TDMA TPID Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR 0x01404618 /* [RW][32] TDMA Free List Head/Tail Pointer Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_COUNT 0x0140461c /* [RW][32] TDMA Free List Count Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_2_ARBITER_CTRL 0x01404620 /* [RW][32] TDMA Tier 2 Arbiter Control Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL 0x01404624 /* [RW][32] TDMA Tier 1 Arbiter 0 Control Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_QUEUE_ENABLE 0x01404628 /* [RW][32] TDMA Tier 1 Arbiter 0 Queue Enable Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL 0x0140462c /* [RW][32] TDMA Tier 1 Arbiter 1 Control Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_QUEUE_ENABLE 0x01404630 /* [RW][32] TDMA Tier 1 Arbiter 1 Queue Enable Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL 0x01404634 /* [RW][32] TDMA Tier 1 Arbiter 2 Control Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_QUEUE_ENABLE 0x01404638 /* [RW][32] TDMA Tier 1 Arbiter 2 Queue Enable Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL 0x0140463c /* [RW][32] TDMA Tier 1 Arbiter 3 Control Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_QUEUE_ENABLE 0x01404640 /* [RW][32] TDMA Tier 1 Arbiter 3 Queue Enable Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_ENDIAN_OVERRIDE 0x01404644 /* [RW][32] TDMA SCB Endianes Override Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TEST          0x01404648 /* [RW][32] TEST Register */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DEBUG         0x0140464c /* [RO][32] Debug Register */

/***************************************************************************
 *DESCRIPTOR_00_WRITE_PORT_HI - Descriptor 0 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_00_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_00_WRITE_PORT_LO - Descriptor 0 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_00_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_01_WRITE_PORT_HI - Descriptor 1 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_01_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_01_WRITE_PORT_LO - Descriptor 1 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_01_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_02_WRITE_PORT_HI - Descriptor 2 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_02_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_02_WRITE_PORT_LO - Descriptor 2 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_02_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_03_WRITE_PORT_HI - Descriptor 3 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_03_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_03_WRITE_PORT_LO - Descriptor 3 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_03_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_04_WRITE_PORT_HI - Descriptor 4 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_04_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_04_WRITE_PORT_LO - Descriptor 4 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_04_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_05_WRITE_PORT_HI - Descriptor 5 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_05_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_05_WRITE_PORT_LO - Descriptor 5 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_05_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_06_WRITE_PORT_HI - Descriptor 6 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_06_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_06_WRITE_PORT_LO - Descriptor 6 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_06_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_07_WRITE_PORT_HI - Descriptor 7 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_07_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_07_WRITE_PORT_LO - Descriptor 7 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_07_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_08_WRITE_PORT_HI - Descriptor 8 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_08_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_08_WRITE_PORT_LO - Descriptor 8 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_08_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_09_WRITE_PORT_HI - Descriptor 9 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_09_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_09_WRITE_PORT_LO - Descriptor 9 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_09_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_10_WRITE_PORT_HI - Descriptor 10 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_10_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_10_WRITE_PORT_LO - Descriptor 10 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_10_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_11_WRITE_PORT_HI - Descriptor 11 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_11_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_11_WRITE_PORT_LO - Descriptor 11 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_11_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_12_WRITE_PORT_HI - Descriptor 12 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_12_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_12_WRITE_PORT_LO - Descriptor 12 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_12_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_13_WRITE_PORT_HI - Descriptor 13 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_13_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_13_WRITE_PORT_LO - Descriptor 13 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_13_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_14_WRITE_PORT_HI - Descriptor 14 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_14_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_14_WRITE_PORT_LO - Descriptor 14 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_14_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_15_WRITE_PORT_HI - Descriptor 15 write port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_15_WRITE_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_WRITE_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_WRITE_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_15_WRITE_PORT_LO - Descriptor 15 write port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_15_WRITE_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_WRITE_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_WRITE_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_00_READ_PORT_HI - Descriptor 0 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_00_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_00_READ_PORT_LO - Descriptor 0 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_00_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_01_READ_PORT_HI - Descriptor 1 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_01_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_01_READ_PORT_LO - Descriptor 1 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_01_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_02_READ_PORT_HI - Descriptor 2 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_02_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_02_READ_PORT_LO - Descriptor 2 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_02_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_03_READ_PORT_HI - Descriptor 3 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_03_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_03_READ_PORT_LO - Descriptor 3 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_03_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_04_READ_PORT_HI - Descriptor 4 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_04_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_04_READ_PORT_LO - Descriptor 4 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_04_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_05_READ_PORT_HI - Descriptor 5 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_05_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_05_READ_PORT_LO - Descriptor 5 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_05_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_06_READ_PORT_HI - Descriptor 6 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_06_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_06_READ_PORT_LO - Descriptor 6 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_06_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_07_READ_PORT_HI - Descriptor 7 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_07_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_07_READ_PORT_LO - Descriptor 7 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_07_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_08_READ_PORT_HI - Descriptor 8 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_08_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_08_READ_PORT_LO - Descriptor 8 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_08_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_09_READ_PORT_HI - Descriptor 9 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_09_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_09_READ_PORT_LO - Descriptor 9 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_09_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_10_READ_PORT_HI - Descriptor 10 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_10_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_10_READ_PORT_LO - Descriptor 10 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_10_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_11_READ_PORT_HI - Descriptor 11 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_11_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_11_READ_PORT_LO - Descriptor 11 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_11_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_12_READ_PORT_HI - Descriptor 12 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_12_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_12_READ_PORT_LO - Descriptor 12 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_12_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_13_READ_PORT_HI - Descriptor 13 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_13_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_13_READ_PORT_LO - Descriptor 13 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_13_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_14_READ_PORT_HI - Descriptor 14 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_14_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_14_READ_PORT_LO - Descriptor 14 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_14_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_15_READ_PORT_HI - Descriptor 15 read port high
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_15_READ_PORT_HI :: DESCRIPTOR_HI [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_HI_DESCRIPTOR_HI_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_HI_DESCRIPTOR_HI_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_15_READ_PORT_LO - Descriptor 15 read port low
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_15_READ_PORT_LO :: DESCRIPTOR_LO [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_LO_DESCRIPTOR_LO_MASK 0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_LO_DESCRIPTOR_LO_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_00_READ_PORT_CMD - Descriptor 0 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_00_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_00_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_00_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_01_READ_PORT_CMD - Descriptor 1 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_01_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_01_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_01_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_02_READ_PORT_CMD - Descriptor 2 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_02_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_02_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_02_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_03_READ_PORT_CMD - Descriptor 3 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_03_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_03_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_03_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_04_READ_PORT_CMD - Descriptor 4 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_04_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_04_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_04_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_05_READ_PORT_CMD - Descriptor 5 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_05_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_05_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_05_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_06_READ_PORT_CMD - Descriptor 6 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_06_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_06_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_06_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_07_READ_PORT_CMD - Descriptor 7 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_07_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_07_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_07_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_08_READ_PORT_CMD - Descriptor 8 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_08_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_08_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_08_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_09_READ_PORT_CMD - Descriptor 9 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_09_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_09_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_09_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_10_READ_PORT_CMD - Descriptor 10 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_10_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_10_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_10_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_11_READ_PORT_CMD - Descriptor 11 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_11_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_11_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_11_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_12_READ_PORT_CMD - Descriptor 12 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_12_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_12_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_12_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_13_READ_PORT_CMD - Descriptor 13 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_13_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_13_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_13_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_14_READ_PORT_CMD - Descriptor 14 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_14_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_14_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_14_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESCRIPTOR_15_READ_PORT_CMD - Descriptor 15 read port command
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_15_READ_PORT_CMD :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_CMD_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_CMD_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: DESCRIPTOR_15_READ_PORT_CMD :: RD_COMMAND [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_CMD_RD_COMMAND_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESCRIPTOR_15_READ_PORT_CMD_RD_COMMAND_SHIFT 0

/***************************************************************************
 *DESC_RING_00_HEAD_TAIL_PTR - TDMA Descriptor Ring 0 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_00_COUNT - TDMA Descriptor Ring 0 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_00_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 0 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_00_INTR_CONTROL - TDMA Descriptor Ring 0 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_00_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 0 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_00_MAPPING - TDMA Descriptor Ring 0 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_00_PCP_DEI_VID - TDMA Descriptor Ring 0 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_00_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_00_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_HEAD_TAIL_PTR - TDMA Descriptor Ring 1 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_COUNT - TDMA Descriptor Ring 1 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 1 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_INTR_CONTROL - TDMA Descriptor Ring 1 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 1 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_MAPPING - TDMA Descriptor Ring 1 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_01_PCP_DEI_VID - TDMA Descriptor Ring 1 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_01_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_01_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_HEAD_TAIL_PTR - TDMA Descriptor Ring 2 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_COUNT - TDMA Descriptor Ring 2 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 2 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_INTR_CONTROL - TDMA Descriptor Ring 2 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 2 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_MAPPING - TDMA Descriptor Ring 2 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_02_PCP_DEI_VID - TDMA Descriptor Ring 2 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_02_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_02_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_HEAD_TAIL_PTR - TDMA Descriptor Ring 3 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_COUNT - TDMA Descriptor Ring 3 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 3 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_INTR_CONTROL - TDMA Descriptor Ring 3 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 3 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_MAPPING - TDMA Descriptor Ring 3 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_03_PCP_DEI_VID - TDMA Descriptor Ring 3 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_03_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_03_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_HEAD_TAIL_PTR - TDMA Descriptor Ring 4 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_COUNT - TDMA Descriptor Ring 4 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 4 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_INTR_CONTROL - TDMA Descriptor Ring 4 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 4 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_MAPPING - TDMA Descriptor Ring 4 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_04_PCP_DEI_VID - TDMA Descriptor Ring 4 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_04_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_04_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_HEAD_TAIL_PTR - TDMA Descriptor Ring 5 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_COUNT - TDMA Descriptor Ring 5 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 5 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_INTR_CONTROL - TDMA Descriptor Ring 5 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 5 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_MAPPING - TDMA Descriptor Ring 5 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_05_PCP_DEI_VID - TDMA Descriptor Ring 5 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_05_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_05_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_HEAD_TAIL_PTR - TDMA Descriptor Ring 6 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_COUNT - TDMA Descriptor Ring 6 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 6 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_INTR_CONTROL - TDMA Descriptor Ring 6 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 6 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_MAPPING - TDMA Descriptor Ring 6 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_06_PCP_DEI_VID - TDMA Descriptor Ring 6 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_06_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_06_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_HEAD_TAIL_PTR - TDMA Descriptor Ring 7 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_COUNT - TDMA Descriptor Ring 7 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 7 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_INTR_CONTROL - TDMA Descriptor Ring 7 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 7 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_MAPPING - TDMA Descriptor Ring 7 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_07_PCP_DEI_VID - TDMA Descriptor Ring 7 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_07_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_07_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_HEAD_TAIL_PTR - TDMA Descriptor Ring 8 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_COUNT - TDMA Descriptor Ring 8 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 8 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_INTR_CONTROL - TDMA Descriptor Ring 8 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 8 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_MAPPING - TDMA Descriptor Ring 8 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_08_PCP_DEI_VID - TDMA Descriptor Ring 8 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_08_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_08_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_HEAD_TAIL_PTR - TDMA Descriptor Ring 9 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_COUNT - TDMA Descriptor Ring 9 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 9 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_INTR_CONTROL - TDMA Descriptor Ring 9 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 9 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_MAPPING - TDMA Descriptor Ring 9 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_09_PCP_DEI_VID - TDMA Descriptor Ring 9 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_09_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_09_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_HEAD_TAIL_PTR - TDMA Descriptor Ring 10 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_COUNT - TDMA Descriptor Ring 10 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 10 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_INTR_CONTROL - TDMA Descriptor Ring 10 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 10 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_MAPPING - TDMA Descriptor Ring 10 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_10_PCP_DEI_VID - TDMA Descriptor Ring 10 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_10_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_10_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_HEAD_TAIL_PTR - TDMA Descriptor Ring 11 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_COUNT - TDMA Descriptor Ring 11 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 11 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_INTR_CONTROL - TDMA Descriptor Ring 11 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 11 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_MAPPING - TDMA Descriptor Ring 11 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_11_PCP_DEI_VID - TDMA Descriptor Ring 11 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_11_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_11_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_HEAD_TAIL_PTR - TDMA Descriptor Ring 12 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_COUNT - TDMA Descriptor Ring 12 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 12 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_INTR_CONTROL - TDMA Descriptor Ring 12 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 12 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_MAPPING - TDMA Descriptor Ring 12 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_12_PCP_DEI_VID - TDMA Descriptor Ring 12 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_12_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_12_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_HEAD_TAIL_PTR - TDMA Descriptor Ring 13 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_COUNT - TDMA Descriptor Ring 13 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 13 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_INTR_CONTROL - TDMA Descriptor Ring 13 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 13 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_MAPPING - TDMA Descriptor Ring 13 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_13_PCP_DEI_VID - TDMA Descriptor Ring 13 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_13_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_13_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_HEAD_TAIL_PTR - TDMA Descriptor Ring 14 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_COUNT - TDMA Descriptor Ring 14 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 14 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_INTR_CONTROL - TDMA Descriptor Ring 14 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 14 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_MAPPING - TDMA Descriptor Ring 14 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_14_PCP_DEI_VID - TDMA Descriptor Ring 14 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_14_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_14_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_HEAD_TAIL_PTR - TDMA Descriptor Ring 15 Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: reserved0 [31:26] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_reserved0_MASK 0xfc000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_reserved0_SHIFT 26

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: RING_EN [25:25] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_RING_EN_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_RING_EN_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_RING_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: FLUSH [24:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_FLUSH_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_FLUSH_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_FLUSH_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: reserved1 [23:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_reserved1_MASK 0x00f80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_reserved1_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: reserved2 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_reserved2_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_reserved2_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_HEAD_TAIL_PTR :: HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_HEAD_TAIL_PTR_HEAD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_COUNT - TDMA Descriptor Ring 15 Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_COUNT :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_COUNT :: BUFFER_DONE_CNT [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT_BUFFER_DONE_CNT_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT_BUFFER_DONE_CNT_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT_BUFFER_DONE_CNT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_COUNT :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_COUNT :: COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT_COUNT_MASK   0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT_COUNT_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_COUNT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_MAX_HYST_THRESHOLD - TDMA Descriptor Ring 15 Max/Hysteresis Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_MAX_HYST_THRESHOLD :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_MAX_HYST_THRESHOLD :: HYST_THRESHOLD [19:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_HYST_THRESHOLD_MASK 0x000ff800
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_HYST_THRESHOLD_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_HYST_THRESHOLD_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_MAX_HYST_THRESHOLD :: reserved1 [10:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_reserved1_MASK 0x00000600
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_reserved1_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_MAX_HYST_THRESHOLD :: MAX_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_MAX_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_MAX_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAX_HYST_THRESHOLD_MAX_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_INTR_CONTROL - TDMA Descriptor Ring 15 Interrupt Threshold Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_INTR_CONTROL :: TIMEOUT [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_TIMEOUT_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_TIMEOUT_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_TIMEOUT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_INTR_CONTROL :: RING_EMPTY_INTR_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_RING_EMPTY_INTR_EN_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_RING_EMPTY_INTR_EN_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_RING_EMPTY_INTR_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_INTR_CONTROL :: reserved0 [14:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_reserved0_MASK 0x00007e00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_INTR_CONTROL :: INTR_THRESHOLD [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_INTR_THRESHOLD_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_INTR_THRESHOLD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_INTR_CONTROL_INTR_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_PRODUCER_CONSUMER_INDEX - TDMA Descriptor Ring 15 Producer and Consumer Index Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_PRODUCER_CONSUMER_INDEX :: CONSUMER_INDEX [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_CONSUMER_INDEX_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_PRODUCER_CONSUMER_INDEX :: PRODUCER_INDEX [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PRODUCER_CONSUMER_INDEX_PRODUCER_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_MAPPING - TDMA Descriptor Ring 15 Mapping Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_MAPPING :: reserved0 [31:24] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_reserved0_MASK 0xff000000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_reserved0_SHIFT 24

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_MAPPING :: CREDIT [23:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_CREDIT_MASK 0x00ffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_CREDIT_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_MAPPING :: FAILOVER_EN [07:07] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_FAILOVER_EN_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_FAILOVER_EN_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_FAILOVER_EN_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_MAPPING :: IGNORE_STATUS [06:06] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_IGNORE_STATUS_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_IGNORE_STATUS_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_IGNORE_STATUS_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_MAPPING :: PORT_ID [05:03] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_PORT_ID_MASK 0x00000038
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_PORT_ID_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_PORT_ID_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_MAPPING :: QID [02:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_QID_MASK   0x00000007
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_QID_SHIFT  0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_MAPPING_QID_DEFAULT 0x00000000

/***************************************************************************
 *DESC_RING_15_PCP_DEI_VID - TDMA Descriptor Ring 15 PCP/DEI/VID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_PCP_DEI_VID :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_PCP_DEI_VID :: PKT_SIZE_ADJUST [19:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_PKT_SIZE_ADJUST_MASK 0x000f0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_PKT_SIZE_ADJUST_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_PKT_SIZE_ADJUST_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_PCP_DEI_VID :: PCP [15:13] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_PCP_MASK 0x0000e000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_PCP_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_PCP_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_PCP_DEI_VID :: DEI [12:12] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_DEI_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_DEI_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_DEI_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: DESC_RING_15_PCP_DEI_VID :: VID [11:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_VID_MASK 0x00000fff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_VID_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_DESC_RING_15_PCP_DEI_VID_VID_DEFAULT 0x00000000

/***************************************************************************
 *CONTROL - TDMA Control Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: CONTROL :: reserved0 [31:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_reserved0_MASK          0xfff80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_reserved0_SHIFT         19

/* SYSTEMPORTLITE_1_TDMA :: CONTROL :: SYNC_PKT_SIZE_UPDATE_MODE [18:18] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_SYNC_PKT_SIZE_UPDATE_MODE_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_SYNC_PKT_SIZE_UPDATE_MODE_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_SYNC_PKT_SIZE_UPDATE_MODE_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_TDMA :: CONTROL :: WNC_PKT_SIZE_UPDATE_MODE [17:17] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_WNC_PKT_SIZE_UPDATE_MODE_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_WNC_PKT_SIZE_UPDATE_MODE_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_WNC_PKT_SIZE_UPDATE_MODE_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_TDMA :: CONTROL :: SW_BRCM_TAG [16:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_SW_BRCM_TAG_MASK        0x00010000
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_SW_BRCM_TAG_SHIFT       16
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_SW_BRCM_TAG_DEFAULT     0x00000000

/* SYSTEMPORTLITE_1_TDMA :: CONTROL :: VLAN_EN [15:15] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_VLAN_EN_MASK            0x00008000
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_VLAN_EN_SHIFT           15
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_VLAN_EN_DEFAULT         0x00000000

/* SYSTEMPORTLITE_1_TDMA :: CONTROL :: BUFF_DATA_OFFSET [14:05] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_BUFF_DATA_OFFSET_MASK   0x00007fe0
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_BUFF_DATA_OFFSET_SHIFT  5
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_BUFF_DATA_OFFSET_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: CONTROL :: ACB_ALGORITHM [04:04] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_ACB_ALGORITHM_MASK      0x00000010
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_ACB_ALGORITHM_SHIFT     4
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_ACB_ALGORITHM_DEFAULT   0x00000000

/* SYSTEMPORTLITE_1_TDMA :: CONTROL :: TSB_SWAP [03:02] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_TSB_SWAP_MASK           0x0000000c
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_TSB_SWAP_SHIFT          2
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_TSB_SWAP_DEFAULT        0x00000003

/* SYSTEMPORTLITE_1_TDMA :: CONTROL :: TSB_EN [01:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_TSB_EN_MASK             0x00000002
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_TSB_EN_SHIFT            1
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_TSB_EN_DEFAULT          0x00000000

/* SYSTEMPORTLITE_1_TDMA :: CONTROL :: TDMA_EN [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_TDMA_EN_MASK            0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_TDMA_EN_SHIFT           0
#define BCHP_SYSTEMPORTLITE_1_TDMA_CONTROL_TDMA_EN_DEFAULT         0x00000000

/***************************************************************************
 *STATUS - TDMA Status Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: STATUS :: reserved0 [31:02] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_STATUS_reserved0_MASK           0xfffffffc
#define BCHP_SYSTEMPORTLITE_1_TDMA_STATUS_reserved0_SHIFT          2

/* SYSTEMPORTLITE_1_TDMA :: STATUS :: LL_RAM_INIT_BUSY [01:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_STATUS_LL_RAM_INIT_BUSY_MASK    0x00000002
#define BCHP_SYSTEMPORTLITE_1_TDMA_STATUS_LL_RAM_INIT_BUSY_SHIFT   1
#define BCHP_SYSTEMPORTLITE_1_TDMA_STATUS_LL_RAM_INIT_BUSY_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_TDMA :: STATUS :: TDMA_DISABLED [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_STATUS_TDMA_DISABLED_MASK       0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_STATUS_TDMA_DISABLED_SHIFT      0
#define BCHP_SYSTEMPORTLITE_1_TDMA_STATUS_TDMA_DISABLED_DEFAULT    0x00000001

/***************************************************************************
 *SCB_BURST_SIZE - Maximum SCB Burst Size Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: SCB_BURST_SIZE :: reserved0 [31:05] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_BURST_SIZE_reserved0_MASK   0xffffffe0
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_BURST_SIZE_reserved0_SHIFT  5

/* SYSTEMPORTLITE_1_TDMA :: SCB_BURST_SIZE :: MAX_SCB_BURST_SIZE [04:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_BURST_SIZE_MAX_SCB_BURST_SIZE_MASK 0x0000001f
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_BURST_SIZE_MAX_SCB_BURST_SIZE_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_BURST_SIZE_MAX_SCB_BURST_SIZE_DEFAULT 0x00000010

/***************************************************************************
 *OVER_MAX_THRESHOLD_STATUS - Over Max Threshold Status Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: OVER_MAX_THRESHOLD_STATUS :: reserved0 [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_MAX_THRESHOLD_STATUS_reserved0_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_MAX_THRESHOLD_STATUS_reserved0_SHIFT 16

/* SYSTEMPORTLITE_1_TDMA :: OVER_MAX_THRESHOLD_STATUS :: OVER_MAX_STATUS [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_MAX_THRESHOLD_STATUS_OVER_MAX_STATUS_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_MAX_THRESHOLD_STATUS_OVER_MAX_STATUS_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_MAX_THRESHOLD_STATUS_OVER_MAX_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *OVER_HYST_THRESHOLD_STATUS - Over Hysteresis Threshold Status Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: OVER_HYST_THRESHOLD_STATUS :: reserved0 [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_HYST_THRESHOLD_STATUS_reserved0_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_HYST_THRESHOLD_STATUS_reserved0_SHIFT 16

/* SYSTEMPORTLITE_1_TDMA :: OVER_HYST_THRESHOLD_STATUS :: OVER_HYST_STATUS [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_HYST_THRESHOLD_STATUS_OVER_HYST_STATUS_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_HYST_THRESHOLD_STATUS_OVER_HYST_STATUS_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_OVER_HYST_THRESHOLD_STATUS_OVER_HYST_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *TPID - TDMA TPID Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TPID :: reserved0 [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TPID_reserved0_MASK             0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_TPID_reserved0_SHIFT            16

/* SYSTEMPORTLITE_1_TDMA :: TPID :: TPIO [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TPID_TPIO_MASK                  0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_TPID_TPIO_SHIFT                 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TPID_TPIO_DEFAULT               0x000088a8

/***************************************************************************
 *FREE_LIST_HEAD_TAIL_PTR - TDMA Free List Head/Tail Pointer Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: FREE_LIST_HEAD_TAIL_PTR :: reserved0 [31:19] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR_reserved0_MASK 0xfff80000
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR_reserved0_SHIFT 19

/* SYSTEMPORTLITE_1_TDMA :: FREE_LIST_HEAD_TAIL_PTR :: FREE_TAIL [18:11] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_TAIL_MASK 0x0007f800
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_TAIL_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_TAIL_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: FREE_LIST_HEAD_TAIL_PTR :: reserved1 [10:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR_reserved1_MASK 0x00000700
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR_reserved1_SHIFT 8

/* SYSTEMPORTLITE_1_TDMA :: FREE_LIST_HEAD_TAIL_PTR :: FREE_HEAD [07:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_HEAD_MASK 0x000000ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_HEAD_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_HEAD_TAIL_PTR_FREE_HEAD_DEFAULT 0x000000ff

/***************************************************************************
 *FREE_LIST_COUNT - TDMA Free List Count Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: FREE_LIST_COUNT :: reserved0 [31:09] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_COUNT_reserved0_MASK  0xfffffe00
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_COUNT_reserved0_SHIFT 9

/* SYSTEMPORTLITE_1_TDMA :: FREE_LIST_COUNT :: FREE_COUNT [08:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_COUNT_FREE_COUNT_MASK 0x000001ff
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_COUNT_FREE_COUNT_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_FREE_LIST_COUNT_FREE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *TIER_2_ARBITER_CTRL - TDMA Tier 2 Arbiter Control Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TIER_2_ARBITER_CTRL :: reserved0 [31:02] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_2_ARBITER_CTRL_reserved0_MASK 0xfffffffc
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_2_ARBITER_CTRL_reserved0_SHIFT 2

/* SYSTEMPORTLITE_1_TDMA :: TIER_2_ARBITER_CTRL :: ARB_MODE [01:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_2_ARBITER_CTRL_ARB_MODE_MASK 0x00000003
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_2_ARBITER_CTRL_ARB_MODE_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_2_ARBITER_CTRL_ARB_MODE_DEFAULT 0x00000002

/***************************************************************************
 *TIER_1_ARBITER_0_CTRL - TDMA Tier 1 Arbiter 0 Control Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_0_CTRL :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_0_CTRL :: CREDIT [19:04] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL_CREDIT_MASK 0x000ffff0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL_CREDIT_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_0_CTRL :: reserved1 [03:02] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL_reserved1_MASK 0x0000000c
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL_reserved1_SHIFT 2

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_0_CTRL :: ARB_MODE [01:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL_ARB_MODE_MASK 0x00000003
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL_ARB_MODE_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_CTRL_ARB_MODE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_0_QUEUE_ENABLE - TDMA Tier 1 Arbiter 0 Queue Enable Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_0_QUEUE_ENABLE :: reserved0 [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_QUEUE_ENABLE_reserved0_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_QUEUE_ENABLE_reserved0_SHIFT 16

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_0_QUEUE_ENABLE :: ARB_ENABLE [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_QUEUE_ENABLE_ARB_ENABLE_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_QUEUE_ENABLE_ARB_ENABLE_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_0_QUEUE_ENABLE_ARB_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_1_CTRL - TDMA Tier 1 Arbiter 1 Control Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_1_CTRL :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_1_CTRL :: CREDIT [19:04] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL_CREDIT_MASK 0x000ffff0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL_CREDIT_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_1_CTRL :: reserved1 [03:02] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL_reserved1_MASK 0x0000000c
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL_reserved1_SHIFT 2

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_1_CTRL :: ARB_MODE [01:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL_ARB_MODE_MASK 0x00000003
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL_ARB_MODE_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_CTRL_ARB_MODE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_1_QUEUE_ENABLE - TDMA Tier 1 Arbiter 1 Queue Enable Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_1_QUEUE_ENABLE :: reserved0 [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_QUEUE_ENABLE_reserved0_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_QUEUE_ENABLE_reserved0_SHIFT 16

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_1_QUEUE_ENABLE :: ARB_ENABLE [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_QUEUE_ENABLE_ARB_ENABLE_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_QUEUE_ENABLE_ARB_ENABLE_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_1_QUEUE_ENABLE_ARB_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_2_CTRL - TDMA Tier 1 Arbiter 2 Control Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_2_CTRL :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_2_CTRL :: CREDIT [19:04] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL_CREDIT_MASK 0x000ffff0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL_CREDIT_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_2_CTRL :: reserved1 [03:02] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL_reserved1_MASK 0x0000000c
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL_reserved1_SHIFT 2

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_2_CTRL :: ARB_MODE [01:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL_ARB_MODE_MASK 0x00000003
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL_ARB_MODE_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_CTRL_ARB_MODE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_2_QUEUE_ENABLE - TDMA Tier 1 Arbiter 2 Queue Enable Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_2_QUEUE_ENABLE :: reserved0 [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_QUEUE_ENABLE_reserved0_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_QUEUE_ENABLE_reserved0_SHIFT 16

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_2_QUEUE_ENABLE :: ARB_ENABLE [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_QUEUE_ENABLE_ARB_ENABLE_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_QUEUE_ENABLE_ARB_ENABLE_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_2_QUEUE_ENABLE_ARB_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_3_CTRL - TDMA Tier 1 Arbiter 3 Control Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_3_CTRL :: reserved0 [31:20] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL_reserved0_MASK 0xfff00000
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL_reserved0_SHIFT 20

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_3_CTRL :: CREDIT [19:04] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL_CREDIT_MASK 0x000ffff0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL_CREDIT_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL_CREDIT_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_3_CTRL :: reserved1 [03:02] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL_reserved1_MASK 0x0000000c
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL_reserved1_SHIFT 2

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_3_CTRL :: ARB_MODE [01:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL_ARB_MODE_MASK 0x00000003
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL_ARB_MODE_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_CTRL_ARB_MODE_DEFAULT 0x00000000

/***************************************************************************
 *TIER_1_ARBITER_3_QUEUE_ENABLE - TDMA Tier 1 Arbiter 3 Queue Enable Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_3_QUEUE_ENABLE :: reserved0 [31:16] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_QUEUE_ENABLE_reserved0_MASK 0xffff0000
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_QUEUE_ENABLE_reserved0_SHIFT 16

/* SYSTEMPORTLITE_1_TDMA :: TIER_1_ARBITER_3_QUEUE_ENABLE :: ARB_ENABLE [15:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_QUEUE_ENABLE_ARB_ENABLE_MASK 0x0000ffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_QUEUE_ENABLE_ARB_ENABLE_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TIER_1_ARBITER_3_QUEUE_ENABLE_ARB_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *SCB_ENDIAN_OVERRIDE - TDMA SCB Endianes Override Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: SCB_ENDIAN_OVERRIDE :: reserved0 [31:01] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_ENDIAN_OVERRIDE_reserved0_MASK 0xfffffffe
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_ENDIAN_OVERRIDE_reserved0_SHIFT 1

/* SYSTEMPORTLITE_1_TDMA :: SCB_ENDIAN_OVERRIDE :: SWAP_EN [00:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_ENDIAN_OVERRIDE_SWAP_EN_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_ENDIAN_OVERRIDE_SWAP_EN_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_TDMA_SCB_ENDIAN_OVERRIDE_SWAP_EN_DEFAULT 0x00000000

/***************************************************************************
 *TEST - TEST Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: TEST :: UNUSED [31:08] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TEST_UNUSED_MASK                0xffffff00
#define BCHP_SYSTEMPORTLITE_1_TDMA_TEST_UNUSED_SHIFT               8
#define BCHP_SYSTEMPORTLITE_1_TDMA_TEST_UNUSED_DEFAULT             0x00000000

/* SYSTEMPORTLITE_1_TDMA :: TEST :: MEM_TM [07:04] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TEST_MEM_TM_MASK                0x000000f0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TEST_MEM_TM_SHIFT               4
#define BCHP_SYSTEMPORTLITE_1_TDMA_TEST_MEM_TM_DEFAULT             0x00000000

/* SYSTEMPORTLITE_1_TDMA :: TEST :: TP_OUT_SEL [03:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_TEST_TP_OUT_SEL_MASK            0x0000000f
#define BCHP_SYSTEMPORTLITE_1_TDMA_TEST_TP_OUT_SEL_SHIFT           0
#define BCHP_SYSTEMPORTLITE_1_TDMA_TEST_TP_OUT_SEL_DEFAULT         0x00000000

/***************************************************************************
 *DEBUG - Debug Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_TDMA :: DEBUG :: DEBUG_VECTOR [31:00] */
#define BCHP_SYSTEMPORTLITE_1_TDMA_DEBUG_DEBUG_VECTOR_MASK         0xffffffff
#define BCHP_SYSTEMPORTLITE_1_TDMA_DEBUG_DEBUG_VECTOR_SHIFT        0

#endif /* #ifndef BCHP_SYSTEMPORTLITE_1_TDMA_H__ */

/* End of File */
