-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is FIRModule4x16_TopLevel_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity FIRModule4x16_TopLevel_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		Clock : in std_logic;
		Reset : in std_logic;
		iCOEF_V : in std_logic;
		iCOEFF : in unsigned (15 downto 0);
		iDO : in unsigned (3 downto 0);
		iIQ_V : in std_logic;
		iIQ_i : in unsigned (15 downto 0);
		iIQ_q : in unsigned (15 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of FIRModule4x16_TopLevel_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	constant true : std_logic := '1';
	constant false : std_logic := '0';
	constant firParams_Order : unsigned(2 downto 0) := "100";
	constant firParams_DOSize : unsigned(2 downto 0) := "100";
	constant firParams_IQSizeIn : unsigned(4 downto 0) := "10000";
	constant firParams_IQSizeOut : unsigned(4 downto 0) := "11000";
	constant firParams_CoeffSize : unsigned(4 downto 0) := "10000";
	constant firParams_SumSize : unsigned(4 downto 0) := "10001";
	constant firParams_MultSize : unsigned(5 downto 0) := "100001";
	constant firParams_AccumSize : unsigned(5 downto 0) := "100001";
	constant firParams_CoeffRamAddrBits : unsigned(1 downto 0) := "10";
	constant firParams_DataRamAddrBits : unsigned(3 downto 0) := "1000";
	constant c_nofc : unsigned(9 downto 0) := "1000000000";
	constant c_srls_length : unsigned(10 downto 0) := "10000000000";
	constant c_ram_addr_hight_msb : unsigned(1 downto 0) := "10";
	constant c_dl_accum : unsigned(3 downto 0) := "1001";
	constant c_out_lsb : unsigned(2 downto 0) := "100";
	constant FIRModule_L159F41T56_Expr : std_logic := '0';
	constant FIRModule_L160F41T56_Expr : std_logic := '0';
	constant FIRModule_L164F41T56_Expr : std_logic := '0';
	constant FIRModule_L165F41T56_Expr : std_logic := '0';
	constant FIRModule_L156F42T47_Expr : std_logic := '0';
	constant FIRModule_L189F13L200T14_0_a : std_logic := '0';
	constant FIRModule_L189F13L200T14_0_FIRModule_L193F26T30_Expr : std_logic := '1';
	constant FIRModule_L189F13L200T14_1_a : std_logic := '1';
	constant FIRModule_L189F13L200T14_1_FIRModule_L193F26T30_Expr : std_logic := '1';
	constant FIRModule_L189F13L200T14_2_a : unsigned(1 downto 0) := "10";
	constant FIRModule_L189F13L200T14_2_FIRModule_L193F26T30_Expr : std_logic := '1';
	constant FIRModule_L189F13L200T14_3_a : unsigned(1 downto 0) := "11";
	constant FIRModule_L189F13L200T14_3_FIRModule_L193F26T30_Expr : std_logic := '1';
	constant FIRModule_L204F13L208T14_0_a : std_logic := '0';
	constant FIRModule_L204F13L208T14_1_a : std_logic := '1';
	constant FIRModule_L204F13L208T14_2_a : unsigned(1 downto 0) := "10";
	constant FIRModule_L204F13L208T14_3_a : unsigned(1 downto 0) := "11";
	constant FIRModule_L211F13L214T14_1_a : std_logic := '1';
	constant FIRModule_L211F13L214T14_1_FIRModule_L213F41T46_Expr : std_logic := '0';
	constant FIRModule_L211F13L214T14_2_a : unsigned(1 downto 0) := "10";
	constant FIRModule_L211F13L214T14_2_FIRModule_L213F41T46_Expr : std_logic := '1';
	constant FIRModule_L211F13L214T14_3_a : unsigned(1 downto 0) := "11";
	constant FIRModule_L211F13L214T14_3_FIRModule_L213F41T46_Expr : unsigned(1 downto 0) := "10";
	constant FIRModule_L216F13L227T14_0_a : std_logic := '0';
	constant FIRModule_L216F13L227T14_0_FIRModule_L220F26T30_Expr : std_logic := '1';
	constant FIRModule_L216F13L227T14_1_a : std_logic := '1';
	constant FIRModule_L216F13L227T14_1_FIRModule_L220F26T30_Expr : std_logic := '1';
	constant FIRModule_L216F13L227T14_2_a : unsigned(1 downto 0) := "10";
	constant FIRModule_L216F13L227T14_2_FIRModule_L220F26T30_Expr : std_logic := '1';
	constant FIRModule_L216F13L227T14_3_a : unsigned(1 downto 0) := "11";
	constant FIRModule_L216F13L227T14_3_FIRModule_L220F26T30_Expr : std_logic := '1';
	constant FIRModule_L229F13L240T14_0_a : std_logic := '0';
	constant FIRModule_L229F13L240T14_0_FIRModule_L233F26T30_Expr : std_logic := '1';
	constant FIRModule_L229F13L240T14_1_a : std_logic := '1';
	constant FIRModule_L229F13L240T14_1_FIRModule_L233F26T30_Expr : std_logic := '1';
	constant FIRModule_L229F13L240T14_2_a : unsigned(1 downto 0) := "10";
	constant FIRModule_L229F13L240T14_2_FIRModule_L233F26T30_Expr : std_logic := '1';
	constant FIRModule_L229F13L240T14_3_a : unsigned(1 downto 0) := "11";
	constant FIRModule_L229F13L240T14_3_FIRModule_L233F26T30_Expr : std_logic := '1';
	constant FIRModule_L246F22T26_Expr : std_logic := '1';
	constant FIRModule_L256F22T26_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L329F56T57_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F94T95_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F56T79_Expr : unsigned(2 downto 0) := "111";
	constant FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L332F21L334T22_FIRModule_L333F59T60_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F89T90_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F87T88_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T46_Expr : unsigned(1 downto 0) := "10";
	constant FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F66T67_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L363F13L365T14_FIRModule_L364F41T45_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L367F13L369T14_FIRModule_L368F41T46_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F69T70_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L387F17L389T18_FIRModule_L388F62T66_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L391F17L393T18_FIRModule_L392F62T67_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F37T38_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F57T58_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L413F21L415T22_FIRModule_L414F57T61_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L417F21L419T22_FIRModule_L418F57T62_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L423F17L425T18_FIRModule_L424F49T50_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F73T74_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F81T82_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F81T82_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F44T49_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F53T54_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F37T38_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L462F50T51_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L472F43T44_Expr : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_0_idx : std_logic := '0';
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_0_FIRModule_L474F17L476T18_FIRModule_L475F47T54_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_1_idx : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_1_FIRModule_L474F17L476T18_FIRModule_L475F47T54_Expr : unsigned(1 downto 0) := "10";
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_2_idx : unsigned(1 downto 0) := "10";
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_2_FIRModule_L474F17L476T18_FIRModule_L475F47T54_Expr : unsigned(1 downto 0) := "11";
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_3_idx : unsigned(1 downto 0) := "11";
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_3_FIRModule_L474F17L476T18_FIRModule_L475F47T54_Expr : unsigned(2 downto 0) := "100";
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_4_idx : unsigned(2 downto 0) := "100";
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_4_FIRModule_L474F17L476T18_FIRModule_L475F47T54_Expr : unsigned(2 downto 0) := "101";
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_5_idx : unsigned(2 downto 0) := "101";
	constant FIRModule_L544F9L551T10_FIRModule_L549F13T28_FIRModule_L469F9L484T10_FIRModule_L471F13L483T14_FIRModule_L473F17L476T18_5_FIRModule_L474F17L476T18_FIRModule_L475F47T54_Expr : unsigned(2 downto 0) := "110";
	constant FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F82T83_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F82T83_Expr : std_logic := '1';
	constant FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L528F17L532T18_FIRModule_L530F72T91_Expr : unsigned(1 downto 0) := "11";
	constant FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L528F17L532T18_FIRModule_L531F72T91_Expr : unsigned(1 downto 0) := "11";
	signal Inputs_iCOEF_V : std_logic := '0';
	signal Inputs_iCOEFF : unsigned(15 downto 0) := (others => '0');
	signal Inputs_iDO : unsigned(3 downto 0) := (others => '0');
	signal Inputs_iIQ_V : std_logic := '0';
	signal Inputs_iIQ_i : unsigned(15 downto 0) := (others => '0');
	signal Inputs_iIQ_q : unsigned(15 downto 0) := (others => '0');
	signal NextState_set_do : unsigned(3 downto 0) := (others => '0');
	signal NextState_set_coef_mask : unsigned(8 downto 0) := (others => '0');
	signal NextState_set_data_mask : unsigned(9 downto 0) := (others => '0');
	signal NextState_coeff_coef_wr_cnt_cell : unsigned(7 downto 0) := (others => '0');
	signal NextState_coeff_coef_wr_cnt_ram : unsigned(1 downto 0) := (others => '0');
	signal NextState_coeff_coef_ram_wr : unsigned(3 downto 0) := (others => '0');
	signal State_coeff_coef_ram_wr_addrDefault : unsigned(8 downto 0) := "000000000";
	signal State_coeff_coef_ram_wr_dataDefault : unsigned(15 downto 0) := "0000000000000000";
	signal NextState_coeff_coef_ram_cnt : unsigned(15 downto 0) := (others => '0');
	signal NextState_main_main_c_cnt : unsigned(8 downto 0) := (others => '0');
	signal NextState_main_main_c_cnt_masked : unsigned(8 downto 0) := (others => '0');
	signal NextState_main_main_c_rd_addr_cmn : unsigned(8 downto 0) := (others => '0');
	signal State_main_main_c_rd_addrDefault : unsigned(8 downto 0) := "000000000";
	signal NextState_main_main_d_cnt : unsigned(9 downto 0) := (others => '0');
	signal NextState_main_main_d_cnt_masked : unsigned(9 downto 0) := (others => '0');
	signal NextState_main_main_d_cnt_rst : std_logic := '0';
	signal State_main_main_d_addrDefault : unsigned(9 downto 0) := "0000000000";
	signal NextState_mult_reset_mult_reset : unsigned(3 downto 0) := (others => '0');
	signal NextState_mult_reset_mult_reset_dsp : unsigned(3 downto 0) := (others => '0');
	signal NextState_mult_reset_mult_reset_common : std_logic := '0';
	signal NextState_mult_reset_mult_reset_common_p : std_logic := '0';
	signal NextState_mult_reset_mult_reset_common_p1 : std_logic := '0';
	signal NextState_mult_reset_mult_reset_common_p2 : std_logic := '0';
	signal NextState_mult_reset_mult_reset_common_p3 : std_logic := '0';
	signal NextState_filo_filo_way : std_logic := '0';
	signal NextState_filo_filo_counter_inc : unsigned(8 downto 0) := (others => '0');
	signal NextState_filo_filo_counter_dec : unsigned(8 downto 0) := (others => '0');
	signal NextState_filo_filo_addr_inc : unsigned(8 downto 0) := (others => '0');
	signal NextState_filo_filo_addr_dec : unsigned(8 downto 0) := (others => '0');
	signal NextState_filo_filo_addr_p : unsigned(8 downto 0) := (others => '0');
	signal NextState_filo_filo_addr_p1 : unsigned(8 downto 0) := (others => '0');
	signal State_filo_fir_dregDefault : unsigned(31 downto 0) := "00000000000000000000000000000000";
	signal State_dsp48_dsp48_opmodeDefault : unsigned(13 downto 0) := "00000000000000";
	signal State_dsp48_dsp48_bDefault : unsigned(35 downto 0) := "000000000000000000000000000000000000";
	signal State_dsp48_dsp48_dDefault : unsigned(49 downto 0) := "00000000000000000000000000000000000000000000000000";
	signal State_dsp48_dsp48_aDefault : unsigned(59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
	signal State_dsp48_dsp48_pDefault : unsigned(95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal State_dsp48_dsp48_pcinDefault : unsigned(95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal State_dsp48_dsp48_pcoutDefault : unsigned(95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal State_dsp48_dsp48_resultDefault : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal State_dsp48_dsp48_srlDefault : unsigned(31 downto 0) := "00000000000000000000000000000000";
	signal NextState_dsp48_dsp48_srl_out_p_i : unsigned(15 downto 0) := (others => '0');
	signal NextState_dsp48_dsp48_srl_out_p_q : unsigned(15 downto 0) := (others => '0');
	signal NextState_dsp48_dsp48_srl_out_p1_i : unsigned(15 downto 0) := (others => '0');
	signal NextState_dsp48_dsp48_srl_out_p1_q : unsigned(15 downto 0) := (others => '0');
	signal NextState_dsp48_dsp48_srl_out_i : unsigned(15 downto 0) := (others => '0');
	signal NextState_dsp48_dsp48_srl_out_q : unsigned(15 downto 0) := (others => '0');
	signal State_fir_fir_areg1Default : unsigned(49 downto 0) := "00000000000000000000000000000000000000000000000000";
	signal State_fir_fir_areg2Default : unsigned(49 downto 0) := "00000000000000000000000000000000000000000000000000";
	signal State_fir_fir_adregDefault : unsigned(49 downto 0) := "00000000000000000000000000000000000000000000000000";
	signal State_fir_fir_bregDefault : unsigned(35 downto 0) := "000000000000000000000000000000000000";
	signal State_fir_fir_mregDefault : unsigned(85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal State_fir_fir_pregDefault : unsigned(95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal State_fir_fir_resultDefault : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal NextState_tr_tr_fir_mreg_i : unsigned(24 downto 0) := (others => '0');
	signal NextState_tr_tr_fir_mreg_q : unsigned(24 downto 0) := (others => '0');
	signal NextState_tr_tr_fir_preg_i : unsigned(24 downto 0) := (others => '0');
	signal NextState_tr_tr_fir_preg_q : unsigned(24 downto 0) := (others => '0');
	signal NextState_tr_tr_fir_result_i : unsigned(24 downto 0) := (others => '0');
	signal NextState_tr_tr_fir_result_q : unsigned(24 downto 0) := (others => '0');
	signal NextState_ob_coef_rdy : std_logic := '0';
	signal NextState_ob_iq_v : std_logic := '0';
	signal NextState_ob_iq_i : unsigned(23 downto 0) := (others => '0');
	signal NextState_ob_iq_q : unsigned(23 downto 0) := (others => '0');
	signal ib_coef_v : std_logic := '0';
	signal ib_coef : unsigned(15 downto 0) := (others => '0');
	signal ib_do : unsigned(3 downto 0) := (others => '0');
	signal ib_iq_v : std_logic := '0';
	signal ib_iq_i : unsigned(15 downto 0) := (others => '0');
	signal ib_iq_q : unsigned(15 downto 0) := (others => '0');
	signal ramf_din_i : unsigned(15 downto 0) := (others => '0');
	signal ramf_din_q : unsigned(15 downto 0) := (others => '0');
	signal ramf_dout_i : unsigned(15 downto 0) := (others => '0');
	signal ramf_dout_q : unsigned(15 downto 0) := (others => '0');
	signal ob_coef_cnt : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef0_CE : std_logic := '0';
	signal u_ram_coef0_WR : std_logic := '0';
	signal u_ram_coef0_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef0_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef0_RD : std_logic := '0';
	signal u_ram_coef0_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef0_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef1_CE : std_logic := '0';
	signal u_ram_coef1_WR : std_logic := '0';
	signal u_ram_coef1_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef1_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef1_RD : std_logic := '0';
	signal u_ram_coef1_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef1_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef2_CE : std_logic := '0';
	signal u_ram_coef2_WR : std_logic := '0';
	signal u_ram_coef2_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef2_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef2_RD : std_logic := '0';
	signal u_ram_coef2_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef2_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef3_CE : std_logic := '0';
	signal u_ram_coef3_WR : std_logic := '0';
	signal u_ram_coef3_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef3_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef3_RD : std_logic := '0';
	signal u_ram_coef3_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef3_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i0_CE : std_logic := '0';
	signal u_ram_srls_i0_WR : std_logic := '0';
	signal u_ram_srls_i0_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i0_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i0_RD : std_logic := '0';
	signal u_ram_srls_i0_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i0_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i1_CE : std_logic := '0';
	signal u_ram_srls_i1_WR : std_logic := '0';
	signal u_ram_srls_i1_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i1_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i1_RD : std_logic := '0';
	signal u_ram_srls_i1_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i1_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i2_CE : std_logic := '0';
	signal u_ram_srls_i2_WR : std_logic := '0';
	signal u_ram_srls_i2_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i2_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i2_RD : std_logic := '0';
	signal u_ram_srls_i2_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i2_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i3_CE : std_logic := '0';
	signal u_ram_srls_i3_WR : std_logic := '0';
	signal u_ram_srls_i3_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i3_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i3_RD : std_logic := '0';
	signal u_ram_srls_i3_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i3_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q0_CE : std_logic := '0';
	signal u_ram_srls_q0_WR : std_logic := '0';
	signal u_ram_srls_q0_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q0_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q0_RD : std_logic := '0';
	signal u_ram_srls_q0_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q0_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q1_CE : std_logic := '0';
	signal u_ram_srls_q1_WR : std_logic := '0';
	signal u_ram_srls_q1_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q1_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q1_RD : std_logic := '0';
	signal u_ram_srls_q1_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q1_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q2_CE : std_logic := '0';
	signal u_ram_srls_q2_WR : std_logic := '0';
	signal u_ram_srls_q2_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q2_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q2_RD : std_logic := '0';
	signal u_ram_srls_q2_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q2_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q3_CE : std_logic := '0';
	signal u_ram_srls_q3_WR : std_logic := '0';
	signal u_ram_srls_q3_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q3_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q3_RD : std_logic := '0';
	signal u_ram_srls_q3_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q3_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_filo_i_CE : std_logic := '0';
	signal u_ram_filo_i_WR : std_logic := '0';
	signal u_ram_filo_i_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_filo_i_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_filo_i_RD : std_logic := '0';
	signal u_ram_filo_i_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_filo_i_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_filo_q_CE : std_logic := '0';
	signal u_ram_filo_q_WR : std_logic := '0';
	signal u_ram_filo_q_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_filo_q_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_filo_q_RD : std_logic := '0';
	signal u_ram_filo_q_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_filo_q_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_dsp48_i0_CE : std_logic := '0';
	signal u_dsp48_i0_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_i0_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_i0_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_i0_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i0_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_i0_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i0_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i1_CE : std_logic := '0';
	signal u_dsp48_i1_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_i1_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_i1_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_i1_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i1_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_i1_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i1_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i2_CE : std_logic := '0';
	signal u_dsp48_i2_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_i2_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_i2_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_i2_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i2_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_i2_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i2_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i3_CE : std_logic := '0';
	signal u_dsp48_i3_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_i3_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_i3_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_i3_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i3_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_i3_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i3_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q0_CE : std_logic := '0';
	signal u_dsp48_q0_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_q0_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_q0_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_q0_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q0_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_q0_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q0_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q1_CE : std_logic := '0';
	signal u_dsp48_q1_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_q1_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_q1_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_q1_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q1_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_q1_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q1_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q2_CE : std_logic := '0';
	signal u_dsp48_q2_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_q2_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_q2_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_q2_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q2_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_q2_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q2_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q3_CE : std_logic := '0';
	signal u_dsp48_q3_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_q3_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_q3_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_q3_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q3_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_q3_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q3_P : unsigned(47 downto 0) := (others => '0');
	signal FIRModule_L156F26L166T18_Ternary_i : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L156F26L166T18_Ternary_q : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L157F17L161T18_WhenTrue_i : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L157F17L161T18_WhenTrue_q : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L162F17L166T18_WhenFalse_i : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L162F17L166T18_WhenFalse_q : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L211F13L214T14_1_FIRModule_L213F31T47_Index : unsigned(31 downto 0) := (others => '0');
	signal FIRModule_L211F13L214T14_2_FIRModule_L213F31T47_Index : unsigned(31 downto 0) := (others => '0');
	signal FIRModule_L211F13L214T14_3_FIRModule_L213F31T47_Index : unsigned(31 downto 0) := (others => '0');
	signal FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_next_set_do : unsigned(3 downto 0) := (others => '0');
	signal FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_FIRModule_L311F39T69_Index : unsigned(8 downto 0) := (others => '0');
	signal FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_FIRModule_L312F39T69_Index : unsigned(9 downto 0) := (others => '0');
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T91_Resize : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F49T68_Index : signed(31 downto 0) := (others => '0');
	signal State_set_do_muxDefault : unsigned(3 downto 0) := "0000";
	signal u_ram_coef0CEu_ram_coef0_CEHardLink : std_logic := '0';
	signal u_ram_coef0WRu_ram_coef0_WRHardLink : std_logic := '0';
	signal u_ram_coef0WR_ADDRu_ram_coef0_WR_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef0DINu_ram_coef0_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef0RDu_ram_coef0_RDHardLink : std_logic := '0';
	signal u_ram_coef0RD_ADDRu_ram_coef0_RD_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef0DOUTu_ram_coef0_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef1CEu_ram_coef1_CEHardLink : std_logic := '0';
	signal u_ram_coef1WRu_ram_coef1_WRHardLink : std_logic := '0';
	signal u_ram_coef1WR_ADDRu_ram_coef1_WR_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef1DINu_ram_coef1_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef1RDu_ram_coef1_RDHardLink : std_logic := '0';
	signal u_ram_coef1RD_ADDRu_ram_coef1_RD_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef1DOUTu_ram_coef1_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef2CEu_ram_coef2_CEHardLink : std_logic := '0';
	signal u_ram_coef2WRu_ram_coef2_WRHardLink : std_logic := '0';
	signal u_ram_coef2WR_ADDRu_ram_coef2_WR_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef2DINu_ram_coef2_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef2RDu_ram_coef2_RDHardLink : std_logic := '0';
	signal u_ram_coef2RD_ADDRu_ram_coef2_RD_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef2DOUTu_ram_coef2_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef3CEu_ram_coef3_CEHardLink : std_logic := '0';
	signal u_ram_coef3WRu_ram_coef3_WRHardLink : std_logic := '0';
	signal u_ram_coef3WR_ADDRu_ram_coef3_WR_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef3DINu_ram_coef3_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef3RDu_ram_coef3_RDHardLink : std_logic := '0';
	signal u_ram_coef3RD_ADDRu_ram_coef3_RD_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef3DOUTu_ram_coef3_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i0CEu_ram_srls_i0_CEHardLink : std_logic := '0';
	signal u_ram_srls_i0WRu_ram_srls_i0_WRHardLink : std_logic := '0';
	signal u_ram_srls_i0WR_ADDRu_ram_srls_i0_WR_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i0DINu_ram_srls_i0_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i0RDu_ram_srls_i0_RDHardLink : std_logic := '0';
	signal u_ram_srls_i0RD_ADDRu_ram_srls_i0_RD_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i0DOUTu_ram_srls_i0_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i1CEu_ram_srls_i1_CEHardLink : std_logic := '0';
	signal u_ram_srls_i1WRu_ram_srls_i1_WRHardLink : std_logic := '0';
	signal u_ram_srls_i1WR_ADDRu_ram_srls_i1_WR_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i1DINu_ram_srls_i1_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i1RDu_ram_srls_i1_RDHardLink : std_logic := '0';
	signal u_ram_srls_i1RD_ADDRu_ram_srls_i1_RD_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i1DOUTu_ram_srls_i1_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i2CEu_ram_srls_i2_CEHardLink : std_logic := '0';
	signal u_ram_srls_i2WRu_ram_srls_i2_WRHardLink : std_logic := '0';
	signal u_ram_srls_i2WR_ADDRu_ram_srls_i2_WR_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i2DINu_ram_srls_i2_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i2RDu_ram_srls_i2_RDHardLink : std_logic := '0';
	signal u_ram_srls_i2RD_ADDRu_ram_srls_i2_RD_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i2DOUTu_ram_srls_i2_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i3CEu_ram_srls_i3_CEHardLink : std_logic := '0';
	signal u_ram_srls_i3WRu_ram_srls_i3_WRHardLink : std_logic := '0';
	signal u_ram_srls_i3WR_ADDRu_ram_srls_i3_WR_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i3DINu_ram_srls_i3_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i3RDu_ram_srls_i3_RDHardLink : std_logic := '0';
	signal u_ram_srls_i3RD_ADDRu_ram_srls_i3_RD_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i3DOUTu_ram_srls_i3_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q0CEu_ram_srls_q0_CEHardLink : std_logic := '0';
	signal u_ram_srls_q0WRu_ram_srls_q0_WRHardLink : std_logic := '0';
	signal u_ram_srls_q0WR_ADDRu_ram_srls_q0_WR_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q0DINu_ram_srls_q0_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q0RDu_ram_srls_q0_RDHardLink : std_logic := '0';
	signal u_ram_srls_q0RD_ADDRu_ram_srls_q0_RD_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q0DOUTu_ram_srls_q0_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q1CEu_ram_srls_q1_CEHardLink : std_logic := '0';
	signal u_ram_srls_q1WRu_ram_srls_q1_WRHardLink : std_logic := '0';
	signal u_ram_srls_q1WR_ADDRu_ram_srls_q1_WR_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q1DINu_ram_srls_q1_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q1RDu_ram_srls_q1_RDHardLink : std_logic := '0';
	signal u_ram_srls_q1RD_ADDRu_ram_srls_q1_RD_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q1DOUTu_ram_srls_q1_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q2CEu_ram_srls_q2_CEHardLink : std_logic := '0';
	signal u_ram_srls_q2WRu_ram_srls_q2_WRHardLink : std_logic := '0';
	signal u_ram_srls_q2WR_ADDRu_ram_srls_q2_WR_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q2DINu_ram_srls_q2_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q2RDu_ram_srls_q2_RDHardLink : std_logic := '0';
	signal u_ram_srls_q2RD_ADDRu_ram_srls_q2_RD_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q2DOUTu_ram_srls_q2_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q3CEu_ram_srls_q3_CEHardLink : std_logic := '0';
	signal u_ram_srls_q3WRu_ram_srls_q3_WRHardLink : std_logic := '0';
	signal u_ram_srls_q3WR_ADDRu_ram_srls_q3_WR_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q3DINu_ram_srls_q3_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q3RDu_ram_srls_q3_RDHardLink : std_logic := '0';
	signal u_ram_srls_q3RD_ADDRu_ram_srls_q3_RD_ADDRHardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q3DOUTu_ram_srls_q3_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_filo_iCEu_ram_filo_i_CEHardLink : std_logic := '0';
	signal u_ram_filo_iWRu_ram_filo_i_WRHardLink : std_logic := '0';
	signal u_ram_filo_iWR_ADDRu_ram_filo_i_WR_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_filo_iDINu_ram_filo_i_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_filo_iRDu_ram_filo_i_RDHardLink : std_logic := '0';
	signal u_ram_filo_iRD_ADDRu_ram_filo_i_RD_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_filo_iDOUTu_ram_filo_i_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_filo_qCEu_ram_filo_q_CEHardLink : std_logic := '0';
	signal u_ram_filo_qWRu_ram_filo_q_WRHardLink : std_logic := '0';
	signal u_ram_filo_qWR_ADDRu_ram_filo_q_WR_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_filo_qDINu_ram_filo_q_DINHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_filo_qRDu_ram_filo_q_RDHardLink : std_logic := '0';
	signal u_ram_filo_qRD_ADDRu_ram_filo_q_RD_ADDRHardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_filo_qDOUTu_ram_filo_q_DOUTHardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_dsp48_i0CEu_dsp48_i0_CEHardLink : std_logic := '0';
	signal u_dsp48_i0Au_dsp48_i0_AHardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_i0Bu_dsp48_i0_BHardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_i0Du_dsp48_i0_DHardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_i0PCINu_dsp48_i0_PCINHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i0OPMODEu_dsp48_i0_OPMODEHardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_i0PCOUTu_dsp48_i0_PCOUTHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i0Pu_dsp48_i0_PHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i1CEu_dsp48_i1_CEHardLink : std_logic := '0';
	signal u_dsp48_i1Au_dsp48_i1_AHardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_i1Bu_dsp48_i1_BHardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_i1Du_dsp48_i1_DHardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_i1PCINu_dsp48_i1_PCINHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i1OPMODEu_dsp48_i1_OPMODEHardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_i1PCOUTu_dsp48_i1_PCOUTHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i1Pu_dsp48_i1_PHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i2CEu_dsp48_i2_CEHardLink : std_logic := '0';
	signal u_dsp48_i2Au_dsp48_i2_AHardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_i2Bu_dsp48_i2_BHardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_i2Du_dsp48_i2_DHardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_i2PCINu_dsp48_i2_PCINHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i2OPMODEu_dsp48_i2_OPMODEHardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_i2PCOUTu_dsp48_i2_PCOUTHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i2Pu_dsp48_i2_PHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i3CEu_dsp48_i3_CEHardLink : std_logic := '0';
	signal u_dsp48_i3Au_dsp48_i3_AHardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_i3Bu_dsp48_i3_BHardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_i3Du_dsp48_i3_DHardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_i3PCINu_dsp48_i3_PCINHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i3OPMODEu_dsp48_i3_OPMODEHardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_i3PCOUTu_dsp48_i3_PCOUTHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i3Pu_dsp48_i3_PHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q0CEu_dsp48_q0_CEHardLink : std_logic := '0';
	signal u_dsp48_q0Au_dsp48_q0_AHardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_q0Bu_dsp48_q0_BHardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_q0Du_dsp48_q0_DHardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_q0PCINu_dsp48_q0_PCINHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q0OPMODEu_dsp48_q0_OPMODEHardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_q0PCOUTu_dsp48_q0_PCOUTHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q0Pu_dsp48_q0_PHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q1CEu_dsp48_q1_CEHardLink : std_logic := '0';
	signal u_dsp48_q1Au_dsp48_q1_AHardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_q1Bu_dsp48_q1_BHardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_q1Du_dsp48_q1_DHardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_q1PCINu_dsp48_q1_PCINHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q1OPMODEu_dsp48_q1_OPMODEHardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_q1PCOUTu_dsp48_q1_PCOUTHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q1Pu_dsp48_q1_PHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q2CEu_dsp48_q2_CEHardLink : std_logic := '0';
	signal u_dsp48_q2Au_dsp48_q2_AHardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_q2Bu_dsp48_q2_BHardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_q2Du_dsp48_q2_DHardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_q2PCINu_dsp48_q2_PCINHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q2OPMODEu_dsp48_q2_OPMODEHardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_q2PCOUTu_dsp48_q2_PCOUTHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q2Pu_dsp48_q2_PHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q3CEu_dsp48_q3_CEHardLink : std_logic := '0';
	signal u_dsp48_q3Au_dsp48_q3_AHardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_q3Bu_dsp48_q3_BHardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_q3Du_dsp48_q3_DHardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_q3PCINu_dsp48_q3_PCINHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q3OPMODEu_dsp48_q3_OPMODEHardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_q3PCOUTu_dsp48_q3_PCOUTHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q3Pu_dsp48_q3_PHardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal State_set_do : unsigned(3 downto 0) := "0000";
	constant State_set_doDefault : unsigned(3 downto 0) := "0000";
	signal State_set_coef_mask : unsigned(8 downto 0) := "000000000";
	constant State_set_coef_maskDefault : unsigned(8 downto 0) := "000000000";
	signal State_set_data_mask : unsigned(9 downto 0) := "0000000000";
	constant State_set_data_maskDefault : unsigned(9 downto 0) := "0000000000";
	signal State_coeff_coef_wr_cnt_cell : unsigned(7 downto 0) := "00000000";
	constant State_coeff_coef_wr_cnt_cellDefault : unsigned(7 downto 0) := "00000000";
	signal State_coeff_coef_wr_cnt_ram : unsigned(1 downto 0) := "00";
	constant State_coeff_coef_wr_cnt_ramDefault : unsigned(1 downto 0) := "00";
	signal State_coeff_coef_ram_wr : unsigned(3 downto 0) := "0000";
	constant State_coeff_coef_ram_wrDefault : unsigned(3 downto 0) := "0000";
	signal State_coeff_coef_ram_cnt : unsigned(15 downto 0) := "0000000000000000";
	constant State_coeff_coef_ram_cntDefault : unsigned(15 downto 0) := "0000000000000000";
	signal State_main_main_c_cnt : unsigned(8 downto 0) := "000000000";
	constant State_main_main_c_cntDefault : unsigned(8 downto 0) := "000000000";
	signal State_main_main_c_cnt_masked : unsigned(8 downto 0) := "000000000";
	constant State_main_main_c_cnt_maskedDefault : unsigned(8 downto 0) := "000000000";
	signal State_main_main_c_rd_addr_cmn : unsigned(8 downto 0) := "000000000";
	constant State_main_main_c_rd_addr_cmnDefault : unsigned(8 downto 0) := "000000000";
	signal State_main_main_d_cnt : unsigned(9 downto 0) := "0000000000";
	constant State_main_main_d_cntDefault : unsigned(9 downto 0) := "0000000000";
	signal State_main_main_d_cnt_masked : unsigned(9 downto 0) := "0000000000";
	constant State_main_main_d_cnt_maskedDefault : unsigned(9 downto 0) := "0000000000";
	signal State_main_main_d_cnt_rst : std_logic := '0';
	constant State_main_main_d_cnt_rstDefault : std_logic := '0';
	signal State_mult_reset_mult_reset : unsigned(3 downto 0) := "0000";
	constant State_mult_reset_mult_resetDefault : unsigned(3 downto 0) := "0000";
	signal State_mult_reset_mult_reset_dsp : unsigned(3 downto 0) := "0000";
	constant State_mult_reset_mult_reset_dspDefault : unsigned(3 downto 0) := "0000";
	signal State_mult_reset_mult_reset_common : std_logic := '0';
	constant State_mult_reset_mult_reset_commonDefault : std_logic := '0';
	signal State_mult_reset_mult_reset_common_p : std_logic := '0';
	constant State_mult_reset_mult_reset_common_pDefault : std_logic := '0';
	signal State_mult_reset_mult_reset_common_p1 : std_logic := '0';
	constant State_mult_reset_mult_reset_common_p1Default : std_logic := '0';
	signal State_mult_reset_mult_reset_common_p2 : std_logic := '0';
	constant State_mult_reset_mult_reset_common_p2Default : std_logic := '0';
	signal State_mult_reset_mult_reset_common_p3 : std_logic := '0';
	constant State_mult_reset_mult_reset_common_p3Default : std_logic := '0';
	signal State_filo_filo_way : std_logic := '0';
	constant State_filo_filo_wayDefault : std_logic := '0';
	signal State_filo_filo_counter_inc : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_counter_incDefault : unsigned(8 downto 0) := "111111111";
	signal State_filo_filo_counter_dec : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_counter_decDefault : unsigned(8 downto 0) := "000000000";
	signal State_filo_filo_addr_inc : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_addr_incDefault : unsigned(8 downto 0) := "000000000";
	signal State_filo_filo_addr_dec : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_addr_decDefault : unsigned(8 downto 0) := "000000000";
	signal State_filo_filo_addr_p : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_addr_pDefault : unsigned(8 downto 0) := "000000000";
	signal State_filo_filo_addr_p1 : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_addr_p1Default : unsigned(8 downto 0) := "000000000";
	signal State_dsp48_dsp48_srl_out_p_i : unsigned(15 downto 0) := "0000000000000000";
	constant State_dsp48_dsp48_srl_out_p_iDefault : unsigned(15 downto 0) := "0000000000000000";
	signal State_dsp48_dsp48_srl_out_p_q : unsigned(15 downto 0) := "0000000000000000";
	constant State_dsp48_dsp48_srl_out_p_qDefault : unsigned(15 downto 0) := "0000000000000000";
	signal State_dsp48_dsp48_srl_out_p1_i : unsigned(15 downto 0) := "0000000000000000";
	constant State_dsp48_dsp48_srl_out_p1_iDefault : unsigned(15 downto 0) := "0000000000000000";
	signal State_dsp48_dsp48_srl_out_p1_q : unsigned(15 downto 0) := "0000000000000000";
	constant State_dsp48_dsp48_srl_out_p1_qDefault : unsigned(15 downto 0) := "0000000000000000";
	signal State_dsp48_dsp48_srl_out_i : unsigned(15 downto 0) := "0000000000000000";
	constant State_dsp48_dsp48_srl_out_iDefault : unsigned(15 downto 0) := "0000000000000000";
	signal State_dsp48_dsp48_srl_out_q : unsigned(15 downto 0) := "0000000000000000";
	constant State_dsp48_dsp48_srl_out_qDefault : unsigned(15 downto 0) := "0000000000000000";
	signal State_tr_tr_fir_mreg_i : unsigned(24 downto 0) := "0000000000000000000000000";
	constant State_tr_tr_fir_mreg_iDefault : unsigned(24 downto 0) := "0000000000000000000000000";
	signal State_tr_tr_fir_mreg_q : unsigned(24 downto 0) := "0000000000000000000000000";
	constant State_tr_tr_fir_mreg_qDefault : unsigned(24 downto 0) := "0000000000000000000000000";
	signal State_tr_tr_fir_preg_i : unsigned(24 downto 0) := "0000000000000000000000000";
	constant State_tr_tr_fir_preg_iDefault : unsigned(24 downto 0) := "0000000000000000000000000";
	signal State_tr_tr_fir_preg_q : unsigned(24 downto 0) := "0000000000000000000000000";
	constant State_tr_tr_fir_preg_qDefault : unsigned(24 downto 0) := "0000000000000000000000000";
	signal State_tr_tr_fir_result_i : unsigned(24 downto 0) := "0000000000000000000000000";
	constant State_tr_tr_fir_result_iDefault : unsigned(24 downto 0) := "0000000000000000000000000";
	signal State_tr_tr_fir_result_q : unsigned(24 downto 0) := "0000000000000000000000000";
	constant State_tr_tr_fir_result_qDefault : unsigned(24 downto 0) := "0000000000000000000000000";
	signal State_ob_coef_rdy : std_logic := '0';
	constant State_ob_coef_rdyDefault : std_logic := '0';
	signal State_ob_iq_v : std_logic := '0';
	constant State_ob_iq_vDefault : std_logic := '0';
	signal State_ob_iq_i : unsigned(23 downto 0) := "000000000000000000000000";
	constant State_ob_iq_iDefault : unsigned(23 downto 0) := "000000000000000000000000";
	signal State_ob_iq_q : unsigned(23 downto 0) := "000000000000000000000000";
	constant State_ob_iq_qDefault : unsigned(23 downto 0) := "000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr_1 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr_2 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L407F17L409T18_FIRModule_L408F53T79_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L407F17L409T18_FIRModule_L408F53T79_Expr_1 : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr : unsigned(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr_1 : unsigned(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr_2 : unsigned(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr_1 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr_2 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr_1 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr_2 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L452F51T71_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L452F51T71_Expr_1 : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L458F51T71_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L458F51T71_Expr_1 : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr : unsigned(17 downto 0) := "000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_1 : signed(17 downto 0) := "000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_2 : signed(17 downto 0) := "000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr : unsigned(3 downto 0) := "0000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_1 : signed(3 downto 0) := "0000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_2 : signed(3 downto 0) := "0000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr : unsigned(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_1 : signed(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_2 : signed(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr : signed(34 downto 0) := "00000000000000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_1 : signed(34 downto 0) := "00000000000000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_2 : signed(34 downto 0) := "00000000000000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_1 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_2 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr : unsigned(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_1 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_2 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_1 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_2 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr : unsigned(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_1 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_2 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr : signed(33 downto 0) := "0000000000000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_1 : signed(33 downto 0) := "0000000000000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_2 : signed(33 downto 0) := "0000000000000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr : signed(33 downto 0) := "0000000000000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_1 : signed(33 downto 0) := "0000000000000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_2 : signed(33 downto 0) := "0000000000000000000000000000000000";
	signal FIRModule_L156F26T47_Expr : std_logic := '0';
	signal FIRModule_L156F26T47_ExprLhs : signed(4 downto 0) := "00000";
	signal FIRModule_L156F26T47_ExprRhs : signed(4 downto 0) := "00000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_ExprLhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_ExprRhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_ExprLhs : signed(3 downto 0) := "0000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_ExprRhs : signed(3 downto 0) := "0000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_ExprLhs : signed(35 downto 0) := "000000000000000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_ExprRhs : signed(35 downto 0) := "000000000000000000000000000000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_ExprLhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_ExprRhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_ExprLhs : signed(4 downto 0) := "00000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_ExprRhs : signed(4 downto 0) := "00000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_ExprLhs : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_ExprRhs : signed(10 downto 0) := "00000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_ExprLhs : signed(1 downto 0) := "00";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_ExprRhs : signed(1 downto 0) := "00";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_ExprLhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_ExprRhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_ExprLhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_ExprRhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_Expr : std_logic := '0';
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_ExprLhs : signed(4 downto 0) := "00000";
	signal FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_ExprRhs : signed(4 downto 0) := "00000";
	type State_set_do_muxArray is array (0 to 3) of unsigned (3 downto 0);
	signal State_set_do_mux : State_set_do_muxArray := (others => (others => '0'));
	type NextState_set_do_muxArray is array (0 to 3) of unsigned (3 downto 0);
	signal NextState_set_do_mux : NextState_set_do_muxArray := (others => (others => '0'));
	type State_coeff_coef_ram_wr_addrArray is array (0 to 3) of unsigned (8 downto 0);
	signal State_coeff_coef_ram_wr_addr : State_coeff_coef_ram_wr_addrArray := (others => (others => '0'));
	type NextState_coeff_coef_ram_wr_addrArray is array (0 to 3) of unsigned (8 downto 0);
	signal NextState_coeff_coef_ram_wr_addr : NextState_coeff_coef_ram_wr_addrArray := (others => (others => '0'));
	type State_coeff_coef_ram_wr_dataArray is array (0 to 3) of unsigned (15 downto 0);
	signal State_coeff_coef_ram_wr_data : State_coeff_coef_ram_wr_dataArray := (others => (others => '0'));
	type NextState_coeff_coef_ram_wr_dataArray is array (0 to 3) of unsigned (15 downto 0);
	signal NextState_coeff_coef_ram_wr_data : NextState_coeff_coef_ram_wr_dataArray := (others => (others => '0'));
	type State_main_main_c_rd_addrArray is array (0 to 3) of unsigned (8 downto 0);
	signal State_main_main_c_rd_addr : State_main_main_c_rd_addrArray := (others => (others => '0'));
	type NextState_main_main_c_rd_addrArray is array (0 to 3) of unsigned (8 downto 0);
	signal NextState_main_main_c_rd_addr : NextState_main_main_c_rd_addrArray := (others => (others => '0'));
	type State_main_main_d_addrArray is array (0 to 3) of unsigned (9 downto 0);
	signal State_main_main_d_addr : State_main_main_d_addrArray := (others => (others => '0'));
	type NextState_main_main_d_addrArray is array (0 to 3) of unsigned (9 downto 0);
	signal NextState_main_main_d_addr : NextState_main_main_d_addrArray := (others => (others => '0'));
	type State_filo_fir_dregArray is array (0 to 3) of unsigned (31 downto 0);
	signal State_filo_fir_dreg : State_filo_fir_dregArray := (others => (others => '0'));
	type NextState_filo_fir_dregArray is array (0 to 3) of unsigned (31 downto 0);
	signal NextState_filo_fir_dreg : NextState_filo_fir_dregArray := (others => (others => '0'));
	type State_dsp48_dsp48_opmodeArray is array (0 to 2) of unsigned (13 downto 0);
	signal State_dsp48_dsp48_opmode : State_dsp48_dsp48_opmodeArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_opmodeArray is array (0 to 2) of unsigned (13 downto 0);
	signal NextState_dsp48_dsp48_opmode : NextState_dsp48_dsp48_opmodeArray := (others => (others => '0'));
	type State_dsp48_dsp48_bArray is array (0 to 2) of unsigned (35 downto 0);
	signal State_dsp48_dsp48_b : State_dsp48_dsp48_bArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_bArray is array (0 to 2) of unsigned (35 downto 0);
	signal NextState_dsp48_dsp48_b : NextState_dsp48_dsp48_bArray := (others => (others => '0'));
	type State_dsp48_dsp48_dArray is array (0 to 2) of unsigned (49 downto 0);
	signal State_dsp48_dsp48_d : State_dsp48_dsp48_dArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_dArray is array (0 to 2) of unsigned (49 downto 0);
	signal NextState_dsp48_dsp48_d : NextState_dsp48_dsp48_dArray := (others => (others => '0'));
	type State_dsp48_dsp48_aArray is array (0 to 2) of unsigned (59 downto 0);
	signal State_dsp48_dsp48_a : State_dsp48_dsp48_aArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_aArray is array (0 to 2) of unsigned (59 downto 0);
	signal NextState_dsp48_dsp48_a : NextState_dsp48_dsp48_aArray := (others => (others => '0'));
	type State_dsp48_dsp48_pArray is array (0 to 2) of unsigned (95 downto 0);
	signal State_dsp48_dsp48_p : State_dsp48_dsp48_pArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_pArray is array (0 to 2) of unsigned (95 downto 0);
	signal NextState_dsp48_dsp48_p : NextState_dsp48_dsp48_pArray := (others => (others => '0'));
	type State_dsp48_dsp48_pcinArray is array (0 to 2) of unsigned (95 downto 0);
	signal State_dsp48_dsp48_pcin : State_dsp48_dsp48_pcinArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_pcinArray is array (0 to 2) of unsigned (95 downto 0);
	signal NextState_dsp48_dsp48_pcin : NextState_dsp48_dsp48_pcinArray := (others => (others => '0'));
	type State_dsp48_dsp48_pcoutArray is array (0 to 2) of unsigned (95 downto 0);
	signal State_dsp48_dsp48_pcout : State_dsp48_dsp48_pcoutArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_pcoutArray is array (0 to 2) of unsigned (95 downto 0);
	signal NextState_dsp48_dsp48_pcout : NextState_dsp48_dsp48_pcoutArray := (others => (others => '0'));
	type State_dsp48_dsp48_resultArray is array (0 to 8) of unsigned (47 downto 0);
	signal State_dsp48_dsp48_result : State_dsp48_dsp48_resultArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_resultArray is array (0 to 8) of unsigned (47 downto 0);
	signal NextState_dsp48_dsp48_result : NextState_dsp48_dsp48_resultArray := (others => (others => '0'));
	type State_dsp48_dsp48_srlArray is array (0 to 6) of unsigned (31 downto 0);
	signal State_dsp48_dsp48_srl : State_dsp48_dsp48_srlArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_srlArray is array (0 to 6) of unsigned (31 downto 0);
	signal NextState_dsp48_dsp48_srl : NextState_dsp48_dsp48_srlArray := (others => (others => '0'));
	type State_fir_fir_areg1Array is array (0 to 2) of unsigned (49 downto 0);
	signal State_fir_fir_areg1 : State_fir_fir_areg1Array := (others => (others => '0'));
	type NextState_fir_fir_areg1Array is array (0 to 2) of unsigned (49 downto 0);
	signal NextState_fir_fir_areg1 : NextState_fir_fir_areg1Array := (others => (others => '0'));
	type State_fir_fir_areg2Array is array (0 to 2) of unsigned (49 downto 0);
	signal State_fir_fir_areg2 : State_fir_fir_areg2Array := (others => (others => '0'));
	type NextState_fir_fir_areg2Array is array (0 to 2) of unsigned (49 downto 0);
	signal NextState_fir_fir_areg2 : NextState_fir_fir_areg2Array := (others => (others => '0'));
	type State_fir_fir_adregArray is array (0 to 2) of unsigned (49 downto 0);
	signal State_fir_fir_adreg : State_fir_fir_adregArray := (others => (others => '0'));
	type NextState_fir_fir_adregArray is array (0 to 2) of unsigned (49 downto 0);
	signal NextState_fir_fir_adreg : NextState_fir_fir_adregArray := (others => (others => '0'));
	type State_fir_fir_bregArray is array (0 to 2) of unsigned (35 downto 0);
	signal State_fir_fir_breg : State_fir_fir_bregArray := (others => (others => '0'));
	type NextState_fir_fir_bregArray is array (0 to 2) of unsigned (35 downto 0);
	signal NextState_fir_fir_breg : NextState_fir_fir_bregArray := (others => (others => '0'));
	type State_fir_fir_mregArray is array (0 to 2) of unsigned (85 downto 0);
	signal State_fir_fir_mreg : State_fir_fir_mregArray := (others => (others => '0'));
	type NextState_fir_fir_mregArray is array (0 to 2) of unsigned (85 downto 0);
	signal NextState_fir_fir_mreg : NextState_fir_fir_mregArray := (others => (others => '0'));
	type State_fir_fir_pregArray is array (0 to 2) of unsigned (95 downto 0);
	signal State_fir_fir_preg : State_fir_fir_pregArray := (others => (others => '0'));
	type NextState_fir_fir_pregArray is array (0 to 2) of unsigned (95 downto 0);
	signal NextState_fir_fir_preg : NextState_fir_fir_pregArray := (others => (others => '0'));
	type State_fir_fir_resultArray is array (0 to 8) of unsigned (47 downto 0);
	signal State_fir_fir_result : State_fir_fir_resultArray := (others => (others => '0'));
	type NextState_fir_fir_resultArray is array (0 to 8) of unsigned (47 downto 0);
	signal NextState_fir_fir_result : NextState_fir_fir_resultArray := (others => (others => '0'));
	type ramc_doutArray is array (0 to 3) of unsigned (15 downto 0);
	signal ramc_dout : ramc_doutArray := (others => (others => '0'));
	type c_coef_num_arrayArray is array (0 to 9) of signed (31 downto 0);
	signal c_coef_num_array : c_coef_num_arrayArray := (others => (others => '0'));
	type c_coef_mask_arrayArray is array (0 to 9) of unsigned (8 downto 0);
	signal c_coef_mask_array : c_coef_mask_arrayArray := (others => (others => '0'));
	type c_data_mask_arrayArray is array (0 to 9) of unsigned (9 downto 0);
	signal c_data_mask_array : c_data_mask_arrayArray := (others => (others => '0'));
	type ramd_dinArray is array (0 to 3) of unsigned (31 downto 0);
	signal ramd_din : ramd_dinArray := (others => (others => '0'));
	type ramd_doutArray is array (0 to 3) of unsigned (31 downto 0);
	signal ramd_dout : ramd_doutArray := (others => (others => '0'));
	signal BoardSignals : BoardSignalsType;
	signal InternalReset : std_logic := '0';
begin
	work.Quokka.BoardSignalsProc(BoardSignals, Clock, Reset, InternalReset);
	process (Clock, NextState_coeff_coef_ram_cnt, NextState_coeff_coef_ram_wr, NextState_coeff_coef_wr_cnt_cell, NextState_coeff_coef_wr_cnt_ram, NextState_dsp48_dsp48_srl_out_i, NextState_dsp48_dsp48_srl_out_p_i, NextState_dsp48_dsp48_srl_out_p_q, NextState_dsp48_dsp48_srl_out_p1_i, NextState_dsp48_dsp48_srl_out_p1_q, NextState_dsp48_dsp48_srl_out_q, NextState_filo_filo_addr_dec, NextState_filo_filo_addr_inc, NextState_filo_filo_addr_p, NextState_filo_filo_addr_p1, NextState_filo_filo_counter_dec, NextState_filo_filo_counter_inc, NextState_filo_filo_way, NextState_main_main_c_cnt, NextState_main_main_c_cnt_masked, NextState_main_main_c_rd_addr_cmn, NextState_main_main_d_cnt, NextState_main_main_d_cnt_masked, NextState_main_main_d_cnt_rst, NextState_mult_reset_mult_reset, NextState_mult_reset_mult_reset_common, NextState_mult_reset_mult_reset_common_p, NextState_mult_reset_mult_reset_common_p1, NextState_mult_reset_mult_reset_common_p2, NextState_mult_reset_mult_reset_common_p3, NextState_mult_reset_mult_reset_dsp, NextState_ob_coef_rdy, NextState_ob_iq_i, NextState_ob_iq_q, NextState_ob_iq_v, NextState_set_coef_mask, NextState_set_data_mask, NextState_set_do, NextState_tr_tr_fir_mreg_i, NextState_tr_tr_fir_mreg_q, NextState_tr_tr_fir_preg_i, NextState_tr_tr_fir_preg_q, NextState_tr_tr_fir_result_i, NextState_tr_tr_fir_result_q, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				State_set_do <= State_set_doDefault;
				State_set_coef_mask <= State_set_coef_maskDefault;
				State_set_data_mask <= State_set_data_maskDefault;
				State_coeff_coef_wr_cnt_cell <= State_coeff_coef_wr_cnt_cellDefault;
				State_coeff_coef_wr_cnt_ram <= State_coeff_coef_wr_cnt_ramDefault;
				State_coeff_coef_ram_wr <= State_coeff_coef_ram_wrDefault;
				State_coeff_coef_ram_cnt <= State_coeff_coef_ram_cntDefault;
				State_main_main_c_cnt <= State_main_main_c_cntDefault;
				State_main_main_c_cnt_masked <= State_main_main_c_cnt_maskedDefault;
				State_main_main_c_rd_addr_cmn <= State_main_main_c_rd_addr_cmnDefault;
				State_main_main_d_cnt <= State_main_main_d_cntDefault;
				State_main_main_d_cnt_masked <= State_main_main_d_cnt_maskedDefault;
				State_main_main_d_cnt_rst <= State_main_main_d_cnt_rstDefault;
				State_mult_reset_mult_reset <= State_mult_reset_mult_resetDefault;
				State_mult_reset_mult_reset_dsp <= State_mult_reset_mult_reset_dspDefault;
				State_mult_reset_mult_reset_common <= State_mult_reset_mult_reset_commonDefault;
				State_mult_reset_mult_reset_common_p <= State_mult_reset_mult_reset_common_pDefault;
				State_mult_reset_mult_reset_common_p1 <= State_mult_reset_mult_reset_common_p1Default;
				State_mult_reset_mult_reset_common_p2 <= State_mult_reset_mult_reset_common_p2Default;
				State_mult_reset_mult_reset_common_p3 <= State_mult_reset_mult_reset_common_p3Default;
				State_filo_filo_way <= State_filo_filo_wayDefault;
				State_filo_filo_counter_inc <= State_filo_filo_counter_incDefault;
				State_filo_filo_counter_dec <= State_filo_filo_counter_decDefault;
				State_filo_filo_addr_inc <= State_filo_filo_addr_incDefault;
				State_filo_filo_addr_dec <= State_filo_filo_addr_decDefault;
				State_filo_filo_addr_p <= State_filo_filo_addr_pDefault;
				State_filo_filo_addr_p1 <= State_filo_filo_addr_p1Default;
				State_dsp48_dsp48_srl_out_p_i <= State_dsp48_dsp48_srl_out_p_iDefault;
				State_dsp48_dsp48_srl_out_p_q <= State_dsp48_dsp48_srl_out_p_qDefault;
				State_dsp48_dsp48_srl_out_p1_i <= State_dsp48_dsp48_srl_out_p1_iDefault;
				State_dsp48_dsp48_srl_out_p1_q <= State_dsp48_dsp48_srl_out_p1_qDefault;
				State_dsp48_dsp48_srl_out_i <= State_dsp48_dsp48_srl_out_iDefault;
				State_dsp48_dsp48_srl_out_q <= State_dsp48_dsp48_srl_out_qDefault;
				State_tr_tr_fir_mreg_i <= State_tr_tr_fir_mreg_iDefault;
				State_tr_tr_fir_mreg_q <= State_tr_tr_fir_mreg_qDefault;
				State_tr_tr_fir_preg_i <= State_tr_tr_fir_preg_iDefault;
				State_tr_tr_fir_preg_q <= State_tr_tr_fir_preg_qDefault;
				State_tr_tr_fir_result_i <= State_tr_tr_fir_result_iDefault;
				State_tr_tr_fir_result_q <= State_tr_tr_fir_result_qDefault;
				State_ob_coef_rdy <= State_ob_coef_rdyDefault;
				State_ob_iq_v <= State_ob_iq_vDefault;
				State_ob_iq_i <= State_ob_iq_iDefault;
				State_ob_iq_q <= State_ob_iq_qDefault;
			else
				State_set_do <= NextState_set_do;
				State_set_coef_mask <= NextState_set_coef_mask;
				State_set_data_mask <= NextState_set_data_mask;
				State_coeff_coef_wr_cnt_cell <= NextState_coeff_coef_wr_cnt_cell;
				State_coeff_coef_wr_cnt_ram <= NextState_coeff_coef_wr_cnt_ram;
				State_coeff_coef_ram_wr <= NextState_coeff_coef_ram_wr;
				State_coeff_coef_ram_cnt <= NextState_coeff_coef_ram_cnt;
				State_main_main_c_cnt <= NextState_main_main_c_cnt;
				State_main_main_c_cnt_masked <= NextState_main_main_c_cnt_masked;
				State_main_main_c_rd_addr_cmn <= NextState_main_main_c_rd_addr_cmn;
				State_main_main_d_cnt <= NextState_main_main_d_cnt;
				State_main_main_d_cnt_masked <= NextState_main_main_d_cnt_masked;
				State_main_main_d_cnt_rst <= NextState_main_main_d_cnt_rst;
				State_mult_reset_mult_reset <= NextState_mult_reset_mult_reset;
				State_mult_reset_mult_reset_dsp <= NextState_mult_reset_mult_reset_dsp;
				State_mult_reset_mult_reset_common <= NextState_mult_reset_mult_reset_common;
				State_mult_reset_mult_reset_common_p <= NextState_mult_reset_mult_reset_common_p;
				State_mult_reset_mult_reset_common_p1 <= NextState_mult_reset_mult_reset_common_p1;
				State_mult_reset_mult_reset_common_p2 <= NextState_mult_reset_mult_reset_common_p2;
				State_mult_reset_mult_reset_common_p3 <= NextState_mult_reset_mult_reset_common_p3;
				State_filo_filo_way <= NextState_filo_filo_way;
				State_filo_filo_counter_inc <= NextState_filo_filo_counter_inc;
				State_filo_filo_counter_dec <= NextState_filo_filo_counter_dec;
				State_filo_filo_addr_inc <= NextState_filo_filo_addr_inc;
				State_filo_filo_addr_dec <= NextState_filo_filo_addr_dec;
				State_filo_filo_addr_p <= NextState_filo_filo_addr_p;
				State_filo_filo_addr_p1 <= NextState_filo_filo_addr_p1;
				State_dsp48_dsp48_srl_out_p_i <= NextState_dsp48_dsp48_srl_out_p_i;
				State_dsp48_dsp48_srl_out_p_q <= NextState_dsp48_dsp48_srl_out_p_q;
				State_dsp48_dsp48_srl_out_p1_i <= NextState_dsp48_dsp48_srl_out_p1_i;
				State_dsp48_dsp48_srl_out_p1_q <= NextState_dsp48_dsp48_srl_out_p1_q;
				State_dsp48_dsp48_srl_out_i <= NextState_dsp48_dsp48_srl_out_i;
				State_dsp48_dsp48_srl_out_q <= NextState_dsp48_dsp48_srl_out_q;
				State_tr_tr_fir_mreg_i <= NextState_tr_tr_fir_mreg_i;
				State_tr_tr_fir_mreg_q <= NextState_tr_tr_fir_mreg_q;
				State_tr_tr_fir_preg_i <= NextState_tr_tr_fir_preg_i;
				State_tr_tr_fir_preg_q <= NextState_tr_tr_fir_preg_q;
				State_tr_tr_fir_result_i <= NextState_tr_tr_fir_result_i;
				State_tr_tr_fir_result_q <= NextState_tr_tr_fir_result_q;
				State_ob_coef_rdy <= NextState_ob_coef_rdy;
				State_ob_iq_v <= NextState_ob_iq_v;
				State_ob_iq_i <= NextState_ob_iq_i;
				State_ob_iq_q <= NextState_ob_iq_q;
			end if;
		end if;
	end process;
	process (Clock, NextState_set_do_mux, Reset, State_set_do_muxDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_set_do_mux_Iterator in 0 to 3 loop
					State_set_do_mux(State_set_do_mux_Iterator) <= State_set_do_muxDefault;
				end loop;
			else
				for State_set_do_mux_Iterator in 0 to 3 loop
					State_set_do_mux(State_set_do_mux_Iterator) <= NextState_set_do_mux(State_set_do_mux_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_coeff_coef_ram_wr_addr, Reset, State_coeff_coef_ram_wr_addrDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_coeff_coef_ram_wr_addr_Iterator in 0 to 3 loop
					State_coeff_coef_ram_wr_addr(State_coeff_coef_ram_wr_addr_Iterator) <= State_coeff_coef_ram_wr_addrDefault;
				end loop;
			else
				for State_coeff_coef_ram_wr_addr_Iterator in 0 to 3 loop
					State_coeff_coef_ram_wr_addr(State_coeff_coef_ram_wr_addr_Iterator) <= NextState_coeff_coef_ram_wr_addr(State_coeff_coef_ram_wr_addr_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_coeff_coef_ram_wr_data, Reset, State_coeff_coef_ram_wr_dataDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_coeff_coef_ram_wr_data_Iterator in 0 to 3 loop
					State_coeff_coef_ram_wr_data(State_coeff_coef_ram_wr_data_Iterator) <= State_coeff_coef_ram_wr_dataDefault;
				end loop;
			else
				for State_coeff_coef_ram_wr_data_Iterator in 0 to 3 loop
					State_coeff_coef_ram_wr_data(State_coeff_coef_ram_wr_data_Iterator) <= NextState_coeff_coef_ram_wr_data(State_coeff_coef_ram_wr_data_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_main_main_c_rd_addr, Reset, State_main_main_c_rd_addrDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_main_main_c_rd_addr_Iterator in 0 to 3 loop
					State_main_main_c_rd_addr(State_main_main_c_rd_addr_Iterator) <= State_main_main_c_rd_addrDefault;
				end loop;
			else
				for State_main_main_c_rd_addr_Iterator in 0 to 3 loop
					State_main_main_c_rd_addr(State_main_main_c_rd_addr_Iterator) <= NextState_main_main_c_rd_addr(State_main_main_c_rd_addr_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_main_main_d_addr, Reset, State_main_main_d_addrDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_main_main_d_addr_Iterator in 0 to 3 loop
					State_main_main_d_addr(State_main_main_d_addr_Iterator) <= State_main_main_d_addrDefault;
				end loop;
			else
				for State_main_main_d_addr_Iterator in 0 to 3 loop
					State_main_main_d_addr(State_main_main_d_addr_Iterator) <= NextState_main_main_d_addr(State_main_main_d_addr_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_filo_fir_dreg, Reset, State_filo_fir_dregDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_filo_fir_dreg_Iterator in 0 to 3 loop
					State_filo_fir_dreg(State_filo_fir_dreg_Iterator) <= State_filo_fir_dregDefault;
				end loop;
			else
				for State_filo_fir_dreg_Iterator in 0 to 3 loop
					State_filo_fir_dreg(State_filo_fir_dreg_Iterator) <= NextState_filo_fir_dreg(State_filo_fir_dreg_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_opmode, Reset, State_dsp48_dsp48_opmodeDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_opmode_Iterator in 0 to 2 loop
					State_dsp48_dsp48_opmode(State_dsp48_dsp48_opmode_Iterator) <= State_dsp48_dsp48_opmodeDefault;
				end loop;
			else
				for State_dsp48_dsp48_opmode_Iterator in 0 to 2 loop
					State_dsp48_dsp48_opmode(State_dsp48_dsp48_opmode_Iterator) <= NextState_dsp48_dsp48_opmode(State_dsp48_dsp48_opmode_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_b, Reset, State_dsp48_dsp48_bDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_b_Iterator in 0 to 2 loop
					State_dsp48_dsp48_b(State_dsp48_dsp48_b_Iterator) <= State_dsp48_dsp48_bDefault;
				end loop;
			else
				for State_dsp48_dsp48_b_Iterator in 0 to 2 loop
					State_dsp48_dsp48_b(State_dsp48_dsp48_b_Iterator) <= NextState_dsp48_dsp48_b(State_dsp48_dsp48_b_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_d, Reset, State_dsp48_dsp48_dDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_d_Iterator in 0 to 2 loop
					State_dsp48_dsp48_d(State_dsp48_dsp48_d_Iterator) <= State_dsp48_dsp48_dDefault;
				end loop;
			else
				for State_dsp48_dsp48_d_Iterator in 0 to 2 loop
					State_dsp48_dsp48_d(State_dsp48_dsp48_d_Iterator) <= NextState_dsp48_dsp48_d(State_dsp48_dsp48_d_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_a, Reset, State_dsp48_dsp48_aDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_a_Iterator in 0 to 2 loop
					State_dsp48_dsp48_a(State_dsp48_dsp48_a_Iterator) <= State_dsp48_dsp48_aDefault;
				end loop;
			else
				for State_dsp48_dsp48_a_Iterator in 0 to 2 loop
					State_dsp48_dsp48_a(State_dsp48_dsp48_a_Iterator) <= NextState_dsp48_dsp48_a(State_dsp48_dsp48_a_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_p, Reset, State_dsp48_dsp48_pDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_p_Iterator in 0 to 2 loop
					State_dsp48_dsp48_p(State_dsp48_dsp48_p_Iterator) <= State_dsp48_dsp48_pDefault;
				end loop;
			else
				for State_dsp48_dsp48_p_Iterator in 0 to 2 loop
					State_dsp48_dsp48_p(State_dsp48_dsp48_p_Iterator) <= NextState_dsp48_dsp48_p(State_dsp48_dsp48_p_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_pcin, Reset, State_dsp48_dsp48_pcinDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_pcin_Iterator in 0 to 2 loop
					State_dsp48_dsp48_pcin(State_dsp48_dsp48_pcin_Iterator) <= State_dsp48_dsp48_pcinDefault;
				end loop;
			else
				for State_dsp48_dsp48_pcin_Iterator in 0 to 2 loop
					State_dsp48_dsp48_pcin(State_dsp48_dsp48_pcin_Iterator) <= NextState_dsp48_dsp48_pcin(State_dsp48_dsp48_pcin_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_pcout, Reset, State_dsp48_dsp48_pcoutDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_pcout_Iterator in 0 to 2 loop
					State_dsp48_dsp48_pcout(State_dsp48_dsp48_pcout_Iterator) <= State_dsp48_dsp48_pcoutDefault;
				end loop;
			else
				for State_dsp48_dsp48_pcout_Iterator in 0 to 2 loop
					State_dsp48_dsp48_pcout(State_dsp48_dsp48_pcout_Iterator) <= NextState_dsp48_dsp48_pcout(State_dsp48_dsp48_pcout_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_result, Reset, State_dsp48_dsp48_resultDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_result_Iterator in 0 to 8 loop
					State_dsp48_dsp48_result(State_dsp48_dsp48_result_Iterator) <= State_dsp48_dsp48_resultDefault;
				end loop;
			else
				for State_dsp48_dsp48_result_Iterator in 0 to 8 loop
					State_dsp48_dsp48_result(State_dsp48_dsp48_result_Iterator) <= NextState_dsp48_dsp48_result(State_dsp48_dsp48_result_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_srl, Reset, State_dsp48_dsp48_srlDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_srl_Iterator in 0 to 6 loop
					State_dsp48_dsp48_srl(State_dsp48_dsp48_srl_Iterator) <= State_dsp48_dsp48_srlDefault;
				end loop;
			else
				for State_dsp48_dsp48_srl_Iterator in 0 to 6 loop
					State_dsp48_dsp48_srl(State_dsp48_dsp48_srl_Iterator) <= NextState_dsp48_dsp48_srl(State_dsp48_dsp48_srl_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_areg1, Reset, State_fir_fir_areg1Default)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_areg1_Iterator in 0 to 2 loop
					State_fir_fir_areg1(State_fir_fir_areg1_Iterator) <= State_fir_fir_areg1Default;
				end loop;
			else
				for State_fir_fir_areg1_Iterator in 0 to 2 loop
					State_fir_fir_areg1(State_fir_fir_areg1_Iterator) <= NextState_fir_fir_areg1(State_fir_fir_areg1_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_areg2, Reset, State_fir_fir_areg2Default)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_areg2_Iterator in 0 to 2 loop
					State_fir_fir_areg2(State_fir_fir_areg2_Iterator) <= State_fir_fir_areg2Default;
				end loop;
			else
				for State_fir_fir_areg2_Iterator in 0 to 2 loop
					State_fir_fir_areg2(State_fir_fir_areg2_Iterator) <= NextState_fir_fir_areg2(State_fir_fir_areg2_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_adreg, Reset, State_fir_fir_adregDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_adreg_Iterator in 0 to 2 loop
					State_fir_fir_adreg(State_fir_fir_adreg_Iterator) <= State_fir_fir_adregDefault;
				end loop;
			else
				for State_fir_fir_adreg_Iterator in 0 to 2 loop
					State_fir_fir_adreg(State_fir_fir_adreg_Iterator) <= NextState_fir_fir_adreg(State_fir_fir_adreg_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_breg, Reset, State_fir_fir_bregDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_breg_Iterator in 0 to 2 loop
					State_fir_fir_breg(State_fir_fir_breg_Iterator) <= State_fir_fir_bregDefault;
				end loop;
			else
				for State_fir_fir_breg_Iterator in 0 to 2 loop
					State_fir_fir_breg(State_fir_fir_breg_Iterator) <= NextState_fir_fir_breg(State_fir_fir_breg_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_mreg, Reset, State_fir_fir_mregDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_mreg_Iterator in 0 to 2 loop
					State_fir_fir_mreg(State_fir_fir_mreg_Iterator) <= State_fir_fir_mregDefault;
				end loop;
			else
				for State_fir_fir_mreg_Iterator in 0 to 2 loop
					State_fir_fir_mreg(State_fir_fir_mreg_Iterator) <= NextState_fir_fir_mreg(State_fir_fir_mreg_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_preg, Reset, State_fir_fir_pregDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_preg_Iterator in 0 to 2 loop
					State_fir_fir_preg(State_fir_fir_preg_Iterator) <= State_fir_fir_pregDefault;
				end loop;
			else
				for State_fir_fir_preg_Iterator in 0 to 2 loop
					State_fir_fir_preg(State_fir_fir_preg_Iterator) <= NextState_fir_fir_preg(State_fir_fir_preg_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_result, Reset, State_fir_fir_resultDefault)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_result_Iterator in 0 to 8 loop
					State_fir_fir_result(State_fir_fir_result_Iterator) <= State_fir_fir_resultDefault;
				end loop;
			else
				for State_fir_fir_result_Iterator in 0 to 8 loop
					State_fir_fir_result(State_fir_fir_result_Iterator) <= NextState_fir_fir_result(State_fir_fir_result_Iterator);
				end loop;
			end if;
		end if;
	end process;
	FIRModule_L156F26T47_Expr <= '1' when (signed(resize(FIRModule_L156F26T47_ExprLhs, FIRModule_L156F26T47_ExprLhs'length + 1)) = signed(resize(FIRModule_L156F26T47_ExprRhs, FIRModule_L156F26T47_ExprRhs'length + 1))) else '0';
	FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_Expr <= '1' when (signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_ExprLhs, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_ExprLhs'length + 1)) = signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_ExprRhs, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_ExprRhs'length + 1))) else '0';
	FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_Expr <= '1' when (signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_ExprLhs, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_ExprLhs'length + 1)) = signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_ExprRhs, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_ExprRhs'length + 1))) else '0';
	FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_Expr <= '1' when (signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_ExprLhs, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_ExprLhs'length + 1)) = signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_ExprRhs, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_ExprRhs'length + 1))) else '0';
	FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_Expr <= '1' when (signed(resize(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_ExprLhs, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_ExprLhs'length + 1)) = signed(resize(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_ExprRhs, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_ExprRhs'length + 1))) else '0';
	FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_Expr <= '1' when (signed(resize(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_ExprLhs, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_ExprLhs'length + 1)) = signed(resize(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_ExprRhs, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_ExprRhs'length + 1))) else '0';
	FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_Expr <= '1' when (signed(resize(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_ExprLhs, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_ExprLhs'length + 1)) = signed(resize(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_ExprRhs, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_ExprRhs'length + 1))) else '0';
	FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_Expr <= '1' when (signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_ExprLhs, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_ExprLhs'length + 1)) = signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_ExprRhs, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_ExprRhs'length + 1))) else '0';
	FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_Expr <= '1' when (signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_ExprLhs, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_ExprLhs'length + 1)) = signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_ExprRhs, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_ExprRhs'length + 1))) else '0';
	FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_Expr <= '1' when (signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_ExprLhs, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_ExprLhs'length + 1)) = signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_ExprRhs, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_ExprRhs'length + 1))) else '0';
	FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_Expr <= '1' when (signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_ExprLhs, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_ExprLhs'length + 1)) = signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_ExprRhs, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_ExprRhs'length + 1))) else '0';
	process (FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr_1, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr_1 AND FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr_2;
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L407F17L409T18_FIRModule_L408F53T79_Expr_1)
	begin
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L407F17L409T18_FIRModule_L408F53T79_Expr <= NOT FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L407F17L409T18_FIRModule_L408F53T79_Expr_1;
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr_1, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr_1 XOR FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr_2;
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr_1, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr_1 AND FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr_2;
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr_1, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr_1 AND FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr_2;
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L452F51T71_Expr_1)
	begin
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L452F51T71_Expr <= NOT FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L452F51T71_Expr_1;
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L458F51T71_Expr_1)
	begin
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L458F51T71_Expr <= NOT FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L458F51T71_Expr_1;
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_1, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr <= resize(unsigned(signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_1, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_1'length + 1)) + signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_2, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_2'length + 1))), FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr'length);
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_1, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr <= resize(unsigned(signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_1, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_1'length + 1)) + signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_2, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_2'length + 1))), FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr'length);
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_1, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr <= resize(unsigned(signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_1, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_1'length + 1)) + signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_2, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_2'length + 1))), FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr'length);
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_1, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr <= resize(signed(signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_1, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_1'length + 1)) * signed(resize(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_2, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_2'length + 1))), FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr'length);
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_1, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr <= resize(signed(signed(resize(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_1, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_1'length + 1)) - signed(resize(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_2, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_2'length + 1))), FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr'length);
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_1, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr <= resize(unsigned(signed(resize(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_1, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_1'length + 1)) + signed(resize(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_2, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_2'length + 1))), FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr'length);
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_1, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr <= resize(signed(signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_1, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_1'length + 1)) - signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_2, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_2'length + 1))), FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr'length);
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_1, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr <= resize(unsigned(signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_1, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_1'length + 1)) + signed(resize(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_2, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_2'length + 1))), FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr'length);
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_1, FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr <= resize(signed(signed(resize(FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_1, FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_1'length + 1)) - signed(resize(FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_2, FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_2'length + 1))), FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr'length);
	end process;
	process (FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_1, FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_2)
	begin
		FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr <= resize(signed(signed(resize(FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_1, FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_1'length + 1)) - signed(resize(FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_2, FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_2'length + 1))), FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr'length);
	end process;
	FIRModule4x16_TopLevel_TopLevel_u_ram_coef0 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_coef0
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_coef0]
		-- [END USER MAP FOR u_ram_coef0]
		BoardSignals => BoardSignals,
		CE => u_ram_coef0CEu_ram_coef0_CEHardLink,
		WR => u_ram_coef0WRu_ram_coef0_WRHardLink,
		WR_ADDR => u_ram_coef0WR_ADDRu_ram_coef0_WR_ADDRHardLink,
		DIN => u_ram_coef0DINu_ram_coef0_DINHardLink,
		RD => u_ram_coef0RDu_ram_coef0_RDHardLink,
		RD_ADDR => u_ram_coef0RD_ADDRu_ram_coef0_RD_ADDRHardLink,
		DOUT => u_ram_coef0DOUTu_ram_coef0_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_coef1 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_coef1
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_coef1]
		-- [END USER MAP FOR u_ram_coef1]
		BoardSignals => BoardSignals,
		CE => u_ram_coef1CEu_ram_coef1_CEHardLink,
		WR => u_ram_coef1WRu_ram_coef1_WRHardLink,
		WR_ADDR => u_ram_coef1WR_ADDRu_ram_coef1_WR_ADDRHardLink,
		DIN => u_ram_coef1DINu_ram_coef1_DINHardLink,
		RD => u_ram_coef1RDu_ram_coef1_RDHardLink,
		RD_ADDR => u_ram_coef1RD_ADDRu_ram_coef1_RD_ADDRHardLink,
		DOUT => u_ram_coef1DOUTu_ram_coef1_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_coef2 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_coef2
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_coef2]
		-- [END USER MAP FOR u_ram_coef2]
		BoardSignals => BoardSignals,
		CE => u_ram_coef2CEu_ram_coef2_CEHardLink,
		WR => u_ram_coef2WRu_ram_coef2_WRHardLink,
		WR_ADDR => u_ram_coef2WR_ADDRu_ram_coef2_WR_ADDRHardLink,
		DIN => u_ram_coef2DINu_ram_coef2_DINHardLink,
		RD => u_ram_coef2RDu_ram_coef2_RDHardLink,
		RD_ADDR => u_ram_coef2RD_ADDRu_ram_coef2_RD_ADDRHardLink,
		DOUT => u_ram_coef2DOUTu_ram_coef2_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_coef3 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_coef3
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_coef3]
		-- [END USER MAP FOR u_ram_coef3]
		BoardSignals => BoardSignals,
		CE => u_ram_coef3CEu_ram_coef3_CEHardLink,
		WR => u_ram_coef3WRu_ram_coef3_WRHardLink,
		WR_ADDR => u_ram_coef3WR_ADDRu_ram_coef3_WR_ADDRHardLink,
		DIN => u_ram_coef3DINu_ram_coef3_DINHardLink,
		RD => u_ram_coef3RDu_ram_coef3_RDHardLink,
		RD_ADDR => u_ram_coef3RD_ADDRu_ram_coef3_RD_ADDRHardLink,
		DOUT => u_ram_coef3DOUTu_ram_coef3_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i0 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i0
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_i0]
		-- [END USER MAP FOR u_ram_srls_i0]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_i0CEu_ram_srls_i0_CEHardLink,
		WR => u_ram_srls_i0WRu_ram_srls_i0_WRHardLink,
		WR_ADDR => u_ram_srls_i0WR_ADDRu_ram_srls_i0_WR_ADDRHardLink,
		DIN => u_ram_srls_i0DINu_ram_srls_i0_DINHardLink,
		RD => u_ram_srls_i0RDu_ram_srls_i0_RDHardLink,
		RD_ADDR => u_ram_srls_i0RD_ADDRu_ram_srls_i0_RD_ADDRHardLink,
		DOUT => u_ram_srls_i0DOUTu_ram_srls_i0_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i1 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i1
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_i1]
		-- [END USER MAP FOR u_ram_srls_i1]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_i1CEu_ram_srls_i1_CEHardLink,
		WR => u_ram_srls_i1WRu_ram_srls_i1_WRHardLink,
		WR_ADDR => u_ram_srls_i1WR_ADDRu_ram_srls_i1_WR_ADDRHardLink,
		DIN => u_ram_srls_i1DINu_ram_srls_i1_DINHardLink,
		RD => u_ram_srls_i1RDu_ram_srls_i1_RDHardLink,
		RD_ADDR => u_ram_srls_i1RD_ADDRu_ram_srls_i1_RD_ADDRHardLink,
		DOUT => u_ram_srls_i1DOUTu_ram_srls_i1_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i2 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i2
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_i2]
		-- [END USER MAP FOR u_ram_srls_i2]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_i2CEu_ram_srls_i2_CEHardLink,
		WR => u_ram_srls_i2WRu_ram_srls_i2_WRHardLink,
		WR_ADDR => u_ram_srls_i2WR_ADDRu_ram_srls_i2_WR_ADDRHardLink,
		DIN => u_ram_srls_i2DINu_ram_srls_i2_DINHardLink,
		RD => u_ram_srls_i2RDu_ram_srls_i2_RDHardLink,
		RD_ADDR => u_ram_srls_i2RD_ADDRu_ram_srls_i2_RD_ADDRHardLink,
		DOUT => u_ram_srls_i2DOUTu_ram_srls_i2_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i3 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i3
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_i3]
		-- [END USER MAP FOR u_ram_srls_i3]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_i3CEu_ram_srls_i3_CEHardLink,
		WR => u_ram_srls_i3WRu_ram_srls_i3_WRHardLink,
		WR_ADDR => u_ram_srls_i3WR_ADDRu_ram_srls_i3_WR_ADDRHardLink,
		DIN => u_ram_srls_i3DINu_ram_srls_i3_DINHardLink,
		RD => u_ram_srls_i3RDu_ram_srls_i3_RDHardLink,
		RD_ADDR => u_ram_srls_i3RD_ADDRu_ram_srls_i3_RD_ADDRHardLink,
		DOUT => u_ram_srls_i3DOUTu_ram_srls_i3_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q0 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q0
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_q0]
		-- [END USER MAP FOR u_ram_srls_q0]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_q0CEu_ram_srls_q0_CEHardLink,
		WR => u_ram_srls_q0WRu_ram_srls_q0_WRHardLink,
		WR_ADDR => u_ram_srls_q0WR_ADDRu_ram_srls_q0_WR_ADDRHardLink,
		DIN => u_ram_srls_q0DINu_ram_srls_q0_DINHardLink,
		RD => u_ram_srls_q0RDu_ram_srls_q0_RDHardLink,
		RD_ADDR => u_ram_srls_q0RD_ADDRu_ram_srls_q0_RD_ADDRHardLink,
		DOUT => u_ram_srls_q0DOUTu_ram_srls_q0_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q1 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q1
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_q1]
		-- [END USER MAP FOR u_ram_srls_q1]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_q1CEu_ram_srls_q1_CEHardLink,
		WR => u_ram_srls_q1WRu_ram_srls_q1_WRHardLink,
		WR_ADDR => u_ram_srls_q1WR_ADDRu_ram_srls_q1_WR_ADDRHardLink,
		DIN => u_ram_srls_q1DINu_ram_srls_q1_DINHardLink,
		RD => u_ram_srls_q1RDu_ram_srls_q1_RDHardLink,
		RD_ADDR => u_ram_srls_q1RD_ADDRu_ram_srls_q1_RD_ADDRHardLink,
		DOUT => u_ram_srls_q1DOUTu_ram_srls_q1_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q2 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q2
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_q2]
		-- [END USER MAP FOR u_ram_srls_q2]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_q2CEu_ram_srls_q2_CEHardLink,
		WR => u_ram_srls_q2WRu_ram_srls_q2_WRHardLink,
		WR_ADDR => u_ram_srls_q2WR_ADDRu_ram_srls_q2_WR_ADDRHardLink,
		DIN => u_ram_srls_q2DINu_ram_srls_q2_DINHardLink,
		RD => u_ram_srls_q2RDu_ram_srls_q2_RDHardLink,
		RD_ADDR => u_ram_srls_q2RD_ADDRu_ram_srls_q2_RD_ADDRHardLink,
		DOUT => u_ram_srls_q2DOUTu_ram_srls_q2_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q3 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q3
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_q3]
		-- [END USER MAP FOR u_ram_srls_q3]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_q3CEu_ram_srls_q3_CEHardLink,
		WR => u_ram_srls_q3WRu_ram_srls_q3_WRHardLink,
		WR_ADDR => u_ram_srls_q3WR_ADDRu_ram_srls_q3_WR_ADDRHardLink,
		DIN => u_ram_srls_q3DINu_ram_srls_q3_DINHardLink,
		RD => u_ram_srls_q3RDu_ram_srls_q3_RDHardLink,
		RD_ADDR => u_ram_srls_q3RD_ADDRu_ram_srls_q3_RD_ADDRHardLink,
		DOUT => u_ram_srls_q3DOUTu_ram_srls_q3_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_filo_i : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_filo_i
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_filo_i]
		-- [END USER MAP FOR u_ram_filo_i]
		BoardSignals => BoardSignals,
		CE => u_ram_filo_iCEu_ram_filo_i_CEHardLink,
		WR => u_ram_filo_iWRu_ram_filo_i_WRHardLink,
		WR_ADDR => u_ram_filo_iWR_ADDRu_ram_filo_i_WR_ADDRHardLink,
		DIN => u_ram_filo_iDINu_ram_filo_i_DINHardLink,
		RD => u_ram_filo_iRDu_ram_filo_i_RDHardLink,
		RD_ADDR => u_ram_filo_iRD_ADDRu_ram_filo_i_RD_ADDRHardLink,
		DOUT => u_ram_filo_iDOUTu_ram_filo_i_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_filo_q : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_filo_q
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_filo_q]
		-- [END USER MAP FOR u_ram_filo_q]
		BoardSignals => BoardSignals,
		CE => u_ram_filo_qCEu_ram_filo_q_CEHardLink,
		WR => u_ram_filo_qWRu_ram_filo_q_WRHardLink,
		WR_ADDR => u_ram_filo_qWR_ADDRu_ram_filo_q_WR_ADDRHardLink,
		DIN => u_ram_filo_qDINu_ram_filo_q_DINHardLink,
		RD => u_ram_filo_qRDu_ram_filo_q_RDHardLink,
		RD_ADDR => u_ram_filo_qRD_ADDRu_ram_filo_q_RD_ADDRHardLink,
		DOUT => u_ram_filo_qDOUTu_ram_filo_q_DOUTHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_i0 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_i0
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_i0]
		-- [END USER MAP FOR u_dsp48_i0]
		BoardSignals => BoardSignals,
		CE => u_dsp48_i0CEu_dsp48_i0_CEHardLink,
		A => u_dsp48_i0Au_dsp48_i0_AHardLink,
		B => u_dsp48_i0Bu_dsp48_i0_BHardLink,
		D => u_dsp48_i0Du_dsp48_i0_DHardLink,
		PCIN => u_dsp48_i0PCINu_dsp48_i0_PCINHardLink,
		OPMODE => u_dsp48_i0OPMODEu_dsp48_i0_OPMODEHardLink,
		PCOUT => u_dsp48_i0PCOUTu_dsp48_i0_PCOUTHardLink,
		P => u_dsp48_i0Pu_dsp48_i0_PHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_i1 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_i1
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_i1]
		-- [END USER MAP FOR u_dsp48_i1]
		BoardSignals => BoardSignals,
		CE => u_dsp48_i1CEu_dsp48_i1_CEHardLink,
		A => u_dsp48_i1Au_dsp48_i1_AHardLink,
		B => u_dsp48_i1Bu_dsp48_i1_BHardLink,
		D => u_dsp48_i1Du_dsp48_i1_DHardLink,
		PCIN => u_dsp48_i1PCINu_dsp48_i1_PCINHardLink,
		OPMODE => u_dsp48_i1OPMODEu_dsp48_i1_OPMODEHardLink,
		PCOUT => u_dsp48_i1PCOUTu_dsp48_i1_PCOUTHardLink,
		P => u_dsp48_i1Pu_dsp48_i1_PHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_i2 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_i2
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_i2]
		-- [END USER MAP FOR u_dsp48_i2]
		BoardSignals => BoardSignals,
		CE => u_dsp48_i2CEu_dsp48_i2_CEHardLink,
		A => u_dsp48_i2Au_dsp48_i2_AHardLink,
		B => u_dsp48_i2Bu_dsp48_i2_BHardLink,
		D => u_dsp48_i2Du_dsp48_i2_DHardLink,
		PCIN => u_dsp48_i2PCINu_dsp48_i2_PCINHardLink,
		OPMODE => u_dsp48_i2OPMODEu_dsp48_i2_OPMODEHardLink,
		PCOUT => u_dsp48_i2PCOUTu_dsp48_i2_PCOUTHardLink,
		P => u_dsp48_i2Pu_dsp48_i2_PHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_i3 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_i3
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_i3]
		-- [END USER MAP FOR u_dsp48_i3]
		BoardSignals => BoardSignals,
		CE => u_dsp48_i3CEu_dsp48_i3_CEHardLink,
		A => u_dsp48_i3Au_dsp48_i3_AHardLink,
		B => u_dsp48_i3Bu_dsp48_i3_BHardLink,
		D => u_dsp48_i3Du_dsp48_i3_DHardLink,
		PCIN => u_dsp48_i3PCINu_dsp48_i3_PCINHardLink,
		OPMODE => u_dsp48_i3OPMODEu_dsp48_i3_OPMODEHardLink,
		PCOUT => u_dsp48_i3PCOUTu_dsp48_i3_PCOUTHardLink,
		P => u_dsp48_i3Pu_dsp48_i3_PHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_q0 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_q0
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_q0]
		-- [END USER MAP FOR u_dsp48_q0]
		BoardSignals => BoardSignals,
		CE => u_dsp48_q0CEu_dsp48_q0_CEHardLink,
		A => u_dsp48_q0Au_dsp48_q0_AHardLink,
		B => u_dsp48_q0Bu_dsp48_q0_BHardLink,
		D => u_dsp48_q0Du_dsp48_q0_DHardLink,
		PCIN => u_dsp48_q0PCINu_dsp48_q0_PCINHardLink,
		OPMODE => u_dsp48_q0OPMODEu_dsp48_q0_OPMODEHardLink,
		PCOUT => u_dsp48_q0PCOUTu_dsp48_q0_PCOUTHardLink,
		P => u_dsp48_q0Pu_dsp48_q0_PHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_q1 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_q1
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_q1]
		-- [END USER MAP FOR u_dsp48_q1]
		BoardSignals => BoardSignals,
		CE => u_dsp48_q1CEu_dsp48_q1_CEHardLink,
		A => u_dsp48_q1Au_dsp48_q1_AHardLink,
		B => u_dsp48_q1Bu_dsp48_q1_BHardLink,
		D => u_dsp48_q1Du_dsp48_q1_DHardLink,
		PCIN => u_dsp48_q1PCINu_dsp48_q1_PCINHardLink,
		OPMODE => u_dsp48_q1OPMODEu_dsp48_q1_OPMODEHardLink,
		PCOUT => u_dsp48_q1PCOUTu_dsp48_q1_PCOUTHardLink,
		P => u_dsp48_q1Pu_dsp48_q1_PHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_q2 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_q2
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_q2]
		-- [END USER MAP FOR u_dsp48_q2]
		BoardSignals => BoardSignals,
		CE => u_dsp48_q2CEu_dsp48_q2_CEHardLink,
		A => u_dsp48_q2Au_dsp48_q2_AHardLink,
		B => u_dsp48_q2Bu_dsp48_q2_BHardLink,
		D => u_dsp48_q2Du_dsp48_q2_DHardLink,
		PCIN => u_dsp48_q2PCINu_dsp48_q2_PCINHardLink,
		OPMODE => u_dsp48_q2OPMODEu_dsp48_q2_OPMODEHardLink,
		PCOUT => u_dsp48_q2PCOUTu_dsp48_q2_PCOUTHardLink,
		P => u_dsp48_q2Pu_dsp48_q2_PHardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_q3 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_q3
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_q3]
		-- [END USER MAP FOR u_dsp48_q3]
		BoardSignals => BoardSignals,
		CE => u_dsp48_q3CEu_dsp48_q3_CEHardLink,
		A => u_dsp48_q3Au_dsp48_q3_AHardLink,
		B => u_dsp48_q3Bu_dsp48_q3_BHardLink,
		D => u_dsp48_q3Du_dsp48_q3_DHardLink,
		PCIN => u_dsp48_q3PCINu_dsp48_q3_PCINHardLink,
		OPMODE => u_dsp48_q3OPMODEu_dsp48_q3_OPMODEHardLink,
		PCOUT => u_dsp48_q3PCOUTu_dsp48_q3_PCOUTHardLink,
		P => u_dsp48_q3Pu_dsp48_q3_PHardLink
	)
	;
	FIRModule_L156F26L166T18_Ternary_i <= FIRModule_L157F17L161T18_WhenTrue_i when (FIRModule_L156F26T47_Expr = '1') else FIRModule_L162F17L166T18_WhenFalse_i;
	FIRModule_L156F26L166T18_Ternary_q <= FIRModule_L157F17L161T18_WhenTrue_q when (FIRModule_L156F26T47_Expr = '1') else FIRModule_L162F17L166T18_WhenFalse_q;
	process (FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_FIRModule_L311F39T69_Index, FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_FIRModule_L312F39T69_Index, FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_next_set_do, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_Expr, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_Expr, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_Expr, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_Expr, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_Expr, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L407F17L409T18_FIRModule_L408F53T79_Expr, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_Expr, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr, FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_Expr, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_Expr, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L452F51T71_Expr, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_Expr, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L458F51T71_Expr, FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_Expr, ib_coef, ib_coef_v, ib_do, ib_iq_i, ib_iq_q, ib_iq_v, ramf_dout_i, ramf_dout_q, State_coeff_coef_ram_cnt, State_coeff_coef_ram_wr, State_coeff_coef_ram_wr_addr, State_coeff_coef_ram_wr_data, State_coeff_coef_wr_cnt_cell, State_coeff_coef_wr_cnt_ram, State_dsp48_dsp48_a, State_dsp48_dsp48_b, State_dsp48_dsp48_d, State_dsp48_dsp48_opmode, State_dsp48_dsp48_p, State_dsp48_dsp48_pcin, State_dsp48_dsp48_pcout, State_dsp48_dsp48_result, State_dsp48_dsp48_srl, State_dsp48_dsp48_srl_out_i, State_dsp48_dsp48_srl_out_p_i, State_dsp48_dsp48_srl_out_p_q, State_dsp48_dsp48_srl_out_p1_i, State_dsp48_dsp48_srl_out_p1_q, State_dsp48_dsp48_srl_out_q, State_filo_filo_addr_dec, State_filo_filo_addr_inc, State_filo_filo_addr_p, State_filo_filo_addr_p1, State_filo_filo_counter_dec, State_filo_filo_counter_inc, State_filo_filo_way, State_filo_fir_dreg, State_fir_fir_adreg, State_fir_fir_areg1, State_fir_fir_areg2, State_fir_fir_breg, State_fir_fir_mreg, State_fir_fir_preg, State_fir_fir_result, State_main_main_c_cnt, State_main_main_c_cnt_masked, State_main_main_c_rd_addr, State_main_main_c_rd_addr_cmn, State_main_main_d_addr, State_main_main_d_cnt, State_main_main_d_cnt_masked, State_main_main_d_cnt_rst, State_mult_reset_mult_reset, State_mult_reset_mult_reset_common, State_mult_reset_mult_reset_common_p, State_mult_reset_mult_reset_common_p1, State_mult_reset_mult_reset_common_p2, State_mult_reset_mult_reset_common_p3, State_mult_reset_mult_reset_dsp, State_ob_coef_rdy, State_ob_iq_i, State_ob_iq_q, State_ob_iq_v, State_set_coef_mask, State_set_data_mask, State_set_do, State_set_do_mux, State_tr_tr_fir_mreg_i, State_tr_tr_fir_mreg_q, State_tr_tr_fir_preg_i, State_tr_tr_fir_preg_q, State_tr_tr_fir_result_i, State_tr_tr_fir_result_q)
	begin
		for NextState_set_do_mux_Iterator in 0 to 3 loop
			NextState_set_do_mux(NextState_set_do_mux_Iterator) <= State_set_do_mux(NextState_set_do_mux_Iterator);
		end loop;
		NextState_set_do <= State_set_do;
		NextState_set_coef_mask <= State_set_coef_mask;
		NextState_set_data_mask <= State_set_data_mask;
		NextState_coeff_coef_wr_cnt_cell <= State_coeff_coef_wr_cnt_cell;
		NextState_coeff_coef_wr_cnt_ram <= State_coeff_coef_wr_cnt_ram;
		NextState_coeff_coef_ram_wr <= State_coeff_coef_ram_wr;
		NextState_coeff_coef_ram_wr_addr(0) <= State_coeff_coef_ram_wr_addr(0);
		NextState_coeff_coef_ram_wr_addr(1) <= State_coeff_coef_ram_wr_addr(1);
		NextState_coeff_coef_ram_wr_addr(2) <= State_coeff_coef_ram_wr_addr(2);
		NextState_coeff_coef_ram_wr_addr(3) <= State_coeff_coef_ram_wr_addr(3);
		NextState_coeff_coef_ram_wr_data(0) <= State_coeff_coef_ram_wr_data(0);
		NextState_coeff_coef_ram_wr_data(1) <= State_coeff_coef_ram_wr_data(1);
		NextState_coeff_coef_ram_wr_data(2) <= State_coeff_coef_ram_wr_data(2);
		NextState_coeff_coef_ram_wr_data(3) <= State_coeff_coef_ram_wr_data(3);
		NextState_coeff_coef_ram_cnt <= State_coeff_coef_ram_cnt;
		NextState_main_main_c_cnt <= State_main_main_c_cnt;
		NextState_main_main_c_cnt_masked <= State_main_main_c_cnt_masked;
		NextState_main_main_c_rd_addr_cmn <= State_main_main_c_rd_addr_cmn;
		NextState_main_main_c_rd_addr(0) <= State_main_main_c_rd_addr(0);
		NextState_main_main_c_rd_addr(1) <= State_main_main_c_rd_addr(1);
		NextState_main_main_c_rd_addr(2) <= State_main_main_c_rd_addr(2);
		NextState_main_main_c_rd_addr(3) <= State_main_main_c_rd_addr(3);
		NextState_main_main_d_cnt <= State_main_main_d_cnt;
		NextState_main_main_d_cnt_masked <= State_main_main_d_cnt_masked;
		NextState_main_main_d_cnt_rst <= State_main_main_d_cnt_rst;
		NextState_main_main_d_addr(0) <= State_main_main_d_addr(0);
		NextState_main_main_d_addr(1) <= State_main_main_d_addr(1);
		NextState_main_main_d_addr(2) <= State_main_main_d_addr(2);
		NextState_main_main_d_addr(3) <= State_main_main_d_addr(3);
		NextState_mult_reset_mult_reset <= State_mult_reset_mult_reset;
		NextState_mult_reset_mult_reset_dsp <= State_mult_reset_mult_reset_dsp;
		NextState_mult_reset_mult_reset_common <= State_mult_reset_mult_reset_common;
		NextState_mult_reset_mult_reset_common_p <= State_mult_reset_mult_reset_common_p;
		NextState_mult_reset_mult_reset_common_p1 <= State_mult_reset_mult_reset_common_p1;
		NextState_mult_reset_mult_reset_common_p2 <= State_mult_reset_mult_reset_common_p2;
		NextState_mult_reset_mult_reset_common_p3 <= State_mult_reset_mult_reset_common_p3;
		NextState_filo_filo_way <= State_filo_filo_way;
		NextState_filo_filo_counter_inc <= State_filo_filo_counter_inc;
		NextState_filo_filo_counter_dec <= State_filo_filo_counter_dec;
		NextState_filo_filo_addr_inc <= State_filo_filo_addr_inc;
		NextState_filo_filo_addr_dec <= State_filo_filo_addr_dec;
		NextState_filo_filo_addr_p <= State_filo_filo_addr_p;
		NextState_filo_filo_addr_p1 <= State_filo_filo_addr_p1;
		NextState_filo_fir_dreg(0) <= State_filo_fir_dreg(0);
		NextState_filo_fir_dreg(1) <= State_filo_fir_dreg(1);
		NextState_filo_fir_dreg(2) <= State_filo_fir_dreg(2);
		NextState_filo_fir_dreg(3) <= State_filo_fir_dreg(3);
		NextState_dsp48_dsp48_opmode(0) <= State_dsp48_dsp48_opmode(0);
		NextState_dsp48_dsp48_opmode(1) <= State_dsp48_dsp48_opmode(1);
		NextState_dsp48_dsp48_opmode(2) <= State_dsp48_dsp48_opmode(2);
		NextState_dsp48_dsp48_b(0) <= State_dsp48_dsp48_b(0);
		NextState_dsp48_dsp48_b(1) <= State_dsp48_dsp48_b(1);
		NextState_dsp48_dsp48_b(2) <= State_dsp48_dsp48_b(2);
		NextState_dsp48_dsp48_d(0) <= State_dsp48_dsp48_d(0);
		NextState_dsp48_dsp48_d(1) <= State_dsp48_dsp48_d(1);
		NextState_dsp48_dsp48_d(2) <= State_dsp48_dsp48_d(2);
		NextState_dsp48_dsp48_a(0) <= State_dsp48_dsp48_a(0);
		NextState_dsp48_dsp48_a(1) <= State_dsp48_dsp48_a(1);
		NextState_dsp48_dsp48_a(2) <= State_dsp48_dsp48_a(2);
		NextState_dsp48_dsp48_p(0) <= State_dsp48_dsp48_p(0);
		NextState_dsp48_dsp48_p(1) <= State_dsp48_dsp48_p(1);
		NextState_dsp48_dsp48_p(2) <= State_dsp48_dsp48_p(2);
		NextState_dsp48_dsp48_pcin(0) <= State_dsp48_dsp48_pcin(0);
		NextState_dsp48_dsp48_pcin(1) <= State_dsp48_dsp48_pcin(1);
		NextState_dsp48_dsp48_pcin(2) <= State_dsp48_dsp48_pcin(2);
		NextState_dsp48_dsp48_pcout(0) <= State_dsp48_dsp48_pcout(0);
		NextState_dsp48_dsp48_pcout(1) <= State_dsp48_dsp48_pcout(1);
		NextState_dsp48_dsp48_pcout(2) <= State_dsp48_dsp48_pcout(2);
		NextState_dsp48_dsp48_result(0) <= State_dsp48_dsp48_result(0);
		NextState_dsp48_dsp48_result(1) <= State_dsp48_dsp48_result(1);
		NextState_dsp48_dsp48_result(2) <= State_dsp48_dsp48_result(2);
		NextState_dsp48_dsp48_result(3) <= State_dsp48_dsp48_result(3);
		NextState_dsp48_dsp48_result(4) <= State_dsp48_dsp48_result(4);
		NextState_dsp48_dsp48_result(5) <= State_dsp48_dsp48_result(5);
		NextState_dsp48_dsp48_result(6) <= State_dsp48_dsp48_result(6);
		NextState_dsp48_dsp48_result(7) <= State_dsp48_dsp48_result(7);
		NextState_dsp48_dsp48_result(8) <= State_dsp48_dsp48_result(8);
		NextState_dsp48_dsp48_srl(0) <= State_dsp48_dsp48_srl(0);
		NextState_dsp48_dsp48_srl(1) <= State_dsp48_dsp48_srl(1);
		NextState_dsp48_dsp48_srl(2) <= State_dsp48_dsp48_srl(2);
		NextState_dsp48_dsp48_srl(3) <= State_dsp48_dsp48_srl(3);
		NextState_dsp48_dsp48_srl(4) <= State_dsp48_dsp48_srl(4);
		NextState_dsp48_dsp48_srl(5) <= State_dsp48_dsp48_srl(5);
		NextState_dsp48_dsp48_srl(6) <= State_dsp48_dsp48_srl(6);
		NextState_dsp48_dsp48_srl_out_p_i <= State_dsp48_dsp48_srl_out_p_i;
		NextState_dsp48_dsp48_srl_out_p_q <= State_dsp48_dsp48_srl_out_p_q;
		NextState_dsp48_dsp48_srl_out_p1_i <= State_dsp48_dsp48_srl_out_p1_i;
		NextState_dsp48_dsp48_srl_out_p1_q <= State_dsp48_dsp48_srl_out_p1_q;
		NextState_dsp48_dsp48_srl_out_i <= State_dsp48_dsp48_srl_out_i;
		NextState_dsp48_dsp48_srl_out_q <= State_dsp48_dsp48_srl_out_q;
		NextState_fir_fir_areg1(0) <= State_fir_fir_areg1(0);
		NextState_fir_fir_areg1(1) <= State_fir_fir_areg1(1);
		NextState_fir_fir_areg1(2) <= State_fir_fir_areg1(2);
		NextState_fir_fir_areg2(0) <= State_fir_fir_areg2(0);
		NextState_fir_fir_areg2(1) <= State_fir_fir_areg2(1);
		NextState_fir_fir_areg2(2) <= State_fir_fir_areg2(2);
		NextState_fir_fir_adreg(0) <= State_fir_fir_adreg(0);
		NextState_fir_fir_adreg(1) <= State_fir_fir_adreg(1);
		NextState_fir_fir_adreg(2) <= State_fir_fir_adreg(2);
		NextState_fir_fir_breg(0) <= State_fir_fir_breg(0);
		NextState_fir_fir_breg(1) <= State_fir_fir_breg(1);
		NextState_fir_fir_breg(2) <= State_fir_fir_breg(2);
		NextState_fir_fir_mreg(0) <= State_fir_fir_mreg(0);
		NextState_fir_fir_mreg(1) <= State_fir_fir_mreg(1);
		NextState_fir_fir_mreg(2) <= State_fir_fir_mreg(2);
		NextState_fir_fir_preg(0) <= State_fir_fir_preg(0);
		NextState_fir_fir_preg(1) <= State_fir_fir_preg(1);
		NextState_fir_fir_preg(2) <= State_fir_fir_preg(2);
		NextState_fir_fir_result(0) <= State_fir_fir_result(0);
		NextState_fir_fir_result(1) <= State_fir_fir_result(1);
		NextState_fir_fir_result(2) <= State_fir_fir_result(2);
		NextState_fir_fir_result(3) <= State_fir_fir_result(3);
		NextState_fir_fir_result(4) <= State_fir_fir_result(4);
		NextState_fir_fir_result(5) <= State_fir_fir_result(5);
		NextState_fir_fir_result(6) <= State_fir_fir_result(6);
		NextState_fir_fir_result(7) <= State_fir_fir_result(7);
		NextState_fir_fir_result(8) <= State_fir_fir_result(8);
		NextState_tr_tr_fir_mreg_i <= State_tr_tr_fir_mreg_i;
		NextState_tr_tr_fir_mreg_q <= State_tr_tr_fir_mreg_q;
		NextState_tr_tr_fir_preg_i <= State_tr_tr_fir_preg_i;
		NextState_tr_tr_fir_preg_q <= State_tr_tr_fir_preg_q;
		NextState_tr_tr_fir_result_i <= State_tr_tr_fir_result_i;
		NextState_tr_tr_fir_result_q <= State_tr_tr_fir_result_q;
		NextState_ob_coef_rdy <= State_ob_coef_rdy;
		NextState_ob_iq_v <= State_ob_iq_v;
		NextState_ob_iq_i <= State_ob_iq_i;
		NextState_ob_iq_q <= State_ob_iq_q;
		FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_next_set_do(3 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_next_set_do(0) <= Zero;
		FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_next_set_do <= ib_do;
		NextState_set_do <= FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_next_set_do;
		NextState_set_coef_mask <= FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_FIRModule_L311F39T69_Index;
		NextState_set_data_mask <= FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_FIRModule_L312F39T69_Index;
		for a in 0 to 3 loop
			NextState_set_do_mux(a) <= FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_next_set_do;
		end loop;
		if ib_coef_v = '1' then
			if FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_Expr = '1' then
				NextState_coeff_coef_wr_cnt_cell(7 downto 1) <= (others => '0');
				NextState_coeff_coef_wr_cnt_cell(0) <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L329F56T57_Expr;
				NextState_coeff_coef_ram_cnt <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr(15 downto 0);
				if FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_Expr = '1' then
					NextState_coeff_coef_wr_cnt_ram(1) <= '0';
					NextState_coeff_coef_wr_cnt_ram(0) <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L332F21L334T22_FIRModule_L333F59T60_Expr;
				else
					NextState_coeff_coef_wr_cnt_ram <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr(1 downto 0);
				end if;
			else
				NextState_coeff_coef_wr_cnt_cell <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr(7 downto 0);
			end if;
		end if;
		for a1 in 0 to 3 loop
			if State_coeff_coef_wr_cnt_ram = a1 then
				NextState_coeff_coef_ram_wr(a1) <= ib_coef_v;
				NextState_coeff_coef_ram_wr_addr(a1) <= resize(State_coeff_coef_wr_cnt_cell, 9);
				NextState_coeff_coef_ram_wr_data(a1) <= ib_coef;
			else
				NextState_coeff_coef_ram_wr(a1) <= false;
				NextState_coeff_coef_ram_wr_addr(a1) <= (others => '0');
				NextState_coeff_coef_ram_wr_data(a1) <= (others => '0');
			end if;
		end loop;
		if FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_Expr = '1' then
			NextState_ob_coef_rdy <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L363F13L365T14_FIRModule_L364F41T45_Expr;
		else
			NextState_ob_coef_rdy <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L367F13L369T14_FIRModule_L368F41T46_Expr;
		end if;
		if ib_iq_v = '1' then
			NextState_main_main_c_cnt <= unsigned(FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr(8 downto 0));
			NextState_main_main_c_cnt_masked <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr;
			NextState_main_main_c_rd_addr_cmn <= State_main_main_c_cnt_masked;
			for a2 in 0 to 3 loop
				NextState_main_main_c_rd_addr(a2) <= State_main_main_c_rd_addr_cmn;
			end loop;
			if FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_Expr = '1' then
				NextState_mult_reset_mult_reset_common <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L387F17L389T18_FIRModule_L388F62T66_Expr;
			else
				NextState_mult_reset_mult_reset_common <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L391F17L393T18_FIRModule_L392F62T67_Expr;
			end if;
			NextState_mult_reset_mult_reset_common_p <= State_mult_reset_mult_reset_common;
			NextState_mult_reset_mult_reset_common_p1 <= State_mult_reset_mult_reset_common_p;
			NextState_mult_reset_mult_reset_common_p2 <= State_mult_reset_mult_reset_common_p1;
			NextState_mult_reset_mult_reset_common_p3 <= State_mult_reset_mult_reset_common_p2;
			for a3 in 0 to 3 loop
				NextState_mult_reset_mult_reset_dsp(a3) <= State_mult_reset_mult_reset_common_p1;
			end loop;
			if FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_Expr = '1' then
				NextState_main_main_d_cnt_rst <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L407F17L409T18_FIRModule_L408F53T79_Expr;
			else
				if FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_Expr = '1' then
					NextState_main_main_d_cnt_rst <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L413F21L415T22_FIRModule_L414F57T61_Expr;
				else
					NextState_main_main_d_cnt_rst <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L417F21L419T22_FIRModule_L418F57T62_Expr;
				end if;
			end if;
			if State_main_main_d_cnt_rst = '1' then
				NextState_main_main_c_cnt(8 downto 1) <= (others => '0');
				NextState_main_main_c_cnt(0) <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L423F17L425T18_FIRModule_L424F49T50_Expr;
			else
				NextState_main_main_c_cnt <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr(8 downto 0);
			end if;
			NextState_main_main_c_cnt_masked <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr(8 downto 0);
			for a4 in 0 to 2 loop
				NextState_main_main_d_addr(a4) <= resize(State_main_main_c_cnt, 10);
			end loop;
		end if;
		if ib_iq_v = '1' then
			NextState_filo_filo_counter_dec <= unsigned(FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr(8 downto 0));
			NextState_filo_filo_counter_inc <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr(8 downto 0);
			NextState_filo_filo_addr_inc <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr;
			NextState_filo_filo_addr_dec <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr;
			if FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_Expr = '1' then
				NextState_filo_filo_addr_p1 <= State_filo_filo_addr_inc;
				if FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_Expr = '1' then
					NextState_filo_filo_way <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L452F51T71_Expr;
				end if;
			else
				NextState_filo_filo_addr_p1 <= State_filo_filo_addr_dec;
				if FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_Expr = '1' then
					NextState_filo_filo_way <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L458F51T71_Expr;
				end if;
			end if;
			if FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_Expr = '1' then
				NextState_filo_filo_addr_p(8 downto 1) <= (others => '0');
				NextState_filo_filo_addr_p(0) <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L462F50T51_Expr;
			else
				NextState_filo_filo_addr_p <= State_filo_filo_addr_p1;
			end if;
		end if;
		if ib_iq_v = '1' then
			NextState_dsp48_dsp48_srl(0)(31 downto 16) <= ib_iq_q;
			NextState_dsp48_dsp48_srl(0)(15 downto 0) <= ib_iq_i;
			NextState_dsp48_dsp48_srl(1) <= State_dsp48_dsp48_srl(0);
			NextState_dsp48_dsp48_srl(2) <= State_dsp48_dsp48_srl(1);
			NextState_dsp48_dsp48_srl(3) <= State_dsp48_dsp48_srl(2);
			NextState_dsp48_dsp48_srl(4) <= State_dsp48_dsp48_srl(3);
			NextState_dsp48_dsp48_srl(5) <= State_dsp48_dsp48_srl(4);
			NextState_dsp48_dsp48_srl(6) <= State_dsp48_dsp48_srl(5);
			NextState_dsp48_dsp48_srl_out_i <= State_dsp48_dsp48_srl(6)(15 downto 0);
			NextState_dsp48_dsp48_srl_out_q <= State_dsp48_dsp48_srl(6)(31 downto 16);
			for a5 in 0 to 3 loop
				NextState_filo_fir_dreg(a5)(15 downto 0) <= ramf_dout_i;
				NextState_filo_fir_dreg(a5)(31 downto 16) <= ramf_dout_q;
			end loop;
		end if;
		if ib_iq_v = '1' then
			for a6 in 0 to 3 loop
				NextState_fir_fir_areg1(a6)(24 downto 0) <= State_dsp48_dsp48_a(a6)(24 downto 0);
				NextState_fir_fir_areg1(a6)(49 downto 25) <= State_dsp48_dsp48_a(a6)(54 downto 30);
				NextState_fir_fir_areg2(a6) <= State_fir_fir_areg1(a6);
				NextState_fir_fir_breg(a6) <= State_dsp48_dsp48_b(a6);
				NextState_fir_fir_adreg(a6)(24 downto 0) <= State_fir_fir_areg2(a6)(24 downto 0) + State_dsp48_dsp48_d(a6)(24 downto 0);
				NextState_fir_fir_adreg(a6)(49 downto 25) <= State_fir_fir_areg2(a6)(49 downto 25) + State_dsp48_dsp48_d(a6)(49 downto 25);
				NextState_fir_fir_mreg(a6)(42 downto 0) <= signed(State_fir_fir_adreg(a6)(24 downto 0)) * signed(State_fir_fir_breg(a6)(17 downto 0));
				NextState_fir_fir_mreg(a6)(85 downto 43) <= signed(State_fir_fir_adreg(a6)(49 downto 25)) * signed(State_fir_fir_breg(a6)(35 downto 18));
				NextState_mult_reset_mult_reset(a6) <= State_mult_reset_mult_reset_dsp(a6);
				if a6 = 0 then
					if State_mult_reset_mult_reset(a6) = '1' then
						NextState_fir_fir_preg(a6)(47 downto 0) <= resize(signed(State_fir_fir_mreg(a6)(42 downto 0)), 48);
						NextState_fir_fir_preg(a6)(95 downto 48) <= resize(signed(State_fir_fir_mreg(a6)(85 downto 43)), 48);
					else
						NextState_fir_fir_preg(a6)(47 downto 0) <= State_fir_fir_preg(a6)(47 downto 0) + (resize(signed(State_fir_fir_mreg(a6)(42 downto 0)), 48));
						NextState_fir_fir_preg(a6)(95 downto 48) <= State_fir_fir_preg(a6)(95 downto 48) + (resize(signed(State_fir_fir_mreg(a6)(85 downto 43)), 48));
					end if;
				else
					if State_mult_reset_mult_reset(a6) = '1' then
						NextState_fir_fir_preg(a6)(47 downto 0) <= State_fir_fir_preg(a6 - 1)(47 downto 0) + (resize(signed(State_fir_fir_mreg(a6)(42 downto 0)), 48));
						NextState_fir_fir_preg(a6)(95 downto 48) <= State_fir_fir_preg(a6 - 1)(95 downto 48) + (resize(signed(State_fir_fir_mreg(a6)(85 downto 43)), 48));
					else
						NextState_fir_fir_preg(a6)(47 downto 0) <= State_fir_fir_preg(a6)(47 downto 0) + (resize(signed(State_fir_fir_mreg(a6)(42 downto 0)), 48));
						NextState_fir_fir_preg(a6)(95 downto 48) <= State_fir_fir_preg(a6)(95 downto 48) + (resize(signed(State_fir_fir_mreg(a6)(85 downto 43)), 48));
					end if;
				end if;
			end loop;
			for a7 in 0 to 9 loop
				NextState_fir_fir_result(a7)(23 downto 0) <= State_fir_fir_preg(FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L528F17L532T18_FIRModule_L530F72T91_Expr)(47 downto 0)((c_out_lsb + a7) + 23 downto c_out_lsb + a7);
				NextState_fir_fir_result(a7)(47 downto 24) <= State_fir_fir_preg(FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L528F17L532T18_FIRModule_L531F72T91_Expr)(95 downto 48)((c_out_lsb + a7) + 23 downto c_out_lsb + a7);
			end loop;
			NextState_tr_tr_fir_mreg_i <= State_fir_fir_adreg(3)(24 downto 0);
			NextState_tr_tr_fir_mreg_q <= State_fir_fir_adreg(3)(49 downto 25);
			NextState_tr_tr_fir_preg_i <= State_tr_tr_fir_mreg_i;
			NextState_tr_tr_fir_preg_q <= State_tr_tr_fir_mreg_q;
			NextState_tr_tr_fir_result_i <= State_tr_tr_fir_preg_i;
			NextState_tr_tr_fir_result_q <= State_tr_tr_fir_preg_q;
		end if;
	end process;
	process (a6, c_coef_mask_array, c_coef_num_array, c_data_mask_array, FIRModule_L156F26L166T18_Ternary_i, FIRModule_L156F26L166T18_Ternary_q, FIRModule_L211F13L214T14_1_FIRModule_L213F31T47_Index, FIRModule_L211F13L214T14_2_FIRModule_L213F31T47_Index, FIRModule_L211F13L214T14_3_FIRModule_L213F31T47_Index, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T91_Resize, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr, FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F49T68_Index, ib_iq_i, ib_iq_q, ib_iq_v, iCOEF_V, iCOEFF, iDO, iIQ_i, iIQ_q, iIQ_V, Inputs_iCOEF_V, Inputs_iCOEFF, Inputs_iDO, Inputs_iIQ_i, Inputs_iIQ_q, Inputs_iIQ_V, ramd_din, ramd_dout, ramf_din_i, ramf_din_q, State_coeff_coef_ram_cnt, State_coeff_coef_ram_wr, State_coeff_coef_ram_wr_addr, State_coeff_coef_ram_wr_data, State_coeff_coef_wr_cnt_cell, State_coeff_coef_wr_cnt_ram, State_filo_filo_addr_dec, State_filo_filo_addr_inc, State_filo_filo_addr_p, State_filo_filo_counter_dec, State_filo_filo_counter_inc, State_filo_filo_way, State_main_main_c_cnt, State_main_main_c_rd_addr, State_main_main_c_rd_addr_cmn, State_main_main_d_addr, State_main_main_d_cnt_masked, State_main_main_d_cnt_rst, State_set_coef_mask, State_set_data_mask, State_set_do, u_dsp48_i0_A, u_dsp48_i0_B, u_dsp48_i0_CE, u_dsp48_i0_D, u_dsp48_i0_OPMODE, u_dsp48_i0_PCIN, u_dsp48_i0PCOUTu_dsp48_i0_PCOUTHardLink, u_dsp48_i0Pu_dsp48_i0_PHardLink, u_dsp48_i1_A, u_dsp48_i1_B, u_dsp48_i1_CE, u_dsp48_i1_D, u_dsp48_i1_OPMODE, u_dsp48_i1_PCIN, u_dsp48_i1PCOUTu_dsp48_i1_PCOUTHardLink, u_dsp48_i1Pu_dsp48_i1_PHardLink, u_dsp48_i2_A, u_dsp48_i2_B, u_dsp48_i2_CE, u_dsp48_i2_D, u_dsp48_i2_OPMODE, u_dsp48_i2_PCIN, u_dsp48_i2PCOUTu_dsp48_i2_PCOUTHardLink, u_dsp48_i2Pu_dsp48_i2_PHardLink, u_dsp48_i3_A, u_dsp48_i3_B, u_dsp48_i3_CE, u_dsp48_i3_D, u_dsp48_i3_OPMODE, u_dsp48_i3_PCIN, u_dsp48_i3PCOUTu_dsp48_i3_PCOUTHardLink, u_dsp48_i3Pu_dsp48_i3_PHardLink, u_dsp48_q0_A, u_dsp48_q0_B, u_dsp48_q0_CE, u_dsp48_q0_D, u_dsp48_q0_OPMODE, u_dsp48_q0_PCIN, u_dsp48_q0PCOUTu_dsp48_q0_PCOUTHardLink, u_dsp48_q0Pu_dsp48_q0_PHardLink, u_dsp48_q1_A, u_dsp48_q1_B, u_dsp48_q1_CE, u_dsp48_q1_D, u_dsp48_q1_OPMODE, u_dsp48_q1_PCIN, u_dsp48_q1PCOUTu_dsp48_q1_PCOUTHardLink, u_dsp48_q1Pu_dsp48_q1_PHardLink, u_dsp48_q2_A, u_dsp48_q2_B, u_dsp48_q2_CE, u_dsp48_q2_D, u_dsp48_q2_OPMODE, u_dsp48_q2_PCIN, u_dsp48_q2PCOUTu_dsp48_q2_PCOUTHardLink, u_dsp48_q2Pu_dsp48_q2_PHardLink, u_dsp48_q3_A, u_dsp48_q3_B, u_dsp48_q3_CE, u_dsp48_q3_D, u_dsp48_q3_OPMODE, u_dsp48_q3_PCIN, u_dsp48_q3PCOUTu_dsp48_q3_PCOUTHardLink, u_dsp48_q3Pu_dsp48_q3_PHardLink, u_ram_coef0_CE, u_ram_coef0_DIN, u_ram_coef0_DOUT, u_ram_coef0_RD, u_ram_coef0_RD_ADDR, u_ram_coef0_WR, u_ram_coef0_WR_ADDR, u_ram_coef0DOUTu_ram_coef0_DOUTHardLink, u_ram_coef1_CE, u_ram_coef1_DIN, u_ram_coef1_DOUT, u_ram_coef1_RD, u_ram_coef1_RD_ADDR, u_ram_coef1_WR, u_ram_coef1_WR_ADDR, u_ram_coef1DOUTu_ram_coef1_DOUTHardLink, u_ram_coef2_CE, u_ram_coef2_DIN, u_ram_coef2_DOUT, u_ram_coef2_RD, u_ram_coef2_RD_ADDR, u_ram_coef2_WR, u_ram_coef2_WR_ADDR, u_ram_coef2DOUTu_ram_coef2_DOUTHardLink, u_ram_coef3_CE, u_ram_coef3_DIN, u_ram_coef3_DOUT, u_ram_coef3_RD, u_ram_coef3_RD_ADDR, u_ram_coef3_WR, u_ram_coef3_WR_ADDR, u_ram_coef3DOUTu_ram_coef3_DOUTHardLink, u_ram_filo_i_CE, u_ram_filo_i_DIN, u_ram_filo_i_DOUT, u_ram_filo_i_RD, u_ram_filo_i_RD_ADDR, u_ram_filo_i_WR, u_ram_filo_i_WR_ADDR, u_ram_filo_iDOUTu_ram_filo_i_DOUTHardLink, u_ram_filo_q_CE, u_ram_filo_q_DIN, u_ram_filo_q_DOUT, u_ram_filo_q_RD, u_ram_filo_q_RD_ADDR, u_ram_filo_q_WR, u_ram_filo_q_WR_ADDR, u_ram_filo_qDOUTu_ram_filo_q_DOUTHardLink, u_ram_srls_i0_CE, u_ram_srls_i0_DIN, u_ram_srls_i0_DOUT, u_ram_srls_i0_RD, u_ram_srls_i0_RD_ADDR, u_ram_srls_i0_WR, u_ram_srls_i0_WR_ADDR, u_ram_srls_i0DOUTu_ram_srls_i0_DOUTHardLink, u_ram_srls_i1_CE, u_ram_srls_i1_DIN, u_ram_srls_i1_DOUT, u_ram_srls_i1_RD, u_ram_srls_i1_RD_ADDR, u_ram_srls_i1_WR, u_ram_srls_i1_WR_ADDR, u_ram_srls_i1DOUTu_ram_srls_i1_DOUTHardLink, u_ram_srls_i2_CE, u_ram_srls_i2_DIN, u_ram_srls_i2_DOUT, u_ram_srls_i2_RD, u_ram_srls_i2_RD_ADDR, u_ram_srls_i2_WR, u_ram_srls_i2_WR_ADDR, u_ram_srls_i2DOUTu_ram_srls_i2_DOUTHardLink, u_ram_srls_i3_CE, u_ram_srls_i3_DIN, u_ram_srls_i3_DOUT, u_ram_srls_i3_RD, u_ram_srls_i3_RD_ADDR, u_ram_srls_i3_WR, u_ram_srls_i3_WR_ADDR, u_ram_srls_i3DOUTu_ram_srls_i3_DOUTHardLink, u_ram_srls_q0_CE, u_ram_srls_q0_DIN, u_ram_srls_q0_DOUT, u_ram_srls_q0_RD, u_ram_srls_q0_RD_ADDR, u_ram_srls_q0_WR, u_ram_srls_q0_WR_ADDR, u_ram_srls_q0DOUTu_ram_srls_q0_DOUTHardLink, u_ram_srls_q1_CE, u_ram_srls_q1_DIN, u_ram_srls_q1_DOUT, u_ram_srls_q1_RD, u_ram_srls_q1_RD_ADDR, u_ram_srls_q1_WR, u_ram_srls_q1_WR_ADDR, u_ram_srls_q1DOUTu_ram_srls_q1_DOUTHardLink, u_ram_srls_q2_CE, u_ram_srls_q2_DIN, u_ram_srls_q2_DOUT, u_ram_srls_q2_RD, u_ram_srls_q2_RD_ADDR, u_ram_srls_q2_WR, u_ram_srls_q2_WR_ADDR, u_ram_srls_q2DOUTu_ram_srls_q2_DOUTHardLink, u_ram_srls_q3_CE, u_ram_srls_q3_DIN, u_ram_srls_q3_DOUT, u_ram_srls_q3_RD, u_ram_srls_q3_RD_ADDR, u_ram_srls_q3_WR, u_ram_srls_q3_WR_ADDR, u_ram_srls_q3DOUTu_ram_srls_q3_DOUTHardLink)
	begin
		FIRModule_L156F26T47_ExprLhs(4) <= '0';
		FIRModule_L156F26T47_ExprLhs(3 downto 0) <= signed(State_set_do);
		FIRModule_L156F26T47_ExprRhs(4 downto 1) <= (others => '0');
		FIRModule_L156F26T47_ExprRhs(0) <= FIRModule_L156F42T47_Expr;
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_ExprLhs(9 downto 8) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_ExprLhs(7 downto 0) <= signed(State_coeff_coef_wr_cnt_cell);
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_ExprRhs(9) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L327F21T72_ExprRhs(8 downto 0) <= signed(State_set_coef_mask);
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_ExprLhs(3 downto 2) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_ExprLhs(1 downto 0) <= signed(State_coeff_coef_wr_cnt_ram);
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_ExprRhs(3) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F25T79_ExprRhs(2 downto 0) <= signed(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L331F56T79_Expr);
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_ExprLhs(35 downto 16) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_ExprLhs(15 downto 0) <= signed(State_coeff_coef_ram_cnt);
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_ExprRhs(35) <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr(34);
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F17T68_ExprRhs(34 downto 0) <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr;
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_ExprLhs(9) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_ExprLhs(8 downto 0) <= signed(State_main_main_c_rd_addr_cmn);
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_ExprRhs(9) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L386F21T73_ExprRhs(8 downto 0) <= signed(State_set_coef_mask);
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_ExprLhs(4) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_ExprLhs(3 downto 0) <= signed(State_set_do);
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_ExprRhs(4 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F21T38_ExprRhs(0) <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L406F37T38_Expr;
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_ExprLhs(10) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_ExprLhs(9 downto 0) <= signed(State_main_main_d_cnt_masked);
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_ExprRhs(10 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F25T58_ExprRhs(0) <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L411F17L420T18_FIRModule_L412F57T58_Expr;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_ExprLhs(1) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_ExprLhs(0) <= State_filo_filo_way;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_ExprRhs(1) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F21T49_ExprRhs(0) <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L448F44T49_Expr;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_ExprLhs(9) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_ExprLhs(8 downto 0) <= signed(State_filo_filo_addr_dec);
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_ExprRhs(9 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F25T54_ExprRhs(0) <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L451F53T54_Expr;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_ExprLhs(9) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_ExprLhs(8 downto 0) <= signed(State_filo_filo_addr_inc);
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_ExprRhs(9) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L457F25T72_ExprRhs(8 downto 0) <= signed(State_set_coef_mask);
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_ExprLhs(4) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_ExprLhs(3 downto 0) <= signed(State_set_do);
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_ExprRhs(4 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F21T38_ExprRhs(0) <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L461F37T38_Expr;
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr_1 <= State_main_main_c_cnt;
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L378F52T95_Expr_2 <= State_set_coef_mask;
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L407F17L409T18_FIRModule_L408F53T79_Expr_1 <= State_main_main_d_cnt_rst;
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr_1(9) <= '0';
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr_1(8 downto 0) <= State_main_main_c_cnt;
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L431F52T95_Expr_2 <= State_set_data_mask;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr_1 <= State_filo_filo_counter_inc;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L445F48T97_Expr_2 <= State_set_coef_mask;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr_1 <= State_filo_filo_counter_dec;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L446F48T97_Expr_2 <= State_set_coef_mask;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L449F17L453T18_FIRModule_L452F51T71_Expr_1 <= State_filo_filo_way;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L455F17L459T18_FIRModule_L458F51T71_Expr_1 <= State_filo_filo_way;
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_1(17 downto 16) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_1(15 downto 0) <= signed(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T91_Resize);
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_2(17 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T95_Expr_2(0) <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F94T95_Expr;
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_1(3 downto 2) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_1(1 downto 0) <= signed(State_coeff_coef_wr_cnt_ram);
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_2(3 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F59T90_Expr_2(0) <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L336F21L338T22_FIRModule_L337F89T90_Expr;
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_1(9 downto 8) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_1(7 downto 0) <= signed(State_coeff_coef_wr_cnt_cell);
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_2(9 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F56T88_Expr_2(0) <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L341F17L343T18_FIRModule_L342F87T88_Expr;
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_1(34 downto 2) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_1(1 downto 0) <= signed(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T46_Expr);
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_2(34 downto 32) <= (others => FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F49T68_Index(31));
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F45T68_Expr_2(31 downto 0) <= FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F49T68_Index;
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_1(10 downto 9) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_1(8 downto 0) <= signed(State_main_main_c_cnt);
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_2(10 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F45T70_Expr_2(0) <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L377F69T70_Expr;
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_1(10 downto 9) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_1(8 downto 0) <= signed(State_main_main_c_cnt);
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_2(10 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F49T74_Expr_2(0) <= FIRModule_L544F9L551T10_FIRModule_L547F13T24_FIRModule_L374F9L437T10_FIRModule_L376F13L436T14_FIRModule_L427F17L429T18_FIRModule_L428F73T74_Expr;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_1(10 downto 9) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_1(8 downto 0) <= signed(State_filo_filo_counter_dec);
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_2(10 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F51T82_Expr_2(0) <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L443F81T82_Expr;
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_1(10 downto 9) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_1(8 downto 0) <= signed(State_filo_filo_counter_inc);
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_2(10 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F51T82_Expr_2(0) <= FIRModule_L544F9L551T10_FIRModule_L548F13T24_FIRModule_L440F9L466T10_FIRModule_L442F13L465T14_FIRModule_L444F81T82_Expr;
		FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_1(33 downto 32) <= (others => 0);
		FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_1(31 downto 0) <= a6;
		FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_2(33 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F78T83_Expr_2(0) <= FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L518F82T83_Expr;
		FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_1(33 downto 32) <= (others => 0);
		FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_1(31 downto 0) <= a6;
		FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_2(33 downto 1) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F78T83_Expr_2(0) <= FIRModule_L544F9L551T10_FIRModule_L550F13T38_FIRModule_L487F9L541T10_FIRModule_L489F13L540T14_FIRModule_L490F17L527T18_FIRModule_L519F82T83_Expr;
		Inputs_iCOEF_V <= iCOEF_V;
		Inputs_iCOEFF <= iCOEFF;
		Inputs_iDO <= iDO;
		Inputs_iIQ_V <= iIQ_V;
		Inputs_iIQ_i <= iIQ_i;
		Inputs_iIQ_q <= iIQ_q;
		ib_coef_v <= Inputs_iCOEF_V;
		ib_coef <= Inputs_iCOEFF;
		ib_do <= Inputs_iDO;
		ib_iq_v <= Inputs_iIQ_V;
		ib_iq_i <= Inputs_iIQ_i;
		ib_iq_q <= Inputs_iIQ_q;
		ramc_dout(0) <= u_ram_coef0_DOUT;
		ramc_dout(1) <= u_ram_coef1_DOUT;
		ramc_dout(2) <= u_ram_coef2_DOUT;
		ramc_dout(3) <= u_ram_coef3_DOUT;
		FIRModule_L157F17L161T18_WhenTrue_i(15 downto 1) <= (others => '0');
		FIRModule_L157F17L161T18_WhenTrue_i(0) <= FIRModule_L159F41T56_Expr;
		FIRModule_L157F17L161T18_WhenTrue_q(15 downto 1) <= (others => '0');
		FIRModule_L157F17L161T18_WhenTrue_q(0) <= FIRModule_L160F41T56_Expr;
		FIRModule_L162F17L166T18_WhenFalse_i(15 downto 1) <= (others => '0');
		FIRModule_L162F17L166T18_WhenFalse_i(0) <= FIRModule_L164F41T56_Expr;
		FIRModule_L162F17L166T18_WhenFalse_q(15 downto 1) <= (others => '0');
		FIRModule_L162F17L166T18_WhenFalse_q(0) <= FIRModule_L165F41T56_Expr;
		ramf_din_i <= FIRModule_L156F26L166T18_Ternary_i;
		ramf_din_q <= FIRModule_L156F26L166T18_Ternary_q;
		ramf_dout_i <= u_ram_filo_i_DOUT;
		ramf_dout_q <= u_ram_filo_q_DOUT;
		ob_coef_cnt <= State_coeff_coef_ram_cnt;
		u_ram_coef0_CE <= FIRModule_L189F13L200T14_0_FIRModule_L193F26T30_Expr;
		u_ram_coef0_WR <= State_coeff_coef_ram_wr(0);
		u_ram_coef0_WR_ADDR <= State_coeff_coef_ram_wr_addr(0);
		u_ram_coef0_DIN <= State_coeff_coef_ram_wr_data(0);
		u_ram_coef0_RD <= ib_iq_v;
		u_ram_coef0_RD_ADDR <= State_main_main_c_rd_addr(0);
		u_ram_coef1_CE <= FIRModule_L189F13L200T14_1_FIRModule_L193F26T30_Expr;
		u_ram_coef1_WR <= State_coeff_coef_ram_wr(1);
		u_ram_coef1_WR_ADDR <= State_coeff_coef_ram_wr_addr(1);
		u_ram_coef1_DIN <= State_coeff_coef_ram_wr_data(1);
		u_ram_coef1_RD <= ib_iq_v;
		u_ram_coef1_RD_ADDR <= State_main_main_c_rd_addr(1);
		u_ram_coef2_CE <= FIRModule_L189F13L200T14_2_FIRModule_L193F26T30_Expr;
		u_ram_coef2_WR <= State_coeff_coef_ram_wr(2);
		u_ram_coef2_WR_ADDR <= State_coeff_coef_ram_wr_addr(2);
		u_ram_coef2_DIN <= State_coeff_coef_ram_wr_data(2);
		u_ram_coef2_RD <= ib_iq_v;
		u_ram_coef2_RD_ADDR <= State_main_main_c_rd_addr(2);
		u_ram_coef3_CE <= FIRModule_L189F13L200T14_3_FIRModule_L193F26T30_Expr;
		u_ram_coef3_WR <= State_coeff_coef_ram_wr(3);
		u_ram_coef3_WR_ADDR <= State_coeff_coef_ram_wr_addr(3);
		u_ram_coef3_DIN <= State_coeff_coef_ram_wr_data(3);
		u_ram_coef3_RD <= ib_iq_v;
		u_ram_coef3_RD_ADDR <= State_main_main_c_rd_addr(3);
		ramd_dout(0)(15 downto 0) <= u_ram_srls_i0_DOUT;
		ramd_dout(0)(31 downto 16) <= u_ram_srls_q0_DOUT;
		ramd_dout(1)(15 downto 0) <= u_ram_srls_i1_DOUT;
		ramd_dout(1)(31 downto 16) <= u_ram_srls_q1_DOUT;
		ramd_dout(2)(15 downto 0) <= u_ram_srls_i2_DOUT;
		ramd_dout(2)(31 downto 16) <= u_ram_srls_q2_DOUT;
		ramd_dout(3)(15 downto 0) <= u_ram_srls_i3_DOUT;
		ramd_dout(3)(31 downto 16) <= u_ram_srls_q3_DOUT;
		ramd_din(0)(31 downto 16) <= ib_iq_q;
		ramd_din(0)(15 downto 0) <= ib_iq_i;
		ramd_din(1) <= FIRModule_L211F13L214T14_1_FIRModule_L213F31T47_Index;
		ramd_din(2) <= FIRModule_L211F13L214T14_2_FIRModule_L213F31T47_Index;
		ramd_din(3) <= FIRModule_L211F13L214T14_3_FIRModule_L213F31T47_Index;
		u_ram_srls_i0_CE <= FIRModule_L216F13L227T14_0_FIRModule_L220F26T30_Expr;
		u_ram_srls_i0_WR <= ib_iq_v;
		u_ram_srls_i0_WR_ADDR <= State_main_main_d_addr(0);
		u_ram_srls_i0_DIN <= ramd_din(0)(15 downto 0);
		u_ram_srls_i0_RD <= ib_iq_v;
		u_ram_srls_i0_RD_ADDR <= State_main_main_d_addr(0);
		u_ram_srls_i1_CE <= FIRModule_L216F13L227T14_1_FIRModule_L220F26T30_Expr;
		u_ram_srls_i1_WR <= ib_iq_v;
		u_ram_srls_i1_WR_ADDR <= State_main_main_d_addr(1);
		u_ram_srls_i1_DIN <= ramd_din(1)(15 downto 0);
		u_ram_srls_i1_RD <= ib_iq_v;
		u_ram_srls_i1_RD_ADDR <= State_main_main_d_addr(1);
		u_ram_srls_i2_CE <= FIRModule_L216F13L227T14_2_FIRModule_L220F26T30_Expr;
		u_ram_srls_i2_WR <= ib_iq_v;
		u_ram_srls_i2_WR_ADDR <= State_main_main_d_addr(2);
		u_ram_srls_i2_DIN <= ramd_din(2)(15 downto 0);
		u_ram_srls_i2_RD <= ib_iq_v;
		u_ram_srls_i2_RD_ADDR <= State_main_main_d_addr(2);
		u_ram_srls_i3_CE <= FIRModule_L216F13L227T14_3_FIRModule_L220F26T30_Expr;
		u_ram_srls_i3_WR <= ib_iq_v;
		u_ram_srls_i3_WR_ADDR <= State_main_main_d_addr(3);
		u_ram_srls_i3_DIN <= ramd_din(3)(15 downto 0);
		u_ram_srls_i3_RD <= ib_iq_v;
		u_ram_srls_i3_RD_ADDR <= State_main_main_d_addr(3);
		u_ram_srls_q0_CE <= FIRModule_L229F13L240T14_0_FIRModule_L233F26T30_Expr;
		u_ram_srls_q0_WR <= ib_iq_v;
		u_ram_srls_q0_WR_ADDR <= State_main_main_d_addr(0);
		u_ram_srls_q0_DIN <= ramd_din(0)(31 downto 16);
		u_ram_srls_q0_RD <= ib_iq_v;
		u_ram_srls_q0_RD_ADDR <= State_main_main_d_addr(0);
		u_ram_srls_q1_CE <= FIRModule_L229F13L240T14_1_FIRModule_L233F26T30_Expr;
		u_ram_srls_q1_WR <= ib_iq_v;
		u_ram_srls_q1_WR_ADDR <= State_main_main_d_addr(1);
		u_ram_srls_q1_DIN <= ramd_din(1)(31 downto 16);
		u_ram_srls_q1_RD <= ib_iq_v;
		u_ram_srls_q1_RD_ADDR <= State_main_main_d_addr(1);
		u_ram_srls_q2_CE <= FIRModule_L229F13L240T14_2_FIRModule_L233F26T30_Expr;
		u_ram_srls_q2_WR <= ib_iq_v;
		u_ram_srls_q2_WR_ADDR <= State_main_main_d_addr(2);
		u_ram_srls_q2_DIN <= ramd_din(2)(31 downto 16);
		u_ram_srls_q2_RD <= ib_iq_v;
		u_ram_srls_q2_RD_ADDR <= State_main_main_d_addr(2);
		u_ram_srls_q3_CE <= FIRModule_L229F13L240T14_3_FIRModule_L233F26T30_Expr;
		u_ram_srls_q3_WR <= ib_iq_v;
		u_ram_srls_q3_WR_ADDR <= State_main_main_d_addr(3);
		u_ram_srls_q3_DIN <= ramd_din(3)(31 downto 16);
		u_ram_srls_q3_RD <= ib_iq_v;
		u_ram_srls_q3_RD_ADDR <= State_main_main_d_addr(3);
		u_ram_filo_i_CE <= FIRModule_L246F22T26_Expr;
		u_ram_filo_i_WR <= ib_iq_v;
		u_ram_filo_i_WR_ADDR <= State_filo_filo_addr_p;
		u_ram_filo_i_DIN <= ramf_din_i;
		u_ram_filo_i_RD <= ib_iq_v;
		u_ram_filo_i_RD_ADDR <= State_filo_filo_addr_p;
		u_ram_filo_q_CE <= FIRModule_L256F22T26_Expr;
		u_ram_filo_q_WR <= ib_iq_v;
		u_ram_filo_q_WR_ADDR <= State_filo_filo_addr_p;
		u_ram_filo_q_DIN <= ramf_din_q;
		u_ram_filo_q_RD <= ib_iq_v;
		u_ram_filo_q_RD_ADDR <= State_filo_filo_addr_p;
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T91_Resize(15 downto 2) <= (others => '0');
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L326F13L344T14_FIRModule_L328F17L339T18_FIRModule_L330F52T91_Resize(1 downto 0) <= State_coeff_coef_wr_cnt_ram;
		u_ram_coef0CEu_ram_coef0_CEHardLink <= u_ram_coef0_CE;
		u_ram_coef0WRu_ram_coef0_WRHardLink <= u_ram_coef0_WR;
		u_ram_coef0WR_ADDRu_ram_coef0_WR_ADDRHardLink <= u_ram_coef0_WR_ADDR;
		u_ram_coef0DINu_ram_coef0_DINHardLink <= u_ram_coef0_DIN;
		u_ram_coef0RDu_ram_coef0_RDHardLink <= u_ram_coef0_RD;
		u_ram_coef0RD_ADDRu_ram_coef0_RD_ADDRHardLink <= u_ram_coef0_RD_ADDR;
		u_ram_coef0_DOUT <= u_ram_coef0DOUTu_ram_coef0_DOUTHardLink;
		u_ram_coef1CEu_ram_coef1_CEHardLink <= u_ram_coef1_CE;
		u_ram_coef1WRu_ram_coef1_WRHardLink <= u_ram_coef1_WR;
		u_ram_coef1WR_ADDRu_ram_coef1_WR_ADDRHardLink <= u_ram_coef1_WR_ADDR;
		u_ram_coef1DINu_ram_coef1_DINHardLink <= u_ram_coef1_DIN;
		u_ram_coef1RDu_ram_coef1_RDHardLink <= u_ram_coef1_RD;
		u_ram_coef1RD_ADDRu_ram_coef1_RD_ADDRHardLink <= u_ram_coef1_RD_ADDR;
		u_ram_coef1_DOUT <= u_ram_coef1DOUTu_ram_coef1_DOUTHardLink;
		u_ram_coef2CEu_ram_coef2_CEHardLink <= u_ram_coef2_CE;
		u_ram_coef2WRu_ram_coef2_WRHardLink <= u_ram_coef2_WR;
		u_ram_coef2WR_ADDRu_ram_coef2_WR_ADDRHardLink <= u_ram_coef2_WR_ADDR;
		u_ram_coef2DINu_ram_coef2_DINHardLink <= u_ram_coef2_DIN;
		u_ram_coef2RDu_ram_coef2_RDHardLink <= u_ram_coef2_RD;
		u_ram_coef2RD_ADDRu_ram_coef2_RD_ADDRHardLink <= u_ram_coef2_RD_ADDR;
		u_ram_coef2_DOUT <= u_ram_coef2DOUTu_ram_coef2_DOUTHardLink;
		u_ram_coef3CEu_ram_coef3_CEHardLink <= u_ram_coef3_CE;
		u_ram_coef3WRu_ram_coef3_WRHardLink <= u_ram_coef3_WR;
		u_ram_coef3WR_ADDRu_ram_coef3_WR_ADDRHardLink <= u_ram_coef3_WR_ADDR;
		u_ram_coef3DINu_ram_coef3_DINHardLink <= u_ram_coef3_DIN;
		u_ram_coef3RDu_ram_coef3_RDHardLink <= u_ram_coef3_RD;
		u_ram_coef3RD_ADDRu_ram_coef3_RD_ADDRHardLink <= u_ram_coef3_RD_ADDR;
		u_ram_coef3_DOUT <= u_ram_coef3DOUTu_ram_coef3_DOUTHardLink;
		u_ram_srls_i0CEu_ram_srls_i0_CEHardLink <= u_ram_srls_i0_CE;
		u_ram_srls_i0WRu_ram_srls_i0_WRHardLink <= u_ram_srls_i0_WR;
		u_ram_srls_i0WR_ADDRu_ram_srls_i0_WR_ADDRHardLink <= u_ram_srls_i0_WR_ADDR;
		u_ram_srls_i0DINu_ram_srls_i0_DINHardLink <= u_ram_srls_i0_DIN;
		u_ram_srls_i0RDu_ram_srls_i0_RDHardLink <= u_ram_srls_i0_RD;
		u_ram_srls_i0RD_ADDRu_ram_srls_i0_RD_ADDRHardLink <= u_ram_srls_i0_RD_ADDR;
		u_ram_srls_i0_DOUT <= u_ram_srls_i0DOUTu_ram_srls_i0_DOUTHardLink;
		u_ram_srls_i1CEu_ram_srls_i1_CEHardLink <= u_ram_srls_i1_CE;
		u_ram_srls_i1WRu_ram_srls_i1_WRHardLink <= u_ram_srls_i1_WR;
		u_ram_srls_i1WR_ADDRu_ram_srls_i1_WR_ADDRHardLink <= u_ram_srls_i1_WR_ADDR;
		u_ram_srls_i1DINu_ram_srls_i1_DINHardLink <= u_ram_srls_i1_DIN;
		u_ram_srls_i1RDu_ram_srls_i1_RDHardLink <= u_ram_srls_i1_RD;
		u_ram_srls_i1RD_ADDRu_ram_srls_i1_RD_ADDRHardLink <= u_ram_srls_i1_RD_ADDR;
		u_ram_srls_i1_DOUT <= u_ram_srls_i1DOUTu_ram_srls_i1_DOUTHardLink;
		u_ram_srls_i2CEu_ram_srls_i2_CEHardLink <= u_ram_srls_i2_CE;
		u_ram_srls_i2WRu_ram_srls_i2_WRHardLink <= u_ram_srls_i2_WR;
		u_ram_srls_i2WR_ADDRu_ram_srls_i2_WR_ADDRHardLink <= u_ram_srls_i2_WR_ADDR;
		u_ram_srls_i2DINu_ram_srls_i2_DINHardLink <= u_ram_srls_i2_DIN;
		u_ram_srls_i2RDu_ram_srls_i2_RDHardLink <= u_ram_srls_i2_RD;
		u_ram_srls_i2RD_ADDRu_ram_srls_i2_RD_ADDRHardLink <= u_ram_srls_i2_RD_ADDR;
		u_ram_srls_i2_DOUT <= u_ram_srls_i2DOUTu_ram_srls_i2_DOUTHardLink;
		u_ram_srls_i3CEu_ram_srls_i3_CEHardLink <= u_ram_srls_i3_CE;
		u_ram_srls_i3WRu_ram_srls_i3_WRHardLink <= u_ram_srls_i3_WR;
		u_ram_srls_i3WR_ADDRu_ram_srls_i3_WR_ADDRHardLink <= u_ram_srls_i3_WR_ADDR;
		u_ram_srls_i3DINu_ram_srls_i3_DINHardLink <= u_ram_srls_i3_DIN;
		u_ram_srls_i3RDu_ram_srls_i3_RDHardLink <= u_ram_srls_i3_RD;
		u_ram_srls_i3RD_ADDRu_ram_srls_i3_RD_ADDRHardLink <= u_ram_srls_i3_RD_ADDR;
		u_ram_srls_i3_DOUT <= u_ram_srls_i3DOUTu_ram_srls_i3_DOUTHardLink;
		u_ram_srls_q0CEu_ram_srls_q0_CEHardLink <= u_ram_srls_q0_CE;
		u_ram_srls_q0WRu_ram_srls_q0_WRHardLink <= u_ram_srls_q0_WR;
		u_ram_srls_q0WR_ADDRu_ram_srls_q0_WR_ADDRHardLink <= u_ram_srls_q0_WR_ADDR;
		u_ram_srls_q0DINu_ram_srls_q0_DINHardLink <= u_ram_srls_q0_DIN;
		u_ram_srls_q0RDu_ram_srls_q0_RDHardLink <= u_ram_srls_q0_RD;
		u_ram_srls_q0RD_ADDRu_ram_srls_q0_RD_ADDRHardLink <= u_ram_srls_q0_RD_ADDR;
		u_ram_srls_q0_DOUT <= u_ram_srls_q0DOUTu_ram_srls_q0_DOUTHardLink;
		u_ram_srls_q1CEu_ram_srls_q1_CEHardLink <= u_ram_srls_q1_CE;
		u_ram_srls_q1WRu_ram_srls_q1_WRHardLink <= u_ram_srls_q1_WR;
		u_ram_srls_q1WR_ADDRu_ram_srls_q1_WR_ADDRHardLink <= u_ram_srls_q1_WR_ADDR;
		u_ram_srls_q1DINu_ram_srls_q1_DINHardLink <= u_ram_srls_q1_DIN;
		u_ram_srls_q1RDu_ram_srls_q1_RDHardLink <= u_ram_srls_q1_RD;
		u_ram_srls_q1RD_ADDRu_ram_srls_q1_RD_ADDRHardLink <= u_ram_srls_q1_RD_ADDR;
		u_ram_srls_q1_DOUT <= u_ram_srls_q1DOUTu_ram_srls_q1_DOUTHardLink;
		u_ram_srls_q2CEu_ram_srls_q2_CEHardLink <= u_ram_srls_q2_CE;
		u_ram_srls_q2WRu_ram_srls_q2_WRHardLink <= u_ram_srls_q2_WR;
		u_ram_srls_q2WR_ADDRu_ram_srls_q2_WR_ADDRHardLink <= u_ram_srls_q2_WR_ADDR;
		u_ram_srls_q2DINu_ram_srls_q2_DINHardLink <= u_ram_srls_q2_DIN;
		u_ram_srls_q2RDu_ram_srls_q2_RDHardLink <= u_ram_srls_q2_RD;
		u_ram_srls_q2RD_ADDRu_ram_srls_q2_RD_ADDRHardLink <= u_ram_srls_q2_RD_ADDR;
		u_ram_srls_q2_DOUT <= u_ram_srls_q2DOUTu_ram_srls_q2_DOUTHardLink;
		u_ram_srls_q3CEu_ram_srls_q3_CEHardLink <= u_ram_srls_q3_CE;
		u_ram_srls_q3WRu_ram_srls_q3_WRHardLink <= u_ram_srls_q3_WR;
		u_ram_srls_q3WR_ADDRu_ram_srls_q3_WR_ADDRHardLink <= u_ram_srls_q3_WR_ADDR;
		u_ram_srls_q3DINu_ram_srls_q3_DINHardLink <= u_ram_srls_q3_DIN;
		u_ram_srls_q3RDu_ram_srls_q3_RDHardLink <= u_ram_srls_q3_RD;
		u_ram_srls_q3RD_ADDRu_ram_srls_q3_RD_ADDRHardLink <= u_ram_srls_q3_RD_ADDR;
		u_ram_srls_q3_DOUT <= u_ram_srls_q3DOUTu_ram_srls_q3_DOUTHardLink;
		u_ram_filo_iCEu_ram_filo_i_CEHardLink <= u_ram_filo_i_CE;
		u_ram_filo_iWRu_ram_filo_i_WRHardLink <= u_ram_filo_i_WR;
		u_ram_filo_iWR_ADDRu_ram_filo_i_WR_ADDRHardLink <= u_ram_filo_i_WR_ADDR;
		u_ram_filo_iDINu_ram_filo_i_DINHardLink <= u_ram_filo_i_DIN;
		u_ram_filo_iRDu_ram_filo_i_RDHardLink <= u_ram_filo_i_RD;
		u_ram_filo_iRD_ADDRu_ram_filo_i_RD_ADDRHardLink <= u_ram_filo_i_RD_ADDR;
		u_ram_filo_i_DOUT <= u_ram_filo_iDOUTu_ram_filo_i_DOUTHardLink;
		u_ram_filo_qCEu_ram_filo_q_CEHardLink <= u_ram_filo_q_CE;
		u_ram_filo_qWRu_ram_filo_q_WRHardLink <= u_ram_filo_q_WR;
		u_ram_filo_qWR_ADDRu_ram_filo_q_WR_ADDRHardLink <= u_ram_filo_q_WR_ADDR;
		u_ram_filo_qDINu_ram_filo_q_DINHardLink <= u_ram_filo_q_DIN;
		u_ram_filo_qRDu_ram_filo_q_RDHardLink <= u_ram_filo_q_RD;
		u_ram_filo_qRD_ADDRu_ram_filo_q_RD_ADDRHardLink <= u_ram_filo_q_RD_ADDR;
		u_ram_filo_q_DOUT <= u_ram_filo_qDOUTu_ram_filo_q_DOUTHardLink;
		u_dsp48_i0CEu_dsp48_i0_CEHardLink <= u_dsp48_i0_CE;
		u_dsp48_i0Au_dsp48_i0_AHardLink <= u_dsp48_i0_A;
		u_dsp48_i0Bu_dsp48_i0_BHardLink <= u_dsp48_i0_B;
		u_dsp48_i0Du_dsp48_i0_DHardLink <= u_dsp48_i0_D;
		u_dsp48_i0PCINu_dsp48_i0_PCINHardLink <= u_dsp48_i0_PCIN;
		u_dsp48_i0OPMODEu_dsp48_i0_OPMODEHardLink <= u_dsp48_i0_OPMODE;
		u_dsp48_i0_PCOUT <= u_dsp48_i0PCOUTu_dsp48_i0_PCOUTHardLink;
		u_dsp48_i0_P <= u_dsp48_i0Pu_dsp48_i0_PHardLink;
		u_dsp48_i1CEu_dsp48_i1_CEHardLink <= u_dsp48_i1_CE;
		u_dsp48_i1Au_dsp48_i1_AHardLink <= u_dsp48_i1_A;
		u_dsp48_i1Bu_dsp48_i1_BHardLink <= u_dsp48_i1_B;
		u_dsp48_i1Du_dsp48_i1_DHardLink <= u_dsp48_i1_D;
		u_dsp48_i1PCINu_dsp48_i1_PCINHardLink <= u_dsp48_i1_PCIN;
		u_dsp48_i1OPMODEu_dsp48_i1_OPMODEHardLink <= u_dsp48_i1_OPMODE;
		u_dsp48_i1_PCOUT <= u_dsp48_i1PCOUTu_dsp48_i1_PCOUTHardLink;
		u_dsp48_i1_P <= u_dsp48_i1Pu_dsp48_i1_PHardLink;
		u_dsp48_i2CEu_dsp48_i2_CEHardLink <= u_dsp48_i2_CE;
		u_dsp48_i2Au_dsp48_i2_AHardLink <= u_dsp48_i2_A;
		u_dsp48_i2Bu_dsp48_i2_BHardLink <= u_dsp48_i2_B;
		u_dsp48_i2Du_dsp48_i2_DHardLink <= u_dsp48_i2_D;
		u_dsp48_i2PCINu_dsp48_i2_PCINHardLink <= u_dsp48_i2_PCIN;
		u_dsp48_i2OPMODEu_dsp48_i2_OPMODEHardLink <= u_dsp48_i2_OPMODE;
		u_dsp48_i2_PCOUT <= u_dsp48_i2PCOUTu_dsp48_i2_PCOUTHardLink;
		u_dsp48_i2_P <= u_dsp48_i2Pu_dsp48_i2_PHardLink;
		u_dsp48_i3CEu_dsp48_i3_CEHardLink <= u_dsp48_i3_CE;
		u_dsp48_i3Au_dsp48_i3_AHardLink <= u_dsp48_i3_A;
		u_dsp48_i3Bu_dsp48_i3_BHardLink <= u_dsp48_i3_B;
		u_dsp48_i3Du_dsp48_i3_DHardLink <= u_dsp48_i3_D;
		u_dsp48_i3PCINu_dsp48_i3_PCINHardLink <= u_dsp48_i3_PCIN;
		u_dsp48_i3OPMODEu_dsp48_i3_OPMODEHardLink <= u_dsp48_i3_OPMODE;
		u_dsp48_i3_PCOUT <= u_dsp48_i3PCOUTu_dsp48_i3_PCOUTHardLink;
		u_dsp48_i3_P <= u_dsp48_i3Pu_dsp48_i3_PHardLink;
		u_dsp48_q0CEu_dsp48_q0_CEHardLink <= u_dsp48_q0_CE;
		u_dsp48_q0Au_dsp48_q0_AHardLink <= u_dsp48_q0_A;
		u_dsp48_q0Bu_dsp48_q0_BHardLink <= u_dsp48_q0_B;
		u_dsp48_q0Du_dsp48_q0_DHardLink <= u_dsp48_q0_D;
		u_dsp48_q0PCINu_dsp48_q0_PCINHardLink <= u_dsp48_q0_PCIN;
		u_dsp48_q0OPMODEu_dsp48_q0_OPMODEHardLink <= u_dsp48_q0_OPMODE;
		u_dsp48_q0_PCOUT <= u_dsp48_q0PCOUTu_dsp48_q0_PCOUTHardLink;
		u_dsp48_q0_P <= u_dsp48_q0Pu_dsp48_q0_PHardLink;
		u_dsp48_q1CEu_dsp48_q1_CEHardLink <= u_dsp48_q1_CE;
		u_dsp48_q1Au_dsp48_q1_AHardLink <= u_dsp48_q1_A;
		u_dsp48_q1Bu_dsp48_q1_BHardLink <= u_dsp48_q1_B;
		u_dsp48_q1Du_dsp48_q1_DHardLink <= u_dsp48_q1_D;
		u_dsp48_q1PCINu_dsp48_q1_PCINHardLink <= u_dsp48_q1_PCIN;
		u_dsp48_q1OPMODEu_dsp48_q1_OPMODEHardLink <= u_dsp48_q1_OPMODE;
		u_dsp48_q1_PCOUT <= u_dsp48_q1PCOUTu_dsp48_q1_PCOUTHardLink;
		u_dsp48_q1_P <= u_dsp48_q1Pu_dsp48_q1_PHardLink;
		u_dsp48_q2CEu_dsp48_q2_CEHardLink <= u_dsp48_q2_CE;
		u_dsp48_q2Au_dsp48_q2_AHardLink <= u_dsp48_q2_A;
		u_dsp48_q2Bu_dsp48_q2_BHardLink <= u_dsp48_q2_B;
		u_dsp48_q2Du_dsp48_q2_DHardLink <= u_dsp48_q2_D;
		u_dsp48_q2PCINu_dsp48_q2_PCINHardLink <= u_dsp48_q2_PCIN;
		u_dsp48_q2OPMODEu_dsp48_q2_OPMODEHardLink <= u_dsp48_q2_OPMODE;
		u_dsp48_q2_PCOUT <= u_dsp48_q2PCOUTu_dsp48_q2_PCOUTHardLink;
		u_dsp48_q2_P <= u_dsp48_q2Pu_dsp48_q2_PHardLink;
		u_dsp48_q3CEu_dsp48_q3_CEHardLink <= u_dsp48_q3_CE;
		u_dsp48_q3Au_dsp48_q3_AHardLink <= u_dsp48_q3_A;
		u_dsp48_q3Bu_dsp48_q3_BHardLink <= u_dsp48_q3_B;
		u_dsp48_q3Du_dsp48_q3_DHardLink <= u_dsp48_q3_D;
		u_dsp48_q3PCINu_dsp48_q3_PCINHardLink <= u_dsp48_q3_PCIN;
		u_dsp48_q3OPMODEu_dsp48_q3_OPMODEHardLink <= u_dsp48_q3_OPMODE;
		u_dsp48_q3_PCOUT <= u_dsp48_q3PCOUTu_dsp48_q3_PCOUTHardLink;
		u_dsp48_q3_P <= u_dsp48_q3Pu_dsp48_q3_PHardLink;
		FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F49T68_Index <= c_coef_num_array(bit_to_integer(FIRModule_L544F9L551T10_FIRModule_L546F13T27_FIRModule_L324F9L370T10_FIRModule_L362F66T67_Expr));
		FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_FIRModule_L311F39T69_Index <= c_coef_mask_array(TO_INTEGER(FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_next_set_do));
		FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_FIRModule_L312F39T69_Index <= c_data_mask_array(TO_INTEGER(FIRModule_L544F9L551T10_FIRModule_L545F13T29_FIRModule_L308F9L318T10_next_set_do));
		FIRModule_L211F13L214T14_1_FIRModule_L213F31T47_Index <= ramd_dout(bit_to_integer(FIRModule_L211F13L214T14_1_FIRModule_L213F41T46_Expr));
		FIRModule_L211F13L214T14_2_FIRModule_L213F31T47_Index <= ramd_dout(bit_to_integer(FIRModule_L211F13L214T14_2_FIRModule_L213F41T46_Expr));
		FIRModule_L211F13L214T14_3_FIRModule_L213F31T47_Index <= ramd_dout(TO_INTEGER(FIRModule_L211F13L214T14_3_FIRModule_L213F41T46_Expr));
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
