
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_22528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4807fff; valaddr_reg:x3; val_offset:67584*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67584*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa480ffff; valaddr_reg:x3; val_offset:67587*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67587*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa481ffff; valaddr_reg:x3; val_offset:67590*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67590*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa483ffff; valaddr_reg:x3; val_offset:67593*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67593*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa487ffff; valaddr_reg:x3; val_offset:67596*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67596*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa48fffff; valaddr_reg:x3; val_offset:67599*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67599*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa49fffff; valaddr_reg:x3; val_offset:67602*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67602*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4bfffff; valaddr_reg:x3; val_offset:67605*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67605*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4c00000; valaddr_reg:x3; val_offset:67608*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67608*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4e00000; valaddr_reg:x3; val_offset:67611*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67611*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4f00000; valaddr_reg:x3; val_offset:67614*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67614*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4f80000; valaddr_reg:x3; val_offset:67617*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67617*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4fc0000; valaddr_reg:x3; val_offset:67620*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67620*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4fe0000; valaddr_reg:x3; val_offset:67623*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67623*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4ff0000; valaddr_reg:x3; val_offset:67626*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67626*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4ff8000; valaddr_reg:x3; val_offset:67629*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67629*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4ffc000; valaddr_reg:x3; val_offset:67632*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67632*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4ffe000; valaddr_reg:x3; val_offset:67635*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67635*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4fff000; valaddr_reg:x3; val_offset:67638*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67638*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4fff800; valaddr_reg:x3; val_offset:67641*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67641*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4fffc00; valaddr_reg:x3; val_offset:67644*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67644*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4fffe00; valaddr_reg:x3; val_offset:67647*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67647*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4ffff00; valaddr_reg:x3; val_offset:67650*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67650*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4ffff80; valaddr_reg:x3; val_offset:67653*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67653*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22552:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4ffffc0; valaddr_reg:x3; val_offset:67656*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67656*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22553:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4ffffe0; valaddr_reg:x3; val_offset:67659*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67659*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22554:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4fffff0; valaddr_reg:x3; val_offset:67662*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67662*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22555:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4fffff8; valaddr_reg:x3; val_offset:67665*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67665*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4fffffc; valaddr_reg:x3; val_offset:67668*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67668*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4fffffe; valaddr_reg:x3; val_offset:67671*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67671*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x49 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xa4ffffff; valaddr_reg:x3; val_offset:67674*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67674*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbf800001; valaddr_reg:x3; val_offset:67677*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67677*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbf800003; valaddr_reg:x3; val_offset:67680*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67680*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22561:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbf800007; valaddr_reg:x3; val_offset:67683*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67683*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22562:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbf999999; valaddr_reg:x3; val_offset:67686*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67686*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22563:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:67689*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67689*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22564:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:67692*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67692*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22565:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:67695*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67695*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22566:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:67698*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67698*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22567:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:67701*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67701*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22568:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:67704*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67704*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22569:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:67707*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67707*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22570:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:67710*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67710*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22571:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:67713*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67713*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22572:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:67716*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67716*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22573:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:67719*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67719*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22574:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x645149 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x47c27c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee45149; op2val:0x8047c27c;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:67722*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67722*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22575:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8800000; valaddr_reg:x3; val_offset:67725*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67725*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8800001; valaddr_reg:x3; val_offset:67728*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67728*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8800003; valaddr_reg:x3; val_offset:67731*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67731*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8800007; valaddr_reg:x3; val_offset:67734*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67734*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf880000f; valaddr_reg:x3; val_offset:67737*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67737*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf880001f; valaddr_reg:x3; val_offset:67740*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67740*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22581:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf880003f; valaddr_reg:x3; val_offset:67743*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67743*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22582:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf880007f; valaddr_reg:x3; val_offset:67746*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67746*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf88000ff; valaddr_reg:x3; val_offset:67749*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67749*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf88001ff; valaddr_reg:x3; val_offset:67752*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67752*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf88003ff; valaddr_reg:x3; val_offset:67755*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67755*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf88007ff; valaddr_reg:x3; val_offset:67758*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67758*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8800fff; valaddr_reg:x3; val_offset:67761*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67761*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8801fff; valaddr_reg:x3; val_offset:67764*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67764*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8803fff; valaddr_reg:x3; val_offset:67767*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67767*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8807fff; valaddr_reg:x3; val_offset:67770*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67770*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf880ffff; valaddr_reg:x3; val_offset:67773*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67773*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22592:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf881ffff; valaddr_reg:x3; val_offset:67776*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67776*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22593:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf883ffff; valaddr_reg:x3; val_offset:67779*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67779*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22594:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf887ffff; valaddr_reg:x3; val_offset:67782*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67782*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22595:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf88fffff; valaddr_reg:x3; val_offset:67785*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67785*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22596:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf89fffff; valaddr_reg:x3; val_offset:67788*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67788*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22597:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8bfffff; valaddr_reg:x3; val_offset:67791*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67791*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22598:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8c00000; valaddr_reg:x3; val_offset:67794*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67794*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22599:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8e00000; valaddr_reg:x3; val_offset:67797*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67797*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22600:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8f00000; valaddr_reg:x3; val_offset:67800*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67800*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22601:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8f80000; valaddr_reg:x3; val_offset:67803*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67803*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22602:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8fc0000; valaddr_reg:x3; val_offset:67806*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67806*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22603:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8fe0000; valaddr_reg:x3; val_offset:67809*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67809*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22604:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8ff0000; valaddr_reg:x3; val_offset:67812*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67812*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22605:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8ff8000; valaddr_reg:x3; val_offset:67815*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67815*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22606:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8ffc000; valaddr_reg:x3; val_offset:67818*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67818*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22607:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8ffe000; valaddr_reg:x3; val_offset:67821*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67821*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22608:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8fff000; valaddr_reg:x3; val_offset:67824*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67824*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22609:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8fff800; valaddr_reg:x3; val_offset:67827*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67827*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22610:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8fffc00; valaddr_reg:x3; val_offset:67830*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67830*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22611:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8fffe00; valaddr_reg:x3; val_offset:67833*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67833*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22612:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8ffff00; valaddr_reg:x3; val_offset:67836*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67836*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22613:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8ffff80; valaddr_reg:x3; val_offset:67839*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67839*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22614:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8ffffc0; valaddr_reg:x3; val_offset:67842*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67842*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22615:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8ffffe0; valaddr_reg:x3; val_offset:67845*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67845*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22616:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8fffff0; valaddr_reg:x3; val_offset:67848*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67848*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22617:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8fffff8; valaddr_reg:x3; val_offset:67851*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67851*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22618:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8fffffc; valaddr_reg:x3; val_offset:67854*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67854*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22619:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8fffffe; valaddr_reg:x3; val_offset:67857*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67857*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22620:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xf1 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xf8ffffff; valaddr_reg:x3; val_offset:67860*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67860*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22621:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff000001; valaddr_reg:x3; val_offset:67863*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67863*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22622:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff000003; valaddr_reg:x3; val_offset:67866*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67866*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22623:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff000007; valaddr_reg:x3; val_offset:67869*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67869*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22624:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff199999; valaddr_reg:x3; val_offset:67872*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67872*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22625:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff249249; valaddr_reg:x3; val_offset:67875*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67875*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22626:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff333333; valaddr_reg:x3; val_offset:67878*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67878*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22627:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:67881*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67881*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22628:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:67884*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67884*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22629:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff444444; valaddr_reg:x3; val_offset:67887*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67887*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22630:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:67890*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67890*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22631:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:67893*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67893*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22632:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff666666; valaddr_reg:x3; val_offset:67896*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67896*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22633:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:67899*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67899*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22634:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:67902*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67902*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22635:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:67905*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67905*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22636:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64a32c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x0f5191 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4a32c; op2val:0xc00f5191;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:67908*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67908*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22637:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:67911*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67911*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22638:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:67914*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67914*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22639:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:67917*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67917*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22640:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:67920*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67920*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22641:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:67923*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67923*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:67926*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67926*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:67929*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67929*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:67932*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67932*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:67935*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67935*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22646:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:67938*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67938*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22647:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:67941*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67941*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22648:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:67944*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67944*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22649:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:67947*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67947*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22650:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:67950*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67950*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22651:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:67953*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67953*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22652:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:67956*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67956*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22653:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x8f000000; valaddr_reg:x3; val_offset:67959*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67959*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22654:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x8f000001; valaddr_reg:x3; val_offset:67962*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67962*0 + 3*176*FLEN/8, x4, x1, x2)

inst_22655:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x64f4d2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee4f4d2; op2val:0x80000000;
op3val:0x8f000003; valaddr_reg:x3; val_offset:67965*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 67965*0 + 3*176*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2759884799,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2759917567,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2759983103,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2760114175,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2760376319,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2760900607,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2761949183,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2764046335,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2764046336,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2766143488,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2767192064,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2767716352,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2767978496,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768109568,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768175104,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768207872,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768224256,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768232448,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768236544,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768238592,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768239616,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768240128,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768240384,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768240512,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768240576,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768240608,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768240624,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768240632,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768240636,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768240638,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(2768240639,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2128892233,32,FLEN)
NAN_BOXED(2152186492,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169138176,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169138177,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169138179,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169138183,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169138191,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169138207,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169138239,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169138303,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169138431,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169138687,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169139199,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169140223,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169142271,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169146367,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169154559,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169170943,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169203711,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169269247,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169400319,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4169662463,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4170186751,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4171235327,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4173332479,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4173332480,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4175429632,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4176478208,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177002496,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177264640,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177395712,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177461248,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177494016,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177510400,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177518592,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177522688,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177524736,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177525760,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177526272,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177526528,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177526656,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177526720,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177526752,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177526768,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177526776,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177526780,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177526782,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4177526783,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2128913196,32,FLEN)
NAN_BOXED(3222229393,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141888,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141889,32,FLEN)
NAN_BOXED(2128934098,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141891,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
