{title:'Shen et al. (§72018§r)', author: 'Yongming Shen; Michael Ferdman; Peter Milder', display:{Lore:['[{"text": "arXiv:1607.00064", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMaximizing CNN Accelerator Efficiency Through Resource Partitioning\\u00a7r\\n\\n\\u00a78\\u00a7oYongming Shen\\nMichael Ferdman\\nPeter Milder\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1607.00064\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 12 Apr 2018 05:36:34 GMT)\\u00a7r"}']}
{title:'Sritharan et al. (§72018§r)', author: 'Nivedita Sritharan; Anirudh M. Kaushik; Mohamed Hassan; Hiren Patel', display:{Lore:['[{"text": "arXiv:1706.07568", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHourGlass: Predictable Time-based Cache Coherence Protocol for Dual-Critical Multi-Core Systems\\u00a7r\\n\\n\\u00a78\\u00a7oNivedita Sritharan\\nAnirudh M. Kaushik\\nMohamed Hassan\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1706.07568\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 18 Jul 2018 21:10:32 GMT)\\u00a7r"}']}
{title:'Farshchi et al. (§72018§r)', author: 'Farzad Farshchi; Prathap Kumar Valsan; Renato Mancuso; Heechul Yun', display:{Lore:['[{"text": "arXiv:1707.05260", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeterministic Memory Abstraction and Supporting Multicore System Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oFarzad Farshchi\\nPrathap Kumar Valsan\\nRenato Mancuso\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1707.05260\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 19 Apr 2018 00:06:48 GMT)\\u00a7r"}']}
{title:'Hadidi et al. (§72018§r)', author: 'Ramyad Hadidi; Bahar Asgari; Jeffrey Young; Burhan Ahmad Mudassar; Kartikay Garg; Tushar Krishna; Hyesoon Kim', display:{Lore:['[{"text": "arXiv:1707.05399", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Implications of NoCs on 3D-Stacked Memories: Insights from the Hybrid Memory Cube\\u00a7r\\n\\n\\u00a78\\u00a7oRamyad Hadidi\\nBahar Asgari\\nJeffrey Young\\n+ 3 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1707.05399\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISPASS.2018.00018\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2018 IEEE International Symposium on Performance Analysis of\\n  Systems and Software (ISPASS)\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 13 Feb 2018 17:18:15 GMT)\\u00a7r"}']}
{title:'Marinella et al. (§72018§r)', author: 'Matthew J. Marinella; Sapan Agarwal; Alexander Hsia; Isaac Richter; Robin Jacobs-Gedrim; John Niroula; Steven J. Plimpton; Engin Ipek; Conrad D. James', display:{Lore:['[{"text": "arXiv:1707.09952", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oMatthew J. Marinella\\nSapan Agarwal\\nAlexander Hsia\\n+ 5 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1707.09952\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JETCAS.2018.2796379\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 17 Feb 2018 00:18:00 GMT)\\u00a7r"}']}
{title:'Jatala et al. (§72018§r)', author: 'Vishwesh Jatala; Jayvant Anantpur; Amey Karkare', display:{Lore:['[{"text": "arXiv:1709.04697", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGREENER: A Tool for Improving Energy Efficiency of Register Files\\u00a7r\\n\\n\\u00a78\\u00a7oVishwesh Jatala\\nJayvant Anantpur\\nAmey Karkare\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1709.04697\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 29 Mar 2018 17:37:44 GMT)\\u00a7r"}']}
{title:'Balasubramanian (§72018§r)', author: 'P Balasubramanian', display:{Lore:['[{"text": "arXiv:1711.02333", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCritique of \\"Asynchronous Logic Implementation Based on Factorized DIMS\\"\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.02333\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 23 Sep 2018 12:58:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages\\u00a7r"}']}
{title:'Cai et al. (§72018§r)', author: 'Yu Cai; Saugata Ghose; Erich F. Haratsch; Yixin Luo; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1711.11427", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lErrors in Flash-Memory-Based Solid-State Drives: Analysis, Mitigation, and Recovery\\u00a7r\\n\\n\\u00a78\\u00a7oYu Cai\\nSaugata Ghose\\nErich F. Haratsch\\nYixin Luo\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1711.11427\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 5 Jan 2018 15:17:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:1706.08642\\u00a7r"}']}
{title:'Nguyen et al. (§72018§r)', author: 'Xuan-Thuan Nguyen; Duc-Hung Le; Trong-Tu Bui; Huu-Thuan Huynh; Cong-Kha Pham', display:{Lore:['[{"text": "arXiv:1712.03477", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Flexible High-Bandwidth Low-Latency Multi-Port Memory Controller\\u00a7r\\n\\n\\u00a78\\u00a7oXuan-Thuan Nguyen\\nDuc-Hung Le\\nTrong-Tu Bui\\nHuu-Thuan Huynh\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.03477\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.15625/2525-2518/56/3/11103\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nVietnam Journal of Science and Technology, Vol. 56(3), 2018, pp.\\n  357-369\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 11 Jun 2018 14:39:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages\\u00a7r"}']}
{title:'Guo et al. (§72018§r)', author: 'Kaiyuan Guo; Shulin Zeng; Jincheng Yu; Yu Wang; Huazhong Yang', display:{Lore:['[{"text": "arXiv:1712.08934", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of FPGA-Based Neural Network Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oKaiyuan Guo\\nShulin Zeng\\nJincheng Yu\\nYu Wang\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1712.08934\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 6 Dec 2018 07:28:26 GMT)\\u00a7r"}']}
{title:'Zhong et al. (§72018§r)', author: 'Zhiwei Zhong; Xiaohu You; Chuan Zhang', display:{Lore:['[{"text": "arXiv:1801.00472", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAuto-Generation of Pipelined Hardware Designs for Polar Encoder\\u00a7r\\n\\n\\u00a78\\u00a7oZhiwei Zhong\\nXiaohu You\\nChuan Zhang\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1801.00472\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 Jan 2018 16:50:09 GMT)\\u00a7r"}']}
{title:'Huang et al. (§72018§r)', author: 'Bo-Yuan Huang; Hongce Zhang; Pramod Subramanyan; Yakir Vizel; Aarti Gupta; Sharad Malik', display:{Lore:['[{"text": "arXiv:1801.01114", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInstruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification\\u00a7r\\n\\n\\u00a78\\u00a7oBo-Yuan Huang\\nHongce Zhang\\nPramod Subramanyan\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1801.01114\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3282444\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 14 Jun 2018 06:38:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o24 pages, 3 figures, 3 tables\\u00a7r"}']}
{title:'Syrivelis et al. (§72018§r)', author: 'Dimitris Syrivelis; Andrea Reale; Kostas Katrinis; Christian Pinto', display:{Lore:['[{"text": "arXiv:1801.03712", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Software-defined SoC Memory Bus Bridge Architecture for Disaggregated Computing\\u00a7r\\n\\n\\u00a78\\u00a7oDimitris Syrivelis\\nAndrea Reale\\nKostas Katrinis\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1801.03712\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 11 Jan 2018 11:15:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3rd International Workshopon Advanced Interconnect Solutionsand Technologies for Emerging Computing Systems (AISTECS 2018,part of HiPEAC 2018)\\u00a7r"}']}
{title:'Voitsechov et al. (§72018§r)', author: 'Dani Voitsechov; Yoav Etsion', display:{Lore:['[{"text": "arXiv:1801.05178", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInter-thread Communication in Multithreaded, Reconfigurable Coarse-grain Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oDani Voitsechov\\nYoav Etsion\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1801.05178\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Jan 2018 09:38:46 GMT)\\u00a7r"}']}
{title:'Balasubramanian (§72018§r)', author: 'P Balasubramanian', display:{Lore:['[{"text": "arXiv:1801.06070", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproximate Early Output Asynchronous Adders Based on Dual-Rail Data Encoding and 4-Phase Return-to-Zero and Return-to-One Handshaking\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1801.06070\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIntl. Jour. of Ckts., Sys. and Signal Processing, vol. 11, pp.\\n  445-453, 2017\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Jan 2018 11:36:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1711.02333\\u00a7r"}']}
{title:'Srivastava et al. (§72018§r)', author: 'Nitish Kumar Srivastava; Akshay Dilip Navalakha', display:{Lore:['[{"text": "arXiv:1801.08088", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPointer-Chase Prefetcher for Linked Data Structures\\u00a7r\\n\\n\\u00a78\\u00a7oNitish Kumar Srivastava\\nAkshay Dilip Navalakha\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1801.08088\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 20 Jan 2018 02:53:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 37 figures\\u00a7r"}']}
{title:'Garland et al. (§72018§r)', author: 'James Garland; David Gregg', display:{Lore:['[{"text": "arXiv:1801.10219", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing\\u00a7r\\n\\n\\u00a78\\u00a7oJames Garland\\nDavid Gregg\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1801.10219\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 1 May 2018 20:07:42 GMT)\\u00a7r"}']}
{title:'Ghose et al. (§72018§r)', author: 'Saugata Ghose; Kevin Hsieh; Amirali Boroumand; Rachata Ausavarungnirun; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1802.00320", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling the Adoption of Processing-in-Memory: Challenges, Mechanisms, Future Research Directions\\u00a7r\\n\\n\\u00a78\\u00a7oSaugata Ghose\\nKevin Hsieh\\nAmirali Boroumand\\nRachata Ausavarungnirun\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1802.00320\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Feb 2018 15:00:38 GMT)\\u00a7r"}']}
{title:'Coppolino et al. (§72018§r)', author: 'Gabriele Coppolino; Carlo Condo; Guido Masera; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1802.00580", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Multi-Kernel Multi-Code Polar Decoder Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oGabriele Coppolino\\nCarlo Condo\\nGuido Masera\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1802.00580\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 2 Feb 2018 07:02:19 GMT)\\u00a7r"}']}
{title:'Song et al. (§72018§r)', author: 'Haochuan Song; Frankie Fu; Cloud Zeng; Jin Sha; Zaichen Zhang; Xiaohu You; Chuan Zhang', display:{Lore:['[{"text": "arXiv:1802.04576", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPolar-Coded Forward Error Correction for MLC NAND Flash Memory Polar FEC for NAND Flash Memory\\u00a7r\\n\\n\\u00a78\\u00a7oHaochuan Song\\nFrankie Fu\\nCloud Zeng\\n+ 3 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1802.04576\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 13 Feb 2018 11:55:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7osubmitted to SCIENCE CHINA: Information Sciences\\u00a7r"}']}
{title:'Kinsy et al. (§72018§r)', author: 'Michel A. Kinsy; Mihailo Isakov; Alan Ehret; Donato Kava', display:{Lore:['[{"text": "arXiv:1802.05100", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSAPA: Self-Aware Polymorphic Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oMichel A. Kinsy\\nMihailo Isakov\\nAlan Ehret\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1802.05100\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 Feb 2018 05:13:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oBoston Area Architecture 2018 Workshop (BARC18)\\u00a7r"}']}
{title:'Mehta et al. (§72018§r)', author: 'Bhavana Mehta; Jonti Talukdar; Sachin Gajjar', display:{Lore:['[{"text": "arXiv:1802.06195", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh Speed SRT Divider for Intelligent Embedded System\\u00a7r\\n\\n\\u00a78\\u00a7oBhavana Mehta\\nJonti Talukdar\\nSachin Gajjar\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1802.06195\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 17 Feb 2018 05:20:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE Int. Conf. Soft Comp. 17 (5 Pages)\\u00a7r"}']}
{title:'Etiemble (§72018§r)', author: 'Daniel Etiemble', display:{Lore:['[{"text": "arXiv:1803.00254", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7l45-year CPU evolution: one law and two equations\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Etiemble\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.00254\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nSecond Workshop on Pioneering Processor Paradigms, Feb 2018,\\n  Vienne, Austria\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Mar 2018 08:58:21 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72018§r)', author: 'Song Chen; Qi Xu; Bei Yu', display:{Lore:['[{"text": "arXiv:1803.02490", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdaptive 3D-IC TSV Fault Tolerance Structure Generation\\u00a7r\\n\\n\\u00a78\\u00a7oSong Chen\\nQi Xu\\nBei Yu\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.02490\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Mar 2018 00:37:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to IEEETrans. on CAD\\u00a7r"}']}
{title:'Benara et al. (§72018§r)', author: 'Vinamra Benara; Ziaul Choudhury; Suresh Purini; Uday Bondhugula', display:{Lore:['[{"text": "arXiv:1803.02660", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSynthesizing Power and Area Efficient Image Processing Pipelines on FPGAs using Customized Bit-widths\\u00a7r\\n\\n\\u00a78\\u00a7oVinamra Benara\\nZiaul Choudhury\\nSuresh Purini\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.02660\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 18 Dec 2018 22:09:40 GMT)\\u00a7r"}']}
{title:'Hannachi et al. (§72018§r)', author: 'Marwa Hannachi; Abdesslam B. Abdelali; Hassan Rabah; Abdellatif Mtibaa', display:{Lore:['[{"text": "arXiv:1803.03331", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient reconfigurable regions management method for adaptive and dynamic FPGA based systems\\u00a7r\\n\\n\\u00a78\\u00a7oMarwa Hannachi\\nAbdesslam B. Abdelali\\nHassan Rabah\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.03331\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 8 Mar 2018 23:08:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages\\u00a7r"}']}
{title:'Chen et al. (§72018§r)', author: 'Song Chen; Jinglei Huang; Xiaodong Xu; Qi Xu', display:{Lore:['[{"text": "arXiv:1803.03748", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIntegrated Optimization of Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSong Chen\\nJinglei Huang\\nXiaodong Xu\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.03748\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2018.2883982\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 26 Dec 2018 12:57:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, accepted by IEEE Transactions on computer-aided design for review (A 4-page preliminary version waspublished on ACM GLSVLSI 2017.)\\u00a7r"}']}
{title:'Shen et al. (§72018§r)', author: 'Junzhong Shen; Yuran Qiao; You Huang; Mei Wen; Chunyuan Zhang', display:{Lore:['[{"text": "arXiv:1803.03790", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards a Multi-array Architecture for Accelerating Large-scale Matrix Multiplication on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oJunzhong Shen\\nYuran Qiao\\nYou Huang\\nMei Wen\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.03790\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 10 Mar 2018 10:33:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepet by IEEE International Symposium on Circuits and Systems (ISCAS 2018)\\u00a7r"}']}
{title:'Asgari et al. (§72018§r)', author: 'Bahar Asgari; Saibal Mukhopadhyay; Sudhakar Yalamanchili', display:{Lore:['[{"text": "arXiv:1803.06068", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory Slices: A Modular Building Block for Scalable, Intelligent Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oBahar Asgari\\nSaibal Mukhopadhyay\\nSudhakar Yalamanchili\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.06068\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Mar 2018 03:39:45 GMT)\\u00a7r"}']}
{title:'Stephens et al. (§72018§r)', author: 'Nigel Stephens; Stuart Biles; Matthias Boettcher; Jacob Eapen; Mbou Eyole; Giacomo Gabrielli; Matt Horsnell; Grigorios Magklis; Alejandro Martinez; Nathanael Premillieu; Alastair Reid; Alejandro Rico; Paul Walker', display:{Lore:['[{"text": "arXiv:1803.06185", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe ARM Scalable Vector Extension\\u00a7r\\n\\n\\u00a78\\u00a7oNigel Stephens\\nStuart Biles\\nMatthias Boettcher\\n+ 9 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.06185\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MM.2017.35\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Micro ( Volume: 37, Issue: 2, Mar.-Apr. 2017 )\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Mar 2018 12:16:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 8 figures, IEEE Micro paper\\u00a7r"}']}
{title:'Gray et al. (§72018§r)', author: 'Jan Gray; Aaron Smith', display:{Lore:['[{"text": "arXiv:1803.06617", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards an Area-Efficient Implementation of a High ILP EDGE Soft Processor\\u00a7r\\n\\n\\u00a78\\u00a7oJan Gray\\nAaron Smith\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.06617\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 18 Mar 2018 07:18:58 GMT)\\u00a7r"}']}
{title:'Ferreron et al. (§72018§r)', author: 'Alexandra Ferreron; Jesus Alastruey-Benede; Dario Suarez-Gracia; Ulya R. Karpuzcu', display:{Lore:['[{"text": "arXiv:1803.06955", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAISC: Approximate Instruction Set Computer\\u00a7r\\n\\n\\u00a78\\u00a7oAlexandra Ferreron\\nJesus Alastruey-Benede\\nDario Suarez-Gracia\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.06955\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Mar 2018 14:36:12 GMT)\\u00a7r"}']}
{title:'Ausavarungnirun (§72018§r)', author: 'Rachata Ausavarungnirun', display:{Lore:['[{"text": "arXiv:1803.06958", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTechniques for Shared Resource Management in Systems with Throughput Processors\\u00a7r\\n\\n\\u00a78\\u00a7oRachata Ausavarungnirun\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.06958\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Mar 2018 14:41:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPhD thesis\\u00a7r"}']}
{title:'Jagtap et al. (§72018§r)', author: 'Radhika Jagtap; Matthias Jung; Wendy Elsasser; Christian Weis; Andreas Hansson; Norbert Wehn', display:{Lore:['[{"text": "arXiv:1803.07613", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIntegrating DRAM Power-Down Modes in gem5 and Quantifying their Impact\\u00a7r\\n\\n\\u00a78\\u00a7oRadhika Jagtap\\nMatthias Jung\\nWendy Elsasser\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.07613\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3132402.3132444\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIn Proceedings of MEMSYS 2017, Alexandria, VA, USA, October 2,\\n  2017, 10 pages, ACM\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Mar 2018 19:22:27 GMT)\\u00a7r"}']}
{title:'Nguyen et al. (§72018§r)', author: 'Xuan-Thuan Nguyen; Trong-Thuc Hoang; Hong-Thu Nguyen; Katsumi Inoue; Cong-Kha Pham', display:{Lore:['[{"text": "arXiv:1803.11207", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn FPGA-Based Hardware Accelerator for Energy-Efficient Bitmap Index Creation\\u00a7r\\n\\n\\u00a78\\u00a7oXuan-Thuan Nguyen\\nTrong-Thuc Hoang\\nHong-Thu Nguyen\\nKatsumi Inoue\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1803.11207\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2018.2816039\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Access, Vol. 6, No. 1, pp. 16046-16059, March 2018\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 20 Apr 2018 18:31:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages\\u00a7r"}']}
{title:'Mittal (§72018§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1804.00261", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Techniques for Dynamic Branch Prediction\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1804.00261\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 1 Apr 2018 06:08:29 GMT)\\u00a7r"}']}
{title:'Nguyen et al. (§72018§r)', author: 'Xuan-Thuan Nguyen; Trong-Thuc Hoang; Hong-Thu Nguyen; Katsumi Inoue; Cong-Kha Pham', display:{Lore:['[{"text": "arXiv:1804.02330", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Efficient I/O Architecture for RAM-based Content-Addressable Memory on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oXuan-Thuan Nguyen\\nTrong-Thuc Hoang\\nHong-Thu Nguyen\\nKatsumi Inoue\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1804.02330\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 26 Jun 2018 23:53:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to publish in IEEE Transactions on Circuits and Systems II: Express Brief\\u00a7r"}']}
{title:'Ausavarungnirun et al. (§72018§r)', author: 'Rachata Ausavarungnirun; Saugata Ghose; Onur Kayıran; Gabriel H. Loh; Chita R. Das; Mahmut T. Kandemir; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1804.11038", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHolistic Management of the GPGPU Memory Hierarchy to Manage Warp-level Latency Tolerance\\u00a7r\\n\\n\\u00a78\\u00a7oRachata Ausavarungnirun\\nSaugata Ghose\\nOnur Kay\\u0131ran\\n+ 3 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1804.11038\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Apr 2018 03:37:09 GMT)\\u00a7r"}']}
{title:'Yoon et al. (§72018§r)', author: 'HanBin Yoon; Justin Meza; Rachata Ausavarungnirun; Rachael A. Harding; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1804.11040", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Memory Controller with Row Buffer Locality Awareness for Hybrid Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oHanBin Yoon\\nJustin Meza\\nRachata Ausavarungnirun\\nRachael A. Harding\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1804.11040\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Apr 2018 03:58:05 GMT)\\u00a7r"}']}
{title:'Ausavarungnirun et al. (§72018§r)', author: 'Rachata Ausavarungnirun; Gabriel H. Loh; Lavanya Subramanian; Kevin Chang; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1804.11043", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-Performance and Energy-Effcient Memory Scheduler Design for Heterogeneous Systems\\u00a7r\\n\\n\\u00a78\\u00a7oRachata Ausavarungnirun\\nGabriel H. Loh\\nLavanya Subramanian\\nKevin Chang\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1804.11043\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Apr 2018 04:17:55 GMT)\\u00a7r"}']}
{title:'Auten et al. (§72018§r)', author: 'Adam Auten; Tanishq Dubey; Rohan Mathur', display:{Lore:['[{"text": "arXiv:1805.00585", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamically Improving Branch Prediction Accuracy Between Contexts\\u00a7r\\n\\n\\u00a78\\u00a7oAdam Auten\\nTanishq Dubey\\nRohan Mathur\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.00585\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 2 May 2018 00:24:36 GMT)\\u00a7r"}']}
{title:'Ahmadian et al. (§72018§r)', author: 'Saba Ahmadian; Onur Mutlu; Hossein Asadi', display:{Lore:['[{"text": "arXiv:1805.00976", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lECI-Cache: A High-Endurance and Cost-Efficient I/O Caching Scheme for Virtualized Platforms\\u00a7r\\n\\n\\u00a78\\u00a7oSaba Ahmadian\\nOnur Mutlu\\nHossein Asadi\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.00976\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3179412\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the ACM on Measurement and Analysis of Computing\\n  Systems 2.1 (2018): 9\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 2 May 2018 18:41:58 GMT)\\u00a7r"}']}
{title:'Chang et al. (§72018§r)', author: 'K. K. Chang; D. Lee; Z. Chishti; A. R. Alameldeen; C. Wilkerson; Y. Kim; O. Mutlu', display:{Lore:['[{"text": "arXiv:1805.01289", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing DRAM Refresh Overheads with Refresh-Access Parallelism\\u00a7r\\n\\n\\u00a78\\u00a7oK. K. Chang\\nD. Lee\\nZ. Chishti\\n+ 3 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.01289\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIPSI BgD Transactions on Advanced Research, July 2018, Volume 14,\\n  Number 2, ISSN 1820 - 4511\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 2 May 2018 05:48:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages. arXiv admin note:text overlap with arXiv:1712.07754, arXiv:1601.06352\\u00a7r"}']}
{title:'Kim et al. (§72018§r)', author: 'Yoongu Kim; Vivek Seshadri; Donghyuk Lee; Jamie Liu; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1805.01966", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting the DRAM Microarchitecture to Increase Memory-Level Parallelism\\u00a7r\\n\\n\\u00a78\\u00a7oYoongu Kim\\nVivek Seshadri\\nDonghyuk Lee\\nJamie Liu\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.01966\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 May 2018 23:50:13 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72018§r)', author: 'Jie Zhang; Myoungsoo Jung', display:{Lore:['[{"text": "arXiv:1805.02807", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlashAbacus: A Self-Governing Flash-Based Accelerator for Low-Power Systems\\u00a7r\\n\\n\\u00a78\\u00a7oJie Zhang\\nMyoungsoo Jung\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.02807\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3190508.3190544\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 May 2018 02:36:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is published at the 13th edition of EuroSys\\u00a7r"}']}
{title:'Cai et al. (§72018§r)', author: 'Yu Cai; Yixin Luo; Erich F. Haratsch; Ken Mai; Saugata Ghose; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1805.02819", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExperimental Characterization, Optimization, and Recovery of Data Retention Errors in MLC NAND Flash Memory\\u00a7r\\n\\n\\u00a78\\u00a7oYu Cai\\nYixin Luo\\nErich F. Haratsch\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.02819\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 May 2018 03:41:23 GMT)\\u00a7r"}']}
{title:'Krestinskaya et al. (§72018§r)', author: 'Olga Krestinskaya; Irina Dolzhikova; Alex Pappachen James', display:{Lore:['[{"text": "arXiv:1805.02921", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHierarchical Temporal Memory using Memristor Networks: A Survey\\u00a7r\\n\\n\\u00a78\\u00a7oOlga Krestinskaya\\nIrina Dolzhikova\\nAlex Pappachen James\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.02921\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Emerging Topics in Computational\\n  Intelligence, 2018\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 May 2018 09:39:29 GMT)\\u00a7r"}']}
{title:'Lee et al. (§72018§r)', author: 'Donghyuk Lee; Yoongu Kim; Gennady Pekhimenko; Samira Khan; Vivek Seshadri; Kevin Chang; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1805.03047", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdaptive-Latency DRAM: Reducing DRAM Latency by Exploiting Timing Margins\\u00a7r\\n\\n\\u00a78\\u00a7oDonghyuk Lee\\nYoongu Kim\\nGennady Pekhimenko\\n+ 3 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03047\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 May 2018 19:24:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:1603.08454\\u00a7r"}']}
{title:'Lee et al. (§72018§r)', author: 'Donghyuk Lee; Yoongu Kim; Vivek Seshadri; Jamie Liu; Lavanya Subramanian; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1805.03048", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTiered-Latency DRAM: Enabling Low-Latency Main Memory at Low Cost\\u00a7r\\n\\n\\u00a78\\u00a7oDonghyuk Lee\\nYoongu Kim\\nVivek Seshadri\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03048\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 May 2018 19:31:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:1601.06903\\u00a7r"}']}
{title:'Chang et al. (§72018§r)', author: 'Kevin K. Chang; Abhijith Kashyap; Hasan Hassan; Saugata Ghose; Kevin Hsieh; Donghyuk Lee; Tianshi Li; Gennady Pekhimenko; Samira Khan; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1805.03154", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlexible-Latency DRAM: Understanding and Exploiting Latency Variation in Modern DRAM Chips\\u00a7r\\n\\n\\u00a78\\u00a7oKevin K. Chang\\nAbhijith Kashyap\\nHasan Hassan\\n+ 6 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03154\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 May 2018 16:45:01 GMT)\\u00a7r"}']}
{title:'Chang et al. (§72018§r)', author: "Kevin K. Chang; Abdullah Giray Yaglıkçı; Saugata Ghose; Aditya Agrawal; Niladrish Chatterjee; Abhijith Kashyap; Donghyuk Lee; Mike O'Connor; Hasan Hassan; Onur Mutlu", display:{Lore:['[{"text": "arXiv:1805.03175", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVoltron: Understanding and Exploiting the Voltage-Latency-Reliability Trade-Offs in Modern DRAM Chips to Improve Energy Efficiency\\u00a7r\\n\\n\\u00a78\\u00a7oKevin K. Chang\\nAbdullah Giray Yagl\\u0131k\\u00e7\\u0131\\nSaugata Ghose\\n+ 6 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03175\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 May 2018 17:22:26 GMT)\\u00a7r"}']}
{title:'Chang et al. (§72018§r)', author: 'Kevin K. Chang; Prashant J. Nair; Saugata Ghose; Donghyuk Lee; Moinuddin K. Qureshi; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1805.03184", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLISA: Increasing Internal Connectivity in DRAM for Fast Data Movement and Low Latency\\u00a7r\\n\\n\\u00a78\\u00a7oKevin K. Chang\\nPrashant J. Nair\\nSaugata Ghose\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03184\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 May 2018 17:35:28 GMT)\\u00a7r"}']}
{title:'Hassan et al. (§72018§r)', author: 'Hasan Hassan; Nandita Vijaykumar; Samira Khan; Saugata Ghose; Kevin Chang; Gennady Pekhimenko; Donghyuk Lee; Oguz Ergin; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1805.03195", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoftMC: Practical DRAM Characterization Using an FPGA-Based Infrastructure\\u00a7r\\n\\n\\u00a78\\u00a7oHasan Hassan\\nNandita Vijaykumar\\nSamira Khan\\n+ 5 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03195\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 May 2018 17:54:39 GMT)\\u00a7r"}']}
{title:'Cai et al. (§72018§r)', author: 'Yu Cai; Yixin Luo; Saugata Ghose; Erich F. Haratsch; Ken Mai; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1805.03283", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRead Disturb Errors in MLC NAND Flash Memory\\u00a7r\\n\\n\\u00a78\\u00a7oYu Cai\\nYixin Luo\\nSaugata Ghose\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03283\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 May 2018 21:00:24 GMT)\\u00a7r"}']}
{title:'Cai et al. (§72018§r)', author: 'Yu Cai; Saugata Ghose; Yixin Luo; Ken Mai; Onur Mutlu; Erich F. Haratsch', display:{Lore:['[{"text": "arXiv:1805.03291", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCharacterizing, Exploiting, and Mitigating Vulnerabilities in MLC NAND Flash Memory Programming\\u00a7r\\n\\n\\u00a78\\u00a7oYu Cai\\nSaugata Ghose\\nYixin Luo\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03291\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 May 2018 21:10:30 GMT)\\u00a7r"}']}
{title:'Seshadri et al. (§72018§r)', author: 'Vivek Seshadri; Yoongu Kim; Chris Fallin; Donghyuk Lee; Rachata Ausavarungnirun; Gennady Pekhimenko; Yixin Luo; Onur Mutlu; Phillip B. Gibbons; Michael A. Kozuch; Todd C. Mowry', display:{Lore:['[{"text": "arXiv:1805.03502", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRowClone: Accelerating Data Movement and Initialization Using DRAM\\u00a7r\\n\\n\\u00a78\\u00a7oVivek Seshadri\\nYoongu Kim\\nChris Fallin\\n+ 7 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03502\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 7 May 2018 18:54:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1605.06483\\u00a7r"}']}
{title:'Kastner et al. (§72018§r)', author: 'Ryan Kastner; Janarbek Matai; Stephen Neuendorffer', display:{Lore:['[{"text": "arXiv:1805.03648", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lParallel Programming for FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oRyan Kastner\\nJanarbek Matai\\nStephen Neuendorffer\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03648\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 9 May 2018 17:26:28 GMT)\\u00a7r"}']}
{title:'Eckert et al. (§72018§r)', author: 'Charles Eckert; Xiaowei Wang; Jingcheng Wang; Arun Subramaniyan; Ravi Iyer; Dennis Sylvester; David Blaauw; Reetuparna Das', display:{Lore:['[{"text": "arXiv:1805.03718", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oCharles Eckert\\nXiaowei Wang\\nJingcheng Wang\\n+ 4 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03718\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 9 May 2018 20:16:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the 45th ACM/IEEE InternationalSymposium on Computer Architecture (ISCA 2018)\\u00a7r"}']}
{title:'Hassan et al. (§72018§r)', author: 'Hasan Hassan; Gennady Pekhimenko; Nandita Vijaykumar; Vivek Seshadri; Donghyuk Lee; Oguz Ergin; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1805.03969", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting Row-Level Temporal Locality in DRAM to Reduce the Memory Access Latency\\u00a7r\\n\\n\\u00a78\\u00a7oHasan Hassan\\nGennady Pekhimenko\\nNandita Vijaykumar\\n+ 3 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.03969\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 May 2018 18:08:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:1609.07234\\u00a7r"}']}
{title:'Subramanian et al. (§72018§r)', author: 'Lavanya Subramanian; Vivek Seshadri; Yoongu Kim; Ben Jaiyen; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1805.05926", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPredictable Performance and Fairness Through Accurate Slowdown Estimation in Shared Main Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oLavanya Subramanian\\nVivek Seshadri\\nYoongu Kim\\nBen Jaiyen\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.05926\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIPSI BgD Transactions on Advanced Research (TAR), July 2018,\\n  Volume 14, Number 2, ISSN 1820 - 4511\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 May 2018 17:42:10 GMT)\\u00a7r"}']}
{title:'Hashemi et al. (§72018§r)', author: 'Soheil Hashemi; Hokchhay Tann; Sherief Reda', display:{Lore:['[{"text": "arXiv:1805.06050", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBLASYS: Approximate Logic Synthesis Using Boolean Matrix Factorization\\u00a7r\\n\\n\\u00a78\\u00a7oSoheil Hashemi\\nHokchhay Tann\\nSherief Reda\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.06050\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3195970.3196001\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 May 2018 22:18:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear in DAC\'18\\u00a7r"}']}
{title:'Mutlu et al. (§72018§r)', author: 'Onur Mutlu; Saugata Ghose; Rachata Ausavarungnirun', display:{Lore:['[{"text": "arXiv:1805.06407", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRecent Advances in Overcoming Bottlenecks in Memory Systems and Managing Memory Resources in GPU Systems\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Mutlu\\nSaugata Ghose\\nRachata Ausavarungnirun\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.06407\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 29 May 2018 17:14:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1805.09127\\u00a7r"}']}
{title:'Bhattacharjee et al. (§72018§r)', author: 'Pritam Bhattacharjee; Bipasha Nath; Alak Majumder', display:{Lore:['[{"text": "arXiv:1805.07409", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLECTOR Based Clock Gating for Low Power Multi-Stage Flip Flop Applications\\u00a7r\\n\\n\\u00a78\\u00a7oPritam Bhattacharjee\\nBipasha Nath\\nAlak Majumder\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.07409\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nICEIC 2017 International Conference on Electronics, Information,\\n  and Communication, 2017.1, 106-109 (4 pages)\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 6 May 2018 07:28:38 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72018§r)', author: 'Jie Zhang; Shuwen Gao; Nam Sung Kim; Myoungsoo Jung', display:{Lore:['[{"text": "arXiv:1805.07718", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCIAO: Cache Interference-Aware Throughput-Oriented Architecture and Scheduling for GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oJie Zhang\\nShuwen Gao\\nNam Sung Kim\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.07718\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 20 May 2018 07:09:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIPDPS 2018\\u00a7r"}']}
{title:'Zhang et al. (§72018§r)', author: 'Sizhuo Zhang; Muralidaran Vijayaraghavan; Andrew Wright; Mehdi Alipour; Arvind', display:{Lore:['[{"text": "arXiv:1805.07886", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lConstructing a Weak Memory Model\\u00a7r\\n\\n\\u00a78\\u00a7oSizhuo Zhang\\nMuralidaran Vijayaraghavan\\nAndrew Wright\\nMehdi Alipour\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.07886\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCA.2018.00021\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nComputer Architecture (ISCA), 2018 ACM/IEEE 45th Annual\\n  International Symposium on, pp. 124-137. IEEE, 2018\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 18 Sep 2018 18:00:34 GMT)\\u00a7r"}']}
{title:'Mutlu et al. (§72018§r)', author: 'Onur Mutlu; Saugata Ghose; Rachata Ausavarungnirun', display:{Lore:['[{"text": "arXiv:1805.09127", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRecent Advances in DRAM and Flash Memory Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Mutlu\\nSaugata Ghose\\nRachata Ausavarungnirun\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.09127\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 30 May 2018 05:43:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:1805.06407\\u00a7r"}']}
{title:'Nguyen et al. (§72018§r)', author: 'Marie Nguyen; James C. Hoe', display:{Lore:['[{"text": "arXiv:1805.10431", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTime-Shared Execution of Realtime Computer Vision Pipelines by Dynamic Partial Reconfiguration\\u00a7r\\n\\n\\u00a78\\u00a7oMarie Nguyen\\nJames C. Hoe\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.10431\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 21 Jun 2018 03:38:40 GMT)\\u00a7r"}']}
{title:'Tokusashi et al. (§72018§r)', author: 'Yuta Tokusashi; Hiroki Matsutani; Noa Zilberman', display:{Lore:['[{"text": "arXiv:1805.11344", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLaKe: An Energy Efficient, Low Latency, Accelerated Key-Value Store\\u00a7r\\n\\n\\u00a78\\u00a7oYuta Tokusashi\\nHiroki Matsutani\\nNoa Zilberman\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1805.11344\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 29 May 2018 10:16:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 8 figures\\u00a7r"}']}
{title:'Wang (§72018§r)', author: 'Xiaoyuan Wang', display:{Lore:['[{"text": "arXiv:1806.00776", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSupporting Superpages and Lightweight Page Migration in Hybrid Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oXiaoyuan Wang\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1806.00776\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Jun 2018 11:58:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages,15 figures\\u00a7r"}']}
{title:'Chi (§72018§r)', author: 'Ye Chi', display:{Lore:['[{"text": "arXiv:1806.00779", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGemini: Reducing DRAM Cache Hit Latency by Hybrid Mappings\\u00a7r\\n\\n\\u00a78\\u00a7oYe Chi\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1806.00779\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Jun 2018 12:29:26 GMT)\\u00a7r"}']}
{title:'Sarkar et al. (§72018§r)', author: 'Dhiraj Sarkar; Pritam Bhattacharjee; Alak Majumder', display:{Lore:['[{"text": "arXiv:1806.02271", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lData-Dependent Clock Gating approach for Low Power Sequential System\\u00a7r\\n\\n\\u00a78\\u00a7oDhiraj Sarkar\\nPritam Bhattacharjee\\nAlak Majumder\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1806.02271\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 25 May 2018 14:20:54 GMT)\\u00a7r"}']}
{title:'Seyedzadeh et al. (§72018§r)', author: 'Seyed Mohammad Seyedzadeh; Alex K. Jones; Rami Melhem', display:{Lore:['[{"text": "arXiv:1806.02498", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMitigating Wordline Crosstalk using Adaptive Trees of Counters\\u00a7r\\n\\n\\u00a78\\u00a7oSeyed Mohammad Seyedzadeh\\nAlex K. Jones\\nRami Melhem\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1806.02498\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Jun 2018 03:22:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages\\u00a7r"}']}
{title:'Nguyen et al. (§72018§r)', author: 'Xuan-Thuan Nguyen; Trong-Thuc Hoang; Hong-Thu Nguyen; Katsumi Inoue; Cong-Kha Pham', display:{Lore:['[{"text": "arXiv:1806.06902", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 1.2-V 162.9-pJ/cycle Bitmap Index Creation Core with 0.31-pW/bit Standby Power on 65-nm SOTB\\u00a7r\\n\\n\\u00a78\\u00a7oXuan-Thuan Nguyen\\nTrong-Thuc Hoang\\nHong-Thu Nguyen\\nKatsumi Inoue\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1806.06902\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Jun 2018 19:52:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to IEEETransactions on Circuits and Systems II: Express Brief\\u00a7r"}']}
{title:'Preußer (§72018§r)', author: 'Thomas B. Preußer', display:{Lore:['[{"text": "arXiv:1806.08095", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGeneric and Universal Parallel Matrix Summation with a Flexible Compression Goal for Xilinx FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oThomas B. Preu\\u00dfer\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1806.08095\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/FPL.2017.8056834\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Jun 2018 07:35:37 GMT)\\u00a7r"}']}
{title:'Umuroglu et al. (§72018§r)', author: 'Yaman Umuroglu; Lahiru Rasnayake; Magnus Sjalander', display:{Lore:['[{"text": "arXiv:1806.08862", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing\\u00a7r\\n\\n\\u00a78\\u00a7oYaman Umuroglu\\nLahiru Rasnayake\\nMagnus Sjalander\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1806.08862\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Jun 2018 21:30:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at FPL\'18\\u00a7r"}']}
{title:'Cong et al. (§72018§r)', author: 'Jason Cong; Zhenman Fang; Yuchen Hao; Peng Wei; Cody Hao Yu; Chen Zhang; Peipei Zhou', display:{Lore:['[{"text": "arXiv:1807.01340", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBest-Effort FPGA Programming: A Few Steps Can Go a Long Way\\u00a7r\\n\\n\\u00a78\\u00a7oJason Cong\\nZhenman Fang\\nYuchen Hao\\n+ 3 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.01340\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 3 Jul 2018 18:34:47 GMT)\\u00a7r"}']}
{title:'Macha et al. (§72018§r)', author: 'Naveen Kumar Macha; Sandeep Geedipally; Bhavana Repalle; Md Arif Iqbal; Wafi Danesh; Mostafizur Rahman', display:{Lore:['[{"text": "arXiv:1807.01431", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCrosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oNaveen Kumar Macha\\nSandeep Geedipally\\nBhavana Repalle\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.01431\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 4 Jul 2018 02:43:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 6 figures, 2 tables, Nanoarch 2018\\u00a7r"}']}
{title:'Macha et al. (§72018§r)', author: 'Naveen Kumar Macha; Bhavana Tejaswini Repalle; Sandeep Geedipally; Rafael Rios; Mostafizur Rahman', display:{Lore:['[{"text": "arXiv:1807.01433", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA New Paradigm for Fault-Tolerant Computing with Interconnect Crosstalks\\u00a7r\\n\\n\\u00a78\\u00a7oNaveen Kumar Macha\\nBhavana Tejaswini Repalle\\nSandeep Geedipally\\nRafael Rios\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.01433\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 4 Jul 2018 02:56:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 5 figures, 2 tables, International conference on rebooting computing. arXiv admin note: text overlap with arXiv:1807.01431\\u00a7r"}']}
{title:'Shen et al. (§72018§r)', author: 'Yongming Shen; Tianchu Ji; Michael Ferdman; Peter Milder', display:{Lore:['[{"text": "arXiv:1807.04013", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMedusa: A Scalable Interconnect for Many-Port DNN Accelerators and Wide DRAM Controller Interfaces\\u00a7r\\n\\n\\u00a78\\u00a7oYongming Shen\\nTianchu Ji\\nMichael Ferdman\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.04013\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 11 Jul 2018 09:06:20 GMT)\\u00a7r"}']}
{title:'Ghose et al. (§72018§r)', author: "Saugata Ghose; Abdullah Giray Yağlıkçı; Raghav Gupta; Donghyuk Lee; Kais Kudrolli; William X. Liu; Hasan Hassan; Kevin K. Chang; Niladrish Chatterjee; Aditya Agrawal; Mike O'Connor; Onur Mutlu", display:{Lore:['[{"text": "arXiv:1807.05102", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWhat Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study\\u00a7r\\n\\n\\u00a78\\u00a7oSaugata Ghose\\nAbdullah Giray Ya\\u011fl\\u0131k\\u00e7\\u0131\\nRaghav Gupta\\n+ 8 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.05102\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 13 Jul 2018 14:22:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7opresented at SIGMETRICS 2018\\u00a7r"}']}
{title:'Luo et al. (§72018§r)', author: 'Yixin Luo; Saugata Ghose; Yu Cai; Erich F. Haratsch; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1807.05140", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation\\u00a7r\\n\\n\\u00a78\\u00a7oYixin Luo\\nSaugata Ghose\\nYu Cai\\nErich F. Haratsch\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.05140\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 11 Nov 2018 16:11:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7opresented at SIGMETRICS 2018\\u00a7r"}']}
{title:'Strauch (§72018§r)', author: 'Tobias Strauch', display:{Lore:['[{"text": "arXiv:1807.05442", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeriving AOC C-Models from D   V Languages for Single- or Multi-Threaded Execution Using C or C++\\u00a7r\\n\\n\\u00a78\\u00a7oTobias Strauch\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.05442\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Jul 2018 20:56:12 GMT)\\u00a7r"}']}
{title:'Strauch (§72018§r)', author: 'Tobias Strauch', display:{Lore:['[{"text": "arXiv:1807.05446", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTiming Driven C-Slow Retiming on RTL for MultiCores on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oTobias Strauch\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.05446\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Jul 2018 20:58:49 GMT)\\u00a7r"}']}
{title:'Ma et al. (§72018§r)', author: 'Yuzhe Ma; Subhendu Roy; Jin Miao; Jiamin Chen; Bei Yu', display:{Lore:['[{"text": "arXiv:1807.07023", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCross-layer Optimization for High Speed Adders: A Pareto Driven Machine Learning Approach\\u00a7r\\n\\n\\u00a78\\u00a7oYuzhe Ma\\nSubhendu Roy\\nJin Miao\\nJiamin Chen\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.07023\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 16 Oct 2018 04:37:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 15 figures\\u00a7r"}']}
{title:'Young et al. (§72018§r)', author: 'Vinson Young; Sanjay Kariyappa; Moinuddin K. Qureshi', display:{Lore:['[{"text": "arXiv:1807.07685", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCRAM: Efficient Hardware-Based Memory Compression for Bandwidth Enhancement\\u00a7r\\n\\n\\u00a78\\u00a7oVinson Young\\nSanjay Kariyappa\\nMoinuddin K. Qureshi\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.07685\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 20 Jul 2018 01:28:40 GMT)\\u00a7r"}']}
{title:'Anglada et al. (§72018§r)', author: 'Martí Anglada; Enrique de Lucas; Joan-Manuel Parcerisa; Juan L. Aragón; Pedro Marcuello; Antonio González', display:{Lore:['[{"text": "arXiv:1807.09449", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRendering Elimination: Early Discard of Redundant Tiles in the Graphics Pipeline\\u00a7r\\n\\n\\u00a78\\u00a7oMart\\u00ed Anglada\\nEnrique de Lucas\\nJoan-Manuel Parcerisa\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.09449\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Jul 2018 06:29:11 GMT)\\u00a7r"}']}
{title:'Balasubramanian (§72018§r)', author: 'P Balasubramanian', display:{Lore:['[{"text": "arXiv:1807.09762", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAsynchronous Ripple Carry Adder based on Area Optimized Early Output Dual-Bit Full Adder\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.09762\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Jul 2018 03:30:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages. arXiv admin note:substantial text overlap with arXiv:1706.04487, arXiv:1704.07619\\u00a7r"}']}
{title:'Xu et al. (§72018§r)', author: 'Xiaoqing Xu; Nishi Shah; Andrew Evans; Saurabh Sinha; Brian Cline; Greg Yeric', display:{Lore:['[{"text": "arXiv:1807.11396", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStandard Cell Library Design and Optimization Methodology for ASAP7 PDK\\u00a7r\\n\\n\\u00a78\\u00a7oXiaoqing Xu\\nNishi Shah\\nAndrew Evans\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1807.11396\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Jul 2018 15:34:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 papes, ICCAD 2017\\u00a7r"}']}
{title:'Xie et al. (§72018§r)', author: 'Shaolin Xie; Michael Bedford Taylor', display:{Lore:['[{"text": "arXiv:1808.00650", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe BaseJump Manycore Accelerator Network\\u00a7r\\n\\n\\u00a78\\u00a7oShaolin Xie\\nMichael Bedford Taylor\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.00650\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 15 Aug 2018 13:08:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTechnical Reportof Bespoke Silicon Group, University of Washington. http://bjump.org/manycore\\u00a7r"}']}
{title:'Sayadi (§72018§r)', author: 'Hossein Sayadi', display:{Lore:['[{"text": "arXiv:1808.01728", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-Efficiency Prediction of Multithreaded Workloads on Heterogeneous Composite Cores Architectures using Machine Learning Techniques\\u00a7r\\n\\n\\u00a78\\u00a7oHossein Sayadi\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.01728\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 6 Aug 2018 04:11:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages\\u00a7r"}']}
{title:'Gorodecky et al. (§72018§r)', author: 'Danila Gorodecky; Tiziano Villa', display:{Lore:['[{"text": "arXiv:1808.03083", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware realization of residue number system algorithms by Boolean functions minimization\\u00a7r\\n\\n\\u00a78\\u00a7oDanila Gorodecky\\nTiziano Villa\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.03083\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 9 Aug 2018 11:01:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o1 picture, 1 table, 4 plots; it is the same paper as for 13th International Workshop on Boolean Problems (Bremen, Germany) paper with a title \\"Efficient hardware realization of arithmetic operations for the residue "}','{"text": "number system by Boolean minimization\\"\\u00a7r"}']}
{title:'Luo (§72018§r)', author: 'Yixin Luo', display:{Lore:['[{"text": "arXiv:1808.04016", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitectural Techniques for Improving NAND Flash Memory Reliability\\u00a7r\\n\\n\\u00a78\\u00a7oYixin Luo\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.04016\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 12 Aug 2018 23:07:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThesis, Carnegie Mellon University (2018)\\u00a7r"}']}
{title:'Kim et al. (§72018§r)', author: 'Jeremie S. Kim; Minesh Patel; Hasan Hassan; Lois Orosa; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1808.04286", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lD-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput\\u00a7r\\n\\n\\u00a78\\u00a7oJeremie S. Kim\\nMinesh Patel\\nHasan Hassan\\nLois Orosa\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.04286\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 25 Dec 2018 20:27:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAn earlier version was submitted to and reviewed by the International Symposium on Microarchitecture (51) 2018, with a submission deadline on April 6th, 2018\\u00a7r"}']}
{title:'Esmaili-Dokht et al. (§72018§r)', author: 'Pouya Esmaili-Dokht; Mohammad Bakhshalipour; Behnam Khodabandeloo; Pejman Lotfi-Kamran; Hamid Sarbazi-Azad', display:{Lore:['[{"text": "arXiv:1808.04864", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScale-Out Processors     Energy Efficiency\\u00a7r\\n\\n\\u00a78\\u00a7oPouya Esmaili-Dokht\\nMohammad Bakhshalipour\\nBehnam Khodabandeloo\\nPejman Lotfi-Kamran\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.04864\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Aug 2018 19:07:46 GMT)\\u00a7r"}']}
{title:'Ghahani et al. (§72018§r)', author: 'Seyed Armin Vakil Ghahani; Sara Mahdizadeh Shahri; Mohammad Bakhshalipour; Pejman Lotfi-Kamran; Hamid Sarbazi-Azad', display:{Lore:['[{"text": "arXiv:1808.05024", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMaking Belady-Inspired Replacement Policies More Effective Using Expected Hit Count\\u00a7r\\n\\n\\u00a78\\u00a7oSeyed Armin Vakil Ghahani\\nSara Mahdizadeh Shahri\\nMohammad Bakhshalipour\\nPejman Lotfi-Kamran\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.05024\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 Aug 2018 10:18:55 GMT)\\u00a7r"}']}
{title:'Rao et al. (§72018§r)', author: 'Karthik Rao; William Song; Yorai Wardi; Sudhakar Yalamanchili', display:{Lore:['[{"text": "arXiv:1808.09087", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTRINITY: Coordinated Performance, Energy and Temperature Management in 3D Processor-Memory Stacks\\u00a7r\\n\\n\\u00a78\\u00a7oKarthik Rao\\nWilliam Song\\nYorai Wardi\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.09087\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 9 Sep 2018 19:30:03 GMT)\\u00a7r"}']}
{title:'Dev et al. (§72018§r)', author: 'Kapil Dev; Indrani Paul; Wei Huang; Yasuko Eckert; Wayne Burleson; Sherief Reda', display:{Lore:['[{"text": "arXiv:1808.09651", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImplications of Integrated CPU-GPU Processors on Thermal and Power Management Techniques\\u00a7r\\n\\n\\u00a78\\u00a7oKapil Dev\\nIndrani Paul\\nWei Huang\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.09651\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Aug 2018 06:17:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 8 figures, 2 tables\\u00a7r"}']}
{title:'Kurth et al. (§72018§r)', author: 'Andreas Kurth; Pirmin Vogel; Andrea Marongiu; Luca Benini', display:{Lore:['[{"text": "arXiv:1808.09751", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScalable and Efficient Virtual Memory Sharing in Heterogeneous SoCs with TLB Prefetching and MMU-Aware DMA Engine\\u00a7r\\n\\n\\u00a78\\u00a7oAndreas Kurth\\nPirmin Vogel\\nAndrea Marongiu\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1808.09751\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Aug 2018 12:18:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 5 figures. Accepted for publication in Proceedings of the 36th IEEE InternationalConference on Computer Design (ICCD),October 7-10, 2018\\u00a7r"}']}
{title:'Ahmad et al. (§72018§r)', author: 'Waqar Ahmad; Imran Hafeez Abbassi; Usman Sanwal; Hasan Mahmood', display:{Lore:['[{"text": "arXiv:1809.02887", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Viterbi Algorithm using Custom Instruction Approach\\u00a7r\\n\\n\\u00a78\\u00a7oWaqar Ahmad\\nImran Hafeez Abbassi\\nUsman Sanwal\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1809.02887\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MESA.2018.8449144\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 8 Sep 2018 22:21:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 Pages, 4 Figures, 2018 14th IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications (MESA)\\u00a7r"}']}
{title:'Sultan et al. (§72018§r)', author: 'Hameedah Sultan; Shashank Varshney; Smruti R Sarangi', display:{Lore:['[{"text": "arXiv:1809.03147", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIs Leakage Power a Linear Function of Temperature?\\u00a7r\\n\\n\\u00a78\\u00a7oHameedah Sultan\\nShashank Varshney\\nSmruti R Sarangi\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1809.03147\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 10 Sep 2018 06:06:16 GMT)\\u00a7r"}']}
{title:'Blott et al. (§72018§r)', author: "Michaela Blott; Thomas Preusser; Nicholas Fraser; Giulio Gambardella; Kenneth O'Brien; Yaman Umuroglu", display:{Lore:['[{"text": "arXiv:1809.04570", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oMichaela Blott\\nThomas Preusser\\nNicholas Fraser\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1809.04570\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Sep 2018 17:24:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oto be published in ACM TRETS Special Edition on Deep Learning\\u00a7r"}']}
{title:'Stanley-Marbell et al. (§72018§r)', author: 'Phillip Stanley-Marbell; Armin Alaghi; Michael Carbin; Eva Darulova; Lara Dolecek; Andreas Gerstlauer; Ghayoor Gillani; Djordje Jevdjic; Thierry Moreau; Mattia Cacciotti; Alexandros Daglis; Natalie Enright Jerger; Babak Falsafi; Sasa Misailovic; Adrian Sampson; Damien Zufferey', display:{Lore:['[{"text": "arXiv:1809.05859", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting Errors for Efficiency: A Survey from Circuits to Algorithms\\u00a7r\\n\\n\\u00a78\\u00a7oPhillip Stanley-Marbell\\nArmin Alaghi\\nMichael Carbin\\n+ 12 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1809.05859\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 Sep 2018 11:55:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o35 pages\\u00a7r"}']}
{title:'Moradi et al. (§72018§r)', author: 'Saber Moradi; Rajit Manohar', display:{Lore:['[{"text": "arXiv:1809.06016", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Impact of On-chip Communication on Memory Technologies for Neuromorphic Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSaber Moradi\\nRajit Manohar\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1809.06016\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1088/1361-6463/aae641\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 1 Oct 2018 05:00:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o26 pages, 6 figures, Journal of Physics D: Applied Physics 2018\\u00a7r"}']}
{title:'Ma et al. (§72018§r)', author: 'Xin Ma; Liang Chang; Shuangchen Li; Lei Deng; Yufei Ding; Yuan Xie', display:{Lore:['[{"text": "arXiv:1809.08358", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIn-memory multiplication engine with SOT-MRAM based stochastic computing\\u00a7r\\n\\n\\u00a78\\u00a7oXin Ma\\nLiang Chang\\nShuangchen Li\\n+ 2 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1809.08358\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 22 Sep 2018 00:57:09 GMT)\\u00a7r"}']}
{title:'Bakhshalipour et al. (§72018§r)', author: 'Mohammad Bakhshalipour; HamidReza Zare; Pejman Lotfi-Kamran; Hamid Sarbazi-Azad', display:{Lore:['[{"text": "arXiv:1809.08828", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDie-Stacked DRAM: Memory, Cache, or MemCache?\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Bakhshalipour\\nHamidReza Zare\\nPejman Lotfi-Kamran\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1809.08828\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 Sep 2018 10:18:48 GMT)\\u00a7r"}']}
{title:'Ziener (§72018§r)', author: 'Daniel Ziener', display:{Lore:['[{"text": "arXiv:1809.11156", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving Reliability, Security, and Efficiency of Reconfigurable Hardware Systems\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Ziener\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1809.11156\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Sep 2018 17:40:05 GMT)\\u00a7r"}']}
{title:'Balasubramanian (§72018§r)', author: 'P Balasubramanian', display:{Lore:['[{"text": "arXiv:1810.01115", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Comparison of some Synchronous Adders\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1810.01115\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Oct 2018 08:34:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages\\u00a7r"}']}
{title:'Jaulmes et al. (§72018§r)', author: 'Luc Jaulmes; Miquel Moretó; Mateo Valero; Marc Casas', display:{Lore:['[{"text": "arXiv:1810.06472", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory Vulnerability: A Case for Delaying Error Reporting\\u00a7r\\n\\n\\u00a78\\u00a7oLuc Jaulmes\\nMiquel Moret\\u00f3\\nMateo Valero\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1810.06472\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IOLTS.2019.8854397\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 15 Oct 2018 15:44:27 GMT)\\u00a7r"}']}
{title:'Mukherjee et al. (§72018§r)', author: 'Atin Mukherjee; Debesh Choudhury', display:{Lore:['[{"text": "arXiv:1810.06885", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Area Efficient 2D Fourier Transform Architecture for FPGA Implementation\\u00a7r\\n\\n\\u00a78\\u00a7oAtin Mukherjee\\nDebesh Choudhury\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1810.06885\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE VLSI Circuits & Systems Letters, Volume 4, Issue 3, August\\n  2018, pages 2-8\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Oct 2018 08:58:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 8 figures, 6 tables\\u00a7r"}']}
{title:'Hassan (§72018§r)', author: 'Mohamed Hassan', display:{Lore:['[{"text": "arXiv:1810.07059", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Off-chip Memory Latency of Real-Time Systems: Is DDR DRAM Really the Best Option?\\u00a7r\\n\\n\\u00a78\\u00a7oMohamed Hassan\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1810.07059\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Oct 2018 15:02:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in IEEE Real Time Systems Symposium (RTSS)\\u00a7r"}']}
{title:'Khairy et al. (§72018§r)', author: 'Mahmoud Khairy; Jain Akshay; Tor Aamodt; Timothy G. Rogers', display:{Lore:['[{"text": "arXiv:1810.07269", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploring Modern GPU Memory System Design Challenges through Accurate Modeling\\u00a7r\\n\\n\\u00a78\\u00a7oMahmoud Khairy\\nJain Akshay\\nTor Aamodt\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1810.07269\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCA45697.2020.00047\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Oct 2018 20:52:59 GMT)\\u00a7r"}']}
{title:'Mandal et al. (§72018§r)', author: 'Swagata Mandal; Sreetama Sarkar; Wong Ming Ming; Anupam Chattopadhyay; Amlan Chakrabarti', display:{Lore:['[{"text": "arXiv:1810.09661", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCriticality Aware Soft Error Mitigation in the Configuration Memory of SRAM based FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oSwagata Mandal\\nSreetama Sarkar\\nWong Ming Ming\\nAnupam Chattopadhyay\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1810.09661\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 Oct 2018 05:07:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 8 figures, conference\\u00a7r"}']}
{title:'Horro et al. (§72018§r)', author: 'M. Horro; G. Rodríguez; J. Touriño; M. T. Kandemir', display:{Lore:['[{"text": "arXiv:1810.12573", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitectural exploration of heterogeneous memory systems\\u00a7r\\n\\n\\u00a78\\u00a7oM. Horro\\nG. Rodr\\u00edguez\\nJ. Touri\\u00f1o\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1810.12573\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Oct 2018 08:25:12 GMT)\\u00a7r"}']}
{title:'Gouk et al. (§72018§r)', author: 'Donghyun Gouk; Miryeong Kwon; Jie Zhang; Sungjoon Koh; Wonil Choi; Nam Sung Kim; Mahmut Kandemir; Myoungsoo Jung', display:{Lore:['[{"text": "arXiv:1811.01544", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAmber: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources\\u00a7r\\n\\n\\u00a78\\u00a7oDonghyun Gouk\\nMiryeong Kwon\\nJie Zhang\\n+ 4 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1811.01544\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Nov 2018 07:59:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted at the 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO \'51), 2018. This material is presented toensure timely dissemination of scholarly and technicalwork\\u00a7r"}']}
{title:'Hoover et al. (§72018§r)', author: 'Steven Hoover; Ahmed Salman', display:{Lore:['[{"text": "arXiv:1811.01780", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTop-Down Transaction-Level Design with TL-Verilog\\u00a7r\\n\\n\\u00a78\\u00a7oSteven Hoover\\nAhmed Salman\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1811.01780\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Nov 2018 15:14:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages. 9 figures. Presented by Ahmed Salman at VSDOpen 2018\\u00a7r"}']}
{title:'Jia et al. (§72018§r)', author: 'Hongyang Jia; Yinqi Tang; Hossein Valavi; Jintao Zhang; Naveen Verma', display:{Lore:['[{"text": "arXiv:1811.04047", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing\\u00a7r\\n\\n\\u00a78\\u00a7oHongyang Jia\\nYinqi Tang\\nHossein Valavi\\nJintao Zhang\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1811.04047\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JSSC.2020.2987714\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Journal of Solid-State Circuits, vol. 55, no. 9, pp.\\n  2609-2621, Sept. 2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 9 Nov 2018 18:03:14 GMT)\\u00a7r"}']}
{title:'Lim et al. (§72018§r)', author: 'Katie Lim; Jonathan Balkind; David Wentzlaff', display:{Lore:['[{"text": "arXiv:1811.08091", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lJuxtaPiton: Enabling Heterogeneous-ISA Research with RISC-V and SPARC FPGA Soft-cores\\u00a7r\\n\\n\\u00a78\\u00a7oKatie Lim\\nJonathan Balkind\\nDavid Wentzlaff\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1811.08091\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Nov 2018 06:51:42 GMT)\\u00a7r"}']}
{title:'Hoover et al. (§72018§r)', author: 'Steven Hoover; Ákos Hadnagy', display:{Lore:['[{"text": "arXiv:1811.12474", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFormally Verifying WARP-V, an Open-Source TL-Verilog RISC-V Core Generator\\u00a7r\\n\\n\\u00a78\\u00a7oSteven Hoover\\n\\u00c1kos Hadnagy\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1811.12474\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Nov 2018 14:59:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4-pages. Presented by \\u00c1kos Hadnagy at open-source hardware conferences: ORConf 2018 and VSDOpen 2018\\u00a7r"}']}
{title:'Khaleghi et al. (§72018§r)', author: 'Soroush Khaleghi; Wenjing Rao', display:{Lore:['[{"text": "arXiv:1812.01209", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRepairability Enhancement of Scalable Systems with Locally Shared Spares\\u00a7r\\n\\n\\u00a78\\u00a7oSoroush Khaleghi\\nWenjing Rao\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1812.01209\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 4 Dec 2018 04:15:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages\\u00a7r"}']}
{title:'Kondguli et al. (§72018§r)', author: 'Sushant Kondguli; Michael Huang', display:{Lore:['[{"text": "arXiv:1812.04514", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lR3-DLA (Reduce, Reuse, Recycle): A More Efficient Approach to Decoupled Look-Ahead Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oSushant Kondguli\\nMichael Huang\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1812.04514\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 13 Dec 2018 16:05:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 16 Figures, Scheduled to appear in 25th IEEE InternationalSymposium on High-Performance Computer Architecture 2019\\u00a7r"}']}
{title:'Meza et al. (§72018§r)', author: 'Justin Meza; Jing Li; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1812.06377", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluating Row Buffer Locality in Future Non-Volatile Main Memories\\u00a7r\\n\\n\\u00a78\\u00a7oJustin Meza\\nJing Li\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1812.06377\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 Dec 2018 02:42:57 GMT)\\u00a7r"}']}
{title:'Chi et al. (§72018§r)', author: 'Yuze Chi; Young-kyu Choi; Jason Cong; Jie Wang', display:{Lore:['[{"text": "arXiv:1812.07012", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRapid Cycle-Accurate Simulator for High-Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oYuze Chi\\nYoung-kyu Choi\\nJason Cong\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1812.07012\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 22 Dec 2018 02:10:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is an extended version of a paper thathas been accepted for FPGA\'19\\u00a7r"}']}
{title:'Chowdhury et al. (§72018§r)', author: 'Zamshed I. Chowdhury; S. Karen Khatamifard; Zhengyang Zhao; Masoud Zabihi; Salonik Resch; Meisam Razaviyayn; Jian-Ping Wang; Sachin Sapatnekar; Ulya R. Karpuzcu', display:{Lore:['[{"text": "arXiv:1812.08918", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComputational RAM to Accelerate String Matching at Scale\\u00a7r\\n\\n\\u00a78\\u00a7oZamshed I. Chowdhury\\nS. Karen Khatamifard\\nZhengyang Zhao\\n+ 5 others\\u00a7r\\n\\n\\u00a772018\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1812.08918\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 21 Dec 2018 02:41:56 GMT)\\u00a7r"}']}
