{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "hardware_transactional_memory"}, {"score": 0.004658426838467567, "phrase": "transactional_memory"}, {"score": 0.00443308765153716, "phrase": "promising_approach"}, {"score": 0.004218602458288531, "phrase": "parallel_programming"}, {"score": 0.004081385289516914, "phrase": "hardware_transactional_memory_system_designs"}, {"score": 0.0028360962841331634, "phrase": "performance_pathologies"}, {"score": 0.0025678829712650437, "phrase": "proposed_htm_designs"}, {"score": 0.0024434201175883674, "phrase": "conflict_resolution"}, {"score": 0.0021049977753042253, "phrase": "robust_htm_systems"}], "paper_keywords": [""], "paper_abstract": "Transactional memory is a promising approach to ease parallel programming. Hardware transactional memory system designs reflect choices along three key design dimensions: conflict detection, version management, and conflict resolution. The authors identify a set of performance pathologies that could degrade performance in proposed htm designs. improving conflict resolution could eliminate these pathologies so designers can build robust htm systems.", "paper_title": "Performance pathologies in hardware transactional memory", "paper_id": "WOS:000253417200005"}