{"vcs1":{"timestamp_begin":1680527337.326422976, "rt":0.88, "ut":0.20, "st":0.15}}
{"vcselab":{"timestamp_begin":1680527338.242278567, "rt":0.90, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680527339.161930898, "rt":0.23, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680527337.046274884}
{"VCS_COMP_START_TIME": 1680527337.046274884}
{"VCS_COMP_END_TIME": 1680527340.267233619}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339456}}
{"stitch_vcselab": {"peak_mem": 239012}}
