Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 11 21:20:59 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_8c_wrapper_control_sets_placed.rpt
| Design       : design_1_8c_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1390 |
|    Minimum number of control sets                        |  1390 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3163 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1390 |
| >= 0 to < 4        |    58 |
| >= 4 to < 6        |   255 |
| >= 6 to < 8        |    49 |
| >= 8 to < 10       |    83 |
| >= 10 to < 12      |    41 |
| >= 12 to < 14      |    85 |
| >= 14 to < 16      |     3 |
| >= 16              |   816 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1432 |          515 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1101 |          444 |
| Yes          | No                    | No                     |           20628 |         5521 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           20196 |         5808 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                            Enable Signal                                                                            |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_4                                                       |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                         |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                         |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_4                                                       |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                         |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_4                                                       |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_4                                                       |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_4                                                       |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_4                                                       |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_4                                                       |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                         |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                         |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                         |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                         |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_4                                                       |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                         |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_0[0]                                                    |                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_3                                                                       | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                    | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_3                                                                       | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                         | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                    | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                         | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                         | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_0[0]                                                    |                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                         | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_0[0]                                                    |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                         | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                    | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              4 |         1.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                         | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_3                                                                       | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                         | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_3                                                                       | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_3                                                                       | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                    | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                         | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                         | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_0[0]                                                    |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_0[0]                                                    |                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                         | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                    | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_0[0]                                                    |                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_3                                                                       | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                         | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                         | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                         | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_0[0]                                                    |                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                    | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                         | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_0[0]                                                    |                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_3                                                                       | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                         | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                    | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_3                                                                       | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                         | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                    | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              4 |         1.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_0[0]                                                         |                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_0[0]                                                         |                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                               |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              5 |         1.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              5 |         1.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              5 |         1.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                               |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_0[0]                                                         |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[0]_0[0]                                                                |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                   | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[0]_0[0]                                                                |                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                   | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |         1.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              5 |         1.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                               |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                   | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[0]_0[0]                                                                |                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_0[0]                                                         |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              5 |         1.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                               |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_0[0]                                                         |                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              5 |         1.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                               |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                   | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              5 |         1.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                               |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                               |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                               |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              5 |         1.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              5 |         1.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[0]_0[0]                                                                |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_0[0]                                                         |                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                   | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[0]_0[0]                                                                |                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_0[0]                                                         |                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[0]_0[0]                                                                |                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                   | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_0[0]                                                         |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[0]_0[0]                                                                |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                   | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                   | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              5 |         1.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[0]_0[0]                                                                |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_1[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_0[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_1[0]                                                                |                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                       |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_bram_ctrl_6/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                3 |              6 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                       |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_bram_ctrl_7/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_0[0]                                                                |                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_1[0]                                                                |                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_0[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                       |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_0[0]                                                                |                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                       |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_1[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                      | design_1_8c_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                       |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                       |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                       |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_0[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_1[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_1[0]                                                                |                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_0[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_1[0]                                                                |                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                       |                1 |              6 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_0[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_0[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_746_reg[1]_1[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                     |                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                     |                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                     |                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                     |                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                     |                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                     |                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                     |                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                     |                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    |                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    |                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_1                                                     |                1 |              8 |         8.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_1                                                     |                1 |              8 |         8.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_2                                                     |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                      | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_3                                                     |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                      | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_3                                                     |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_2                                                     |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    |                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_1                                                     |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_3                                                     |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_2                                                     |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_3                                                     |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    |                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                      | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                      | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                      | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    |                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_1                                                     |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_2                                                     |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_1                                                     |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    |                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_1                                                     |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_2                                                     |                1 |              8 |         8.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_3                                                     |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_3                                                     |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                      | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_2                                                     |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    |                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                      | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              8 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    |                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_1                                                     |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_2                                                     |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_3                                                     |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                      | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              8 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_3                                                     |                1 |              8 |         8.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_2                                                     |                2 |              8 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192690                                                                    | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_1                                                     |                1 |              8 |         8.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                     | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[8]_i_1_n_0                                 |                7 |              9 |         1.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              9 |         2.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[8]_i_1_n_0                                     |                4 |              9 |         2.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              9 |         4.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              9 |         4.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                       | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              9 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                       |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                3 |             10 |         3.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                       |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                     | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |             10 |         3.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                     | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |             10 |         3.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                       |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                     | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |             10 |         3.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                     | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             10 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                       |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                       |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                     | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |             10 |         3.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                       |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                       |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                     | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |             10 |         3.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                       |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                     | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |             10 |         3.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                     | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |             10 |         3.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                2 |             10 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/f_from_f_is_valid_V_fu_6860                                                              |                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/f_from_f_is_valid_V_fu_6860                                                              |                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/f_from_f_is_valid_V_fu_6860                                                              |                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/f_from_f_is_valid_V_fu_6860                                                              |                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/f_from_f_is_valid_V_fu_6860                                                              |                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/f_from_f_is_valid_V_fu_6860                                                              |                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/f_from_f_is_valid_V_fu_6860                                                              |                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/f_from_f_is_valid_V_fu_6860                                                              |                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                   |                                                                                                                                                            |                7 |             12 |         1.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                   |                                                                                                                                                            |                6 |             12 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                   |                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                   |                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                   |                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                   |                                                                                                                                                            |                6 |             12 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                   |                                                                                                                                                            |                6 |             12 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                   |                                                                                                                                                            |                7 |             12 |         1.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_from_e_is_load_V_fu_738_reg[0][0]                                                       |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_5[0]                                                             |                                                                                                                                                            |                2 |             13 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_5[0]                                                             |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_from_e_is_load_V_fu_738_reg[0][0]                                                       |                                                                                                                                                            |                2 |             13 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                            |                6 |             13 |         2.17 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_2[0]                                                         |                                                                                                                                                            |                2 |             13 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0][0]                                                               |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                            |                5 |             13 |         2.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_3[0]                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]                                                         |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_2[0]                                                         |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0][0]                                                               |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_3[0]                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_5[0]                                                             |                                                                                                                                                            |                2 |             13 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_from_e_is_load_V_fu_738_reg[0][0]                                                       |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_2[0]                                                         |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_3[0]                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_5[0]                                                             |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0][0]                                                               |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_3[0]                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0][0]                                                               |                                                                                                                                                            |                2 |             13 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_3[0]                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0][0]                                                               |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_5[0]                                                             |                                                                                                                                                            |                2 |             13 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_5[0]                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_from_e_is_load_V_fu_738_reg[0][0]                                                       |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_5[0]                                                             |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_3[0]                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0][0]                                                               |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]                                                         |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_2[0]                                                         |                                                                                                                                                            |                2 |             13 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_2[0]                                                         |                                                                                                                                                            |                2 |             13 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_from_e_is_load_V_fu_738_reg[0][0]                                                       |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]                                                         |                                                                                                                                                            |                6 |             13 |         2.17 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]                                                         |                                                                                                                                                            |                5 |             13 |         2.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_5[0]                                                             |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_2[0]                                                         |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]                                                         |                                                                                                                                                            |                5 |             13 |         2.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_from_e_is_load_V_fu_738_reg[0][0]                                                       |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]                                                         |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_2[0]                                                         |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_2[0]                                                         |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0][0]                                                               |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_3[0]                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]                                                         |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]                                                         |                                                                                                                                                            |                2 |             13 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_3[0]                                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0][0]                                                               |                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                            |                5 |             13 |         2.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_from_e_is_load_V_fu_738_reg[0][0]                                                       |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_from_e_is_load_V_fu_738_reg[0][0]                                                       |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                2 |             14 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                            |                2 |             14 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                     | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                |                6 |             14 |         2.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]                                                       |                3 |             16 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]                                                       |                3 |             16 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]                                                       |                4 |             16 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_0                                                     |                3 |             16 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]                                                       |                4 |             16 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]                                                       |                5 |             16 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_0                                                     |                5 |             16 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_0                                                     |                4 |             16 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                            |                5 |             16 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_0                                                     |                3 |             16 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]                                                       |                4 |             16 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_0                                                     |                4 |             16 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                            |                5 |             16 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]                                                       |                5 |             16 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                            |                5 |             16 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_0                                                     |                4 |             16 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]                                                       |                3 |             16 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_0                                                     |                4 |             16 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192740                                                                     | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18898_reg[1]_0                                                     |                5 |             16 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                    |                                                                                                                                                            |                6 |             18 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                    |                                                                                                                                                            |                4 |             18 |         4.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                    |                                                                                                                                                            |                3 |             18 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                    |                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                    |                                                                                                                                                            |                8 |             18 |         2.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                    |                                                                                                                                                            |                7 |             18 |         2.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                    |                                                                                                                                                            |                4 |             18 |         4.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0][0]                                                    |                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                        |                8 |             18 |         2.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                            |                8 |             21 |         2.62 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_condition_1250                                                                        |                                                                                                                                                            |                8 |             23 |         2.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_condition_1250                                                                        |                                                                                                                                                            |               14 |             23 |         1.64 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_condition_1250                                                                        |                                                                                                                                                            |                8 |             23 |         2.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_condition_1250                                                                        |                                                                                                                                                            |               12 |             23 |         1.92 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_condition_1250                                                                        |                                                                                                                                                            |               10 |             23 |         2.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_condition_1250                                                                        |                                                                                                                                                            |               11 |             23 |         2.09 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_condition_1250                                                                        |                                                                                                                                                            |                8 |             23 |         2.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_condition_1250                                                                        |                                                                                                                                                            |                7 |             23 |         3.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                            |                7 |             24 |         3.43 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                |                7 |             24 |         3.43 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]                                              | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |                9 |             29 |         3.22 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]                                              | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |                9 |             29 |         3.22 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]                                              | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               14 |             29 |         2.07 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]                                              | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               10 |             29 |         2.90 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]                                              | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |                9 |             29 |         3.22 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]                                              | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               11 |             29 |         2.64 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]                                              | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               11 |             29 |         2.64 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]                                              | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               15 |             29 |         1.93 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_10[0]                                        | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_12[0]                                        | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_11[0]                                        | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_1[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               18 |             32 |         1.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1][0]                                           | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               17 |             32 |         1.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3][0]                                           | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_4[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_10[0]                                        | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3][0]                                           | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1][0]                                           | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_1[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_11[0]                                        | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_12[0]                                        | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_13[0]                                        | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_14[0]                                        | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_2[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_3[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_4[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_5[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_6[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |                6 |             32 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_7[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               18 |             32 |         1.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_8[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_9[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               17 |             32 |         1.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_1[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_0[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_2[0]                                                    |                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             32 |         6.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/and_ln41_1_reg_19139_reg[0]                                                               | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             32 |         6.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                          |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_2[0]                                                    |                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1]_1[0]                                                                     |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                      |                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_2[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_func3_V_reg_18874_pp0_iter3_reg_reg[0][0]                                         |                                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_0[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_1[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_6[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                          |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                6 |             32 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                6 |             32 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_5[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                      |                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_13[0]                                        | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_12[0]                                        | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_11[0]                                        | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_func3_V_reg_18874_pp0_iter3_reg_reg[0][0]                                         |                                                                                                                                                            |               19 |             32 |         1.68 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_1[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1][0]                                           | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3][0]                                           | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_10[0]                                        | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                          |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_2[0]                                                    |                                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1]_1[0]                                                                     |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_14[0]                                        | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_func3_V_reg_18874_pp0_iter3_reg_reg[0][0]                                         |                                                                                                                                                            |               19 |             32 |         1.68 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                6 |             32 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_0[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_1[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             32 |         6.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             32 |         6.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             32 |         6.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_6[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_5[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_4[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_1[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_0[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_2[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_3[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_4[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_5[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_6[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_1[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_0[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_3[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_9[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/and_ln41_1_reg_19139_reg[0]                                                               | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                      |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1]_1[0]                                                                     |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_2[0]                                                    |                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_8[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_7[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_6[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_5[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_4[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_3[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_2[0]                                         | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/and_ln41_1_reg_19139_reg[0]                                                               | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear                                                                                             |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_8[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_2[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_3[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_4[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_5[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_6[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               17 |             32 |         1.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_1[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_0[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_9[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_0[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                      |                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1]_1[0]                                                                     |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_2[0]                                                    |                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_7[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_6[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_5[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_4[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_3[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_2[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/and_ln41_1_reg_19139_reg[0]                                                               | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_func3_V_reg_18874_pp0_iter3_reg_reg[0][0]                                         |                                                                                                                                                            |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_14[0]                                        | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_12[0]                                        | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_2[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                          |                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_0[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_10[0]                                        | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_1[0]                                         | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3][0]                                           | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1][0]                                           | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_1[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_11[0]                                        | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_13[0]                                        | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_13[0]                                        | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_14[0]                                        | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_2[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_3[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_4[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_5[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_6[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_7[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_8[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_9[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_1[0]                                         | design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_1[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_2[0]                                                    |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                6 |             32 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_2[0]                                                    |                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1]_1[0]                                                                     |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                      |                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/and_ln41_1_reg_19139_reg[0]                                                               | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_func3_V_reg_18874_pp0_iter3_reg_reg[0][0]                                         |                                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_0[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1]_1[0]                                                                     |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_6[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_5[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_4[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_3[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_2[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_0[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_1[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_9[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0]_2[0]                                                    |                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_8[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_1[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_1[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_11[0]                                        | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_12[0]                                        | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_13[0]                                        | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_14[0]                                        | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               17 |             32 |         1.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_2[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_3[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               17 |             32 |         1.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_4[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_5[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_6[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_7[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_8[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_9[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1]_1[0]                                                                     |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_0[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_2[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_3[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_4[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_5[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_6[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_1[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_0[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/and_ln41_1_reg_19139_reg[0]                                                               | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                      |                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_6[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_10[0]                                        | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3][0]                                           | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1][0]                                           | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_1[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_11[0]                                        | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               17 |             32 |         1.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_12[0]                                        | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_13[0]                                        | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_14[0]                                        | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_2[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_3[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_4[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_5[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_0[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_7[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_8[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_9[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_1[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_0[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_2[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_3[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_4[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_5[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_6[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                          |                                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                      |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_7[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               18 |             32 |         1.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_6[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_5[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_4[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_3[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_2[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_14[0]                                        | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_13[0]                                        | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               17 |             32 |         1.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_12[0]                                        | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_11[0]                                        | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_1[0]                                         | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1][0]                                           | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_3[0]                                         | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                6 |             32 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3][0]                                           | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_10[0]                                        | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                          |                                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             32 |         6.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_1[0]                                         | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_6[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_7[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_8[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_9[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_1[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3]_0[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/and_ln41_1_reg_19139_reg[0]                                                               | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1]_1[0]                                                                     |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1035_reg[0][0]                                                      |                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_2[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_func3_V_reg_18874_pp0_iter3_reg_reg[0][0]                                         |                                                                                                                                                            |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                            |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_0[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_1[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               18 |             32 |         1.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_11[0]                                        | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1][0]                                           | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3][0]                                           | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_12[0]                                        | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_10[0]                                        | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_13[0]                                        | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1][0]                                           | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               17 |             32 |         1.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                          |                                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_14[0]                                        | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_func3_V_reg_18874_pp0_iter3_reg_reg[0][0]                                         |                                                                                                                                                            |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      | design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_2[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_3[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_4[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_5[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                6 |             32 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                          |                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             32 |         6.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                6 |             32 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/and_ln41_1_reg_19139_reg[0]                                                               | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_3[0]                                         | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_0[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_5[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[1]_1[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_6[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             32 |         6.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[2]_10[0]                                        | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             32 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4]_4[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[3][0]                                           | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter1_reg_reg[4][0]                                           | design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19070_pp0_iter2_reg_reg[4]_1[0]                                         | design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             32 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_func3_V_reg_18874_pp0_iter3_reg_reg[0][0]                                         |                                                                                                                                                            |               17 |             32 |         1.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                8 |             33 |         4.12 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_14450                                                           | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_1445                                                   |               14 |             33 |         2.36 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_14450                                                           | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_1445                                                   |               13 |             33 |         2.54 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_14450                                                           | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_1445                                                   |               17 |             33 |         1.94 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                7 |             33 |         4.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_14450                                                           | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_1445                                                   |               11 |             33 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_14450                                                           | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_1445                                                   |               11 |             33 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_14450                                                           | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_1445                                                   |               16 |             33 |         2.06 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                            |               12 |             33 |         2.75 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                8 |             33 |         4.12 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |               10 |             33 |         3.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                            |               12 |             33 |         2.75 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                            |               12 |             33 |         2.75 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                            |               10 |             33 |         3.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                7 |             33 |         4.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                8 |             33 |         4.12 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |               12 |             33 |         2.75 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                            |               10 |             33 |         3.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_14450                                                           | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_1445                                                   |               12 |             33 |         2.75 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                            |               10 |             33 |         3.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                8 |             33 |         4.12 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                8 |             33 |         4.12 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                            |                7 |             33 |         4.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                            |               10 |             33 |         3.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_14450                                                           | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_1445                                                   |               11 |             33 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                            |               13 |             33 |         2.54 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                            |                8 |             34 |         4.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |               10 |             34 |         3.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                            |                8 |             35 |         4.38 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                             |                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                             |                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                             |                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                             |                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                             |                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                             |                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                             |                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                             |                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_1[0]                                                         |                                                                                                                                                            |               23 |             45 |         1.96 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_1[0]                                                         |                                                                                                                                                            |               18 |             45 |         2.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_1[0]                                                         |                                                                                                                                                            |               21 |             45 |         2.14 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_1[0]                                                         |                                                                                                                                                            |               17 |             45 |         2.65 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_1[0]                                                         |                                                                                                                                                            |               15 |             45 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_1[0]                                                         |                                                                                                                                                            |               15 |             45 |         3.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_1[0]                                                         |                                                                                                                                                            |               22 |             45 |         2.05 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_1[0]                                                         |                                                                                                                                                            |               12 |             45 |         3.75 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |               10 |             47 |         4.70 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                8 |             47 |         5.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             52 |         5.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             52 |         5.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             52 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               14 |             52 |         3.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             52 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                9 |             52 |         5.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             52 |         5.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |                8 |             52 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             52 |         5.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             52 |         5.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             52 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             52 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                9 |             52 |         5.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             52 |         7.43 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             52 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             52 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             52 |         7.43 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             52 |         5.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             52 |         5.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             52 |         6.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             53 |         5.89 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/d_i_func7_V_1_fu_6380                                                                    |                                                                                                                                                            |               16 |             53 |         3.31 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             53 |         6.62 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/d_i_func7_V_1_fu_6380                                                                    |                                                                                                                                                            |               17 |             53 |         3.12 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             53 |         5.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/d_i_func7_V_1_fu_6380                                                                    |                                                                                                                                                            |               15 |             53 |         3.53 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/d_i_func7_V_1_fu_6380                                                                    |                                                                                                                                                            |               16 |             53 |         3.31 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/d_i_func7_V_1_fu_6380                                                                    |                                                                                                                                                            |               15 |             53 |         3.53 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/d_i_func7_V_1_fu_6380                                                                    |                                                                                                                                                            |               19 |             53 |         2.79 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             53 |         6.62 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             53 |         5.89 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             53 |         5.89 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             53 |         5.89 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             53 |         5.89 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/d_i_func7_V_1_fu_6380                                                                    |                                                                                                                                                            |               19 |             53 |         2.79 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/d_i_func7_V_1_fu_6380                                                                    |                                                                                                                                                            |               20 |             53 |         2.65 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      |                                                                                                                                                            |               14 |             55 |         3.93 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      |                                                                                                                                                            |               13 |             55 |         4.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      |                                                                                                                                                            |               14 |             55 |         3.93 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      |                                                                                                                                                            |                9 |             55 |         6.11 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      |                                                                                                                                                            |               14 |             55 |         3.93 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      |                                                                                                                                                            |               11 |             55 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      |                                                                                                                                                            |               13 |             55 |         4.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      |                                                                                                                                                            |               11 |             55 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                |                                                                                                                                                            |               12 |             59 |         4.92 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                |                                                                                                                                                            |               12 |             59 |         4.92 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                |                                                                                                                                                            |               14 |             59 |         4.21 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                |                                                                                                                                                            |               11 |             59 |         5.36 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                |                                                                                                                                                            |               14 |             59 |         4.21 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                |                                                                                                                                                            |               12 |             59 |         4.92 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                |                                                                                                                                                            |               11 |             59 |         5.36 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_reg[0]_1                                                                |                                                                                                                                                            |               15 |             59 |         3.93 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0][0]                                             |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_store_V_reg_18870_pp0_iter2_reg_reg[0][0]                                      |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             62 |         6.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             62 |         6.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_store_V_reg_18870_pp0_iter2_reg_reg[0][0]                                      |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_store_V_reg_18870_pp0_iter2_reg_reg[0][0]                                      |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0][0]                                             |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0]_0[0]                                           |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             62 |         6.89 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0]_0[0]                                           |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0]_0[0]                                           |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0][0]                                             |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0]_0[0]                                           |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_store_V_reg_18870_pp0_iter2_reg_reg[0][0]                                      |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0]_0[0]                                           |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_store_V_reg_18870_pp0_iter2_reg_reg[0][0]                                      |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_store_V_reg_18870_pp0_iter2_reg_reg[0][0]                                      |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0][0]                                             |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0]_0[0]                                           |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_store_V_reg_18870_pp0_iter2_reg_reg[0][0]                                      |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0]_0[0]                                           |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0]_0[0]                                           |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             62 |         5.64 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             62 |         6.89 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             62 |         6.89 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             62 |         6.89 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0][0]                                             |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             62 |         6.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/e_to_m_is_store_V_reg_18870_pp0_iter2_reg_reg[0][0]                                      |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0][0]                                             |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0][0]                                             |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/is_local_V_reg_18894_pp0_iter2_reg_reg[0][0]                                             |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                           |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               12 |             63 |         5.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                           |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             63 |         5.73 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                           |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                           |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             63 |         5.73 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             63 |         5.73 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               14 |             63 |         4.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               12 |             63 |         5.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                           |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               16 |             63 |         3.94 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                           |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             63 |         5.73 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                           |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                           |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                            | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/ap_CS_fsm_state15                                                                                                          | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               23 |             64 |         2.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/E[0]                                                                                               |                                                                                                                                                            |               13 |             64 |         4.92 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             64 |         5.82 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                 |                                                                                                                                                            |               12 |             64 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                      |                                                                                                                                                            |               28 |             64 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                  |                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/tmp_valid_reg[0]                                                                          | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             64 |         5.82 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                  |                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                |               26 |             64 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/tmp_valid_reg[0]                                                                          | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               14 |             64 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/tmp_valid_reg[0]                                                                          | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               25 |             64 |         2.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                 |                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/ap_CS_fsm_state15                                                                                                          | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               16 |             64 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/E[0]                                                                                               |                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               13 |             64 |         4.92 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                      |                                                                                                                                                            |               25 |             64 |         2.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                 |                                                                                                                                                            |               12 |             64 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                      |                                                                                                                                                            |               22 |             64 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                  |                                                                                                                                                            |               16 |             64 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/E[0]                                                                                               |                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                  |                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                  |                                                                                                                                                            |               12 |             64 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                 |                                                                                                                                                            |               10 |             64 |         6.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/tmp_valid_reg[0]                                                                          | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               14 |             64 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                            |               21 |             64 |         3.05 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                            |               21 |             64 |         3.05 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                      |                                                                                                                                                            |               23 |             64 |         2.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/tmp_valid_reg[0]                                                                          | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               17 |             64 |         3.76 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                  |                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                      |                                                                                                                                                            |               26 |             64 |         2.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               18 |             64 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/tmp_valid_reg[0]                                                                          | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               12 |             64 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/ap_CS_fsm_state15                                                                                                          | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               19 |             64 |         3.37 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               15 |             64 |         4.27 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/E[0]                                                                                               |                                                                                                                                                            |               11 |             64 |         5.82 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/ap_CS_fsm_state15                                                                                                          | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             64 |         5.82 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/E[0]                                                                                               |                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               17 |             64 |         3.76 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                 |                                                                                                                                                            |               12 |             64 |         5.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/ap_CS_fsm_state15                                                                                                          | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               18 |             64 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/tmp_valid_reg[0]                                                                          | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               14 |             64 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                  |                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                            |               21 |             64 |         3.05 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               18 |             64 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/store_unit/E[0]                                                                                               |                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/ap_CS_fsm_state15                                                                                                          | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               15 |             64 |         4.27 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/ap_CS_fsm_state15                                                                                                          | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               18 |             64 |         3.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/E[0]                                                                                               |                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                      |                                                                                                                                                            |               32 |             64 |         2.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                      |                                                                                                                                                            |               24 |             64 |         2.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               17 |             64 |         3.76 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                 |                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                      |                                                                                                                                                            |               28 |             64 |         2.29 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                 |                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                            |               21 |             64 |         3.05 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               15 |             64 |         4.27 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/store_unit/E[0]                                                                                               |                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                            |               21 |             64 |         3.05 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/tmp_valid_reg[0]                                                                          | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               14 |             64 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/ap_CS_fsm_state15                                                                                                          | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               14 |             64 |         4.57 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                            |               22 |             64 |         2.91 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                  |                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                 |                                                                                                                                                            |               13 |             64 |         4.92 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                  |                                                                                                                                                            |               13 |             65 |         5.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                  |                                                                                                                                                            |               16 |             65 |         4.06 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                  |                                                                                                                                                            |               16 |             65 |         4.06 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                  |                                                                                                                                                            |               16 |             65 |         4.06 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                  |                                                                                                                                                            |               17 |             65 |         3.82 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                  |                                                                                                                                                            |               19 |             65 |         3.42 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                  |                                                                                                                                                            |               16 |             65 |         4.06 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1060_reg[0]_0[0]                                                  |                                                                                                                                                            |               16 |             65 |         4.06 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                            |               17 |             66 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_phi_reg_pp0_iter0_d_i_func3_V_reg_17010                                                |                                                                                                                                                            |               20 |             66 |         3.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_phi_reg_pp0_iter0_d_i_func3_V_reg_17010                                                |                                                                                                                                                            |               19 |             66 |         3.47 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_phi_reg_pp0_iter0_d_i_func3_V_reg_17010                                                |                                                                                                                                                            |               16 |             66 |         4.12 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             66 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                            |               14 |             66 |         4.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                            |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                            |               19 |             66 |         3.47 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                            |               12 |             66 |         5.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                            |               20 |             66 |         3.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                            |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             66 |         6.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             66 |         6.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                            |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               12 |             66 |         5.50 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                            |               18 |             66 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                            |               20 |             66 |         3.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_phi_reg_pp0_iter0_d_i_func3_V_reg_17010                                                |                                                                                                                                                            |               20 |             66 |         3.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                            |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                            |               15 |             66 |         4.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             66 |         6.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_phi_reg_pp0_iter0_d_i_func3_V_reg_17010                                                |                                                                                                                                                            |               18 |             66 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                            |               18 |             66 |         3.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                            |               11 |             66 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                            |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                            |               14 |             66 |         4.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                            |               15 |             66 |         4.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                            |               14 |             66 |         4.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_phi_reg_pp0_iter0_d_i_func3_V_reg_17010                                                |                                                                                                                                                            |               19 |             66 |         3.47 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_phi_reg_pp0_iter0_d_i_func3_V_reg_17010                                                |                                                                                                                                                            |               15 |             66 |         4.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               14 |             66 |         4.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                            |               19 |             66 |         3.47 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                            |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             66 |         6.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                            |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_phi_reg_pp0_iter0_d_i_func3_V_reg_17010                                                |                                                                                                                                                            |               17 |             66 |         3.88 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             66 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                            |               14 |             66 |         4.71 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                            |               19 |             66 |         3.47 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                            |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             66 |         7.33 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                      |                                                                                                                                                            |               18 |             67 |         3.72 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                      |                                                                                                                                                            |               18 |             67 |         3.72 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                      |                                                                                                                                                            |               14 |             67 |         4.79 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                      |                                                                                                                                                            |               15 |             67 |         4.47 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                      |                                                                                                                                                            |               20 |             67 |         3.35 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                      |                                                                                                                                                            |               16 |             67 |         4.19 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                      |                                                                                                                                                            |               15 |             67 |         4.47 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                      |                                                                                                                                                            |               16 |             67 |         4.19 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               11 |             68 |         6.18 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               15 |             68 |         4.53 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               13 |             68 |         5.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               16 |             68 |         4.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               12 |             68 |         5.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               21 |             68 |         3.24 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               13 |             68 |         5.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                            |               13 |             68 |         5.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                            |               18 |             68 |         3.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               13 |             68 |         5.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               13 |             68 |         5.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               16 |             68 |         4.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               13 |             68 |         5.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                            |               13 |             68 |         5.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               15 |             68 |         4.53 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               23 |             68 |         2.96 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               16 |             68 |         4.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               16 |             68 |         4.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               15 |             68 |         4.53 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                            |               15 |             68 |         4.53 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                            |               12 |             68 |         5.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                            |               13 |             68 |         5.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               17 |             68 |         4.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               20 |             68 |         3.40 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               15 |             68 |         4.53 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                            |               11 |             68 |         6.18 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                            |               12 |             68 |         5.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               14 |             68 |         4.86 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               13 |             68 |         5.23 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               16 |             68 |         4.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               18 |             68 |         3.78 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               11 |             68 |         6.18 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               44 |            104 |         2.36 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               36 |            104 |         2.89 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               44 |            104 |         2.36 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               35 |            104 |         2.97 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               40 |            104 |         2.60 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               35 |            104 |         2.97 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               35 |            104 |         2.97 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               35 |            104 |         2.97 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               24 |            126 |         5.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               32 |            126 |         3.94 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               23 |            126 |         5.48 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               23 |            126 |         5.48 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               21 |            126 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               24 |            126 |         5.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               31 |            126 |         4.06 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               24 |            126 |         5.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               23 |            126 |         5.48 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               19 |            126 |         6.63 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               21 |            126 |         6.00 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               20 |            126 |         6.30 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               23 |            126 |         5.48 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               27 |            126 |         4.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               22 |            126 |         5.73 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               27 |            126 |         4.67 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  |                                                                                                                                                            |               46 |            156 |         3.39 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  |                                                                                                                                                            |               55 |            156 |         2.84 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  |                                                                                                                                                            |               48 |            156 |         3.25 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  |                                                                                                                                                            |               51 |            156 |         3.06 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  |                                                                                                                                                            |               45 |            156 |         3.47 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  |                                                                                                                                                            |               47 |            156 |         3.32 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  |                                                                                                                                                            |               61 |            156 |         2.56 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg                                                                  |                                                                                                                                                            |               57 |            156 |         2.74 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/p_866_in                                                                                  |                                                                                                                                                            |               85 |            379 |         4.46 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/p_866_in                                                                                  |                                                                                                                                                            |               74 |            379 |         5.12 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/p_866_in                                                                                  |                                                                                                                                                            |               82 |            379 |         4.62 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/p_866_in                                                                                  |                                                                                                                                                            |               80 |            379 |         4.74 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/p_866_in                                                                                  |                                                                                                                                                            |               93 |            379 |         4.08 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/p_866_in                                                                                  |                                                                                                                                                            |               89 |            379 |         4.26 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/p_866_in                                                                                  |                                                                                                                                                            |               74 |            379 |         5.12 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/p_866_in                                                                                  |                                                                                                                                                            |               78 |            379 |         4.86 |
|  design_1_8c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                            |              516 |           1449 |         2.81 |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


