(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-11-17T12:00:29Z")
 (DESIGN "Spi_Slave")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Spi_Slave")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_Slave\:RxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ISR_SPI.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_Slave\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT MISO_1\(0\).pad_out MISO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:RxStsReg\\.interrupt ISR_SPI.interrupt (8.908:8.908:8.908))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:RxStsReg\\.interrupt \\SPI_Slave\:RxInternalInterrupt\\.interrupt (8.935:8.935:8.935))
    (INTERCONNECT MOSI_1\(0\).fb \\SPI_Slave\:BSPIS\:mosi_tmp\\.main_0 (5.923:5.923:5.923))
    (INTERCONNECT MOSI_1\(0\).fb \\SPI_Slave\:BSPIS\:mosi_to_dp\\.main_0 (5.942:5.942:5.942))
    (INTERCONNECT SCLK_1\(0\).fb \\SPI_Slave\:BSPIS\:BitCounter\\.clock (4.708:4.708:4.708))
    (INTERCONNECT SCLK_1\(0\).fb \\SPI_Slave\:BSPIS\:mosi_tmp\\.clock_0 (4.708:4.708:4.708))
    (INTERCONNECT SCLK_1\(0\).fb \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.clock (5.636:5.636:5.636))
    (INTERCONNECT SS_1\(0\).fb Net_20.main_0 (5.992:5.992:5.992))
    (INTERCONNECT SS_1\(0\).fb \\SPI_Slave\:BSPIS\:BitCounter\\.reset (5.085:5.085:5.085))
    (INTERCONNECT SS_1\(0\).fb \\SPI_Slave\:BSPIS\:inv_ss\\.main_0 (5.997:5.997:5.997))
    (INTERCONNECT Net_20.q MISO_1\(0\).pin_input (5.920:5.920:5.920))
    (INTERCONNECT Net_22.q Tx_1\(0\).pin_input (6.759:6.759:6.759))
    (INTERCONNECT Rx_1\(0\).fb \\UART_Slave\:BUART\:pollcount_0\\.main_2 (8.662:8.662:8.662))
    (INTERCONNECT Rx_1\(0\).fb \\UART_Slave\:BUART\:pollcount_1\\.main_3 (6.019:6.019:6.019))
    (INTERCONNECT Rx_1\(0\).fb \\UART_Slave\:BUART\:rx_last\\.main_0 (6.019:6.019:6.019))
    (INTERCONNECT Rx_1\(0\).fb \\UART_Slave\:BUART\:rx_postpoll\\.main_1 (7.338:7.338:7.338))
    (INTERCONNECT Rx_1\(0\).fb \\UART_Slave\:BUART\:rx_state_0\\.main_9 (6.813:6.813:6.813))
    (INTERCONNECT Rx_1\(0\).fb \\UART_Slave\:BUART\:rx_state_2\\.main_8 (7.339:7.339:7.339))
    (INTERCONNECT Rx_1\(0\).fb \\UART_Slave\:BUART\:rx_status_3\\.main_6 (6.813:6.813:6.813))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:byte_complete\\.q \\SPI_Slave\:BSPIS\:TxStsReg\\.status_6 (2.312:2.312:2.312))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_0 \\SPI_Slave\:BSPIS\:dpcounter_one\\.main_3 (3.179:3.179:3.179))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_0 \\SPI_Slave\:BSPIS\:mosi_buf_overrun\\.main_4 (3.179:3.179:3.179))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_0 \\SPI_Slave\:BSPIS\:mosi_to_dp\\.main_4 (2.309:2.309:2.309))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_0 \\SPI_Slave\:BSPIS\:tx_load\\.main_3 (3.179:3.179:3.179))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_1 \\SPI_Slave\:BSPIS\:dpcounter_one\\.main_2 (3.182:3.182:3.182))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_1 \\SPI_Slave\:BSPIS\:mosi_buf_overrun\\.main_3 (3.182:3.182:3.182))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_1 \\SPI_Slave\:BSPIS\:mosi_to_dp\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_1 \\SPI_Slave\:BSPIS\:tx_load\\.main_2 (3.182:3.182:3.182))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_2 \\SPI_Slave\:BSPIS\:dpcounter_one\\.main_1 (3.385:3.385:3.385))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_2 \\SPI_Slave\:BSPIS\:mosi_buf_overrun\\.main_2 (3.385:3.385:3.385))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_2 \\SPI_Slave\:BSPIS\:mosi_to_dp\\.main_2 (2.639:2.639:2.639))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_2 \\SPI_Slave\:BSPIS\:tx_load\\.main_1 (3.385:3.385:3.385))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_3 \\SPI_Slave\:BSPIS\:dpcounter_one\\.main_0 (4.088:4.088:4.088))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_3 \\SPI_Slave\:BSPIS\:mosi_buf_overrun\\.main_1 (4.088:4.088:4.088))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_3 \\SPI_Slave\:BSPIS\:mosi_to_dp\\.main_1 (4.198:4.198:4.198))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:BitCounter\\.count_3 \\SPI_Slave\:BSPIS\:tx_load\\.main_0 (4.088:4.088:4.088))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPI_Slave\:BSPIS\:sync_2\\.in (5.260:5.260:5.260))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPI_Slave\:BSPIS\:mosi_buf_overrun\\.main_0 (2.643:2.643:2.643))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPI_Slave\:BSPIS\:sync_4\\.in (5.749:5.749:5.749))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sync_4\\.out \\SPI_Slave\:BSPIS\:RxStsReg\\.status_6 (4.226:4.226:4.226))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPI_Slave\:BSPIS\:RxStsReg\\.status_3 (5.837:5.837:5.837))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPI_Slave\:BSPIS\:rx_status_4\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:dpcounter_one\\.q \\SPI_Slave\:BSPIS\:sync_1\\.in (2.930:2.930:2.930))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sync_1\\.out \\SPI_Slave\:BSPIS\:byte_complete\\.main_0 (3.671:3.671:3.671))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sync_1\\.out \\SPI_Slave\:BSPIS\:dpcounter_one_reg\\.main_0 (3.671:3.671:3.671))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sync_1\\.out \\SPI_Slave\:BSPIS\:tx_status_0\\.main_0 (3.671:3.671:3.671))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:dpcounter_one_reg\\.q \\SPI_Slave\:BSPIS\:byte_complete\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:dpcounter_one_reg\\.q \\SPI_Slave\:BSPIS\:tx_status_0\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:inv_ss\\.q \\SPI_Slave\:BSPIS\:BitCounter\\.enable (3.398:3.398:3.398))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:inv_ss\\.q \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.cs_addr_2 (2.652:2.652:2.652))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.so_comb Net_20.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sync_2\\.out \\SPI_Slave\:BSPIS\:TxStsReg\\.status_2 (6.693:6.693:6.693))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sync_2\\.out \\SPI_Slave\:BSPIS\:tx_status_0\\.main_2 (5.040:5.040:5.040))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:mosi_buf_overrun\\.q \\SPI_Slave\:BSPIS\:sync_3\\.in (2.932:2.932:2.932))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:mosi_buf_overrun_fin\\.q \\SPI_Slave\:BSPIS\:rx_buf_overrun\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sync_3\\.out \\SPI_Slave\:BSPIS\:mosi_buf_overrun_fin\\.main_0 (2.814:2.814:2.814))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sync_3\\.out \\SPI_Slave\:BSPIS\:rx_buf_overrun\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:mosi_tmp\\.q \\SPI_Slave\:BSPIS\:mosi_to_dp\\.main_5 (2.284:2.284:2.284))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:mosi_to_dp\\.q \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.route_si (2.910:2.910:2.910))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:rx_buf_overrun\\.q \\SPI_Slave\:BSPIS\:RxStsReg\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:rx_status_4\\.q \\SPI_Slave\:BSPIS\:RxStsReg\\.status_4 (5.256:5.256:5.256))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:tx_load\\.q \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.cs_addr_0 (2.316:2.316:2.316))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:tx_load\\.q \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.f1_load (2.316:2.316:2.316))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:tx_status_0\\.q \\SPI_Slave\:BSPIS\:TxStsReg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\SPI_Slave\:BSPIS\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SPI_Slave\:BSPIS\:TxStsReg\\.status_1 (2.906:2.906:2.906))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI_Slave\:BSPIS\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI_Slave\:BSPIS\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI_Slave\:BSPIS\:dpcounter_one_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI_Slave\:BSPIS\:mosi_buf_overrun_fin\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI_Slave\:BSPIS\:sync_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI_Slave\:BSPIS\:sync_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI_Slave\:BSPIS\:sync_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI_Slave\:BSPIS\:sync_4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART_Slave\:BUART\:counter_load_not\\.q \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.320:2.320:2.320))
    (INTERCONNECT \\UART_Slave\:BUART\:pollcount_0\\.q \\UART_Slave\:BUART\:pollcount_0\\.main_3 (2.626:2.626:2.626))
    (INTERCONNECT \\UART_Slave\:BUART\:pollcount_0\\.q \\UART_Slave\:BUART\:pollcount_1\\.main_4 (4.632:4.632:4.632))
    (INTERCONNECT \\UART_Slave\:BUART\:pollcount_0\\.q \\UART_Slave\:BUART\:rx_postpoll\\.main_2 (4.024:4.024:4.024))
    (INTERCONNECT \\UART_Slave\:BUART\:pollcount_0\\.q \\UART_Slave\:BUART\:rx_state_0\\.main_10 (5.324:5.324:5.324))
    (INTERCONNECT \\UART_Slave\:BUART\:pollcount_0\\.q \\UART_Slave\:BUART\:rx_status_3\\.main_7 (5.324:5.324:5.324))
    (INTERCONNECT \\UART_Slave\:BUART\:pollcount_1\\.q \\UART_Slave\:BUART\:pollcount_1\\.main_2 (2.975:2.975:2.975))
    (INTERCONNECT \\UART_Slave\:BUART\:pollcount_1\\.q \\UART_Slave\:BUART\:rx_postpoll\\.main_0 (3.757:3.757:3.757))
    (INTERCONNECT \\UART_Slave\:BUART\:pollcount_1\\.q \\UART_Slave\:BUART\:rx_state_0\\.main_8 (2.987:2.987:2.987))
    (INTERCONNECT \\UART_Slave\:BUART\:pollcount_1\\.q \\UART_Slave\:BUART\:rx_status_3\\.main_5 (2.987:2.987:2.987))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_bitclk_enable\\.q \\UART_Slave\:BUART\:rx_load_fifo\\.main_2 (5.876:5.876:5.876))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_bitclk_enable\\.q \\UART_Slave\:BUART\:rx_state_0\\.main_2 (5.887:5.887:5.887))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_bitclk_enable\\.q \\UART_Slave\:BUART\:rx_state_2\\.main_2 (5.876:5.876:5.876))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_bitclk_enable\\.q \\UART_Slave\:BUART\:rx_state_3\\.main_2 (5.876:5.876:5.876))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_bitclk_enable\\.q \\UART_Slave\:BUART\:rx_status_3\\.main_2 (5.887:5.887:5.887))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_bitclk_enable\\.q \\UART_Slave\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_Slave\:BUART\:rx_bitclk_enable\\.main_2 (2.838:2.838:2.838))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_Slave\:BUART\:pollcount_0\\.main_1 (4.184:4.184:4.184))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_Slave\:BUART\:pollcount_1\\.main_1 (2.556:2.556:2.556))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_Slave\:BUART\:rx_bitclk_enable\\.main_1 (3.277:3.277:3.277))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_Slave\:BUART\:pollcount_0\\.main_0 (4.062:4.062:4.062))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_Slave\:BUART\:pollcount_1\\.main_0 (2.268:2.268:2.268))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_Slave\:BUART\:rx_bitclk_enable\\.main_0 (3.149:3.149:3.149))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_Slave\:BUART\:rx_load_fifo\\.main_7 (2.574:2.574:2.574))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_Slave\:BUART\:rx_state_0\\.main_7 (2.581:2.581:2.581))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_Slave\:BUART\:rx_state_2\\.main_7 (2.574:2.574:2.574))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_Slave\:BUART\:rx_state_3\\.main_7 (2.574:2.574:2.574))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_Slave\:BUART\:rx_load_fifo\\.main_6 (2.701:2.701:2.701))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_Slave\:BUART\:rx_state_0\\.main_6 (2.715:2.715:2.715))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_Slave\:BUART\:rx_state_2\\.main_6 (2.701:2.701:2.701))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_Slave\:BUART\:rx_state_3\\.main_6 (2.701:2.701:2.701))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_Slave\:BUART\:rx_load_fifo\\.main_5 (2.692:2.692:2.692))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_Slave\:BUART\:rx_state_0\\.main_5 (2.697:2.697:2.697))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_Slave\:BUART\:rx_state_2\\.main_5 (2.692:2.692:2.692))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_Slave\:BUART\:rx_state_3\\.main_5 (2.692:2.692:2.692))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_counter_load\\.q \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.load (2.251:2.251:2.251))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_Slave\:BUART\:rx_status_4\\.main_1 (2.904:2.904:2.904))
    (INTERCONNECT \\UART_Slave\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_Slave\:BUART\:rx_status_5\\.main_0 (2.900:2.900:2.900))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_last\\.q \\UART_Slave\:BUART\:rx_state_2\\.main_9 (2.254:2.254:2.254))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_load_fifo\\.q \\UART_Slave\:BUART\:rx_status_4\\.main_0 (3.782:3.782:3.782))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_load_fifo\\.q \\UART_Slave\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.866:2.866:2.866))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_postpoll\\.q \\UART_Slave\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.292:2.292:2.292))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_0\\.q \\UART_Slave\:BUART\:rx_counter_load\\.main_1 (3.314:3.314:3.314))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_0\\.q \\UART_Slave\:BUART\:rx_load_fifo\\.main_1 (3.063:3.063:3.063))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_0\\.q \\UART_Slave\:BUART\:rx_state_0\\.main_1 (3.314:3.314:3.314))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_0\\.q \\UART_Slave\:BUART\:rx_state_2\\.main_1 (3.063:3.063:3.063))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_0\\.q \\UART_Slave\:BUART\:rx_state_3\\.main_1 (3.063:3.063:3.063))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_0\\.q \\UART_Slave\:BUART\:rx_state_stop1_reg\\.main_1 (4.723:4.723:4.723))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_0\\.q \\UART_Slave\:BUART\:rx_status_3\\.main_1 (3.314:3.314:3.314))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_0\\.q \\UART_Slave\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.626:4.626:4.626))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_2\\.q \\UART_Slave\:BUART\:rx_counter_load\\.main_3 (2.711:2.711:2.711))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_2\\.q \\UART_Slave\:BUART\:rx_load_fifo\\.main_4 (2.699:2.699:2.699))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_2\\.q \\UART_Slave\:BUART\:rx_state_0\\.main_4 (2.711:2.711:2.711))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_2\\.q \\UART_Slave\:BUART\:rx_state_2\\.main_4 (2.699:2.699:2.699))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_2\\.q \\UART_Slave\:BUART\:rx_state_3\\.main_4 (2.699:2.699:2.699))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_2\\.q \\UART_Slave\:BUART\:rx_state_stop1_reg\\.main_3 (4.362:4.362:4.362))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_2\\.q \\UART_Slave\:BUART\:rx_status_3\\.main_4 (2.711:2.711:2.711))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_3\\.q \\UART_Slave\:BUART\:rx_counter_load\\.main_2 (2.971:2.971:2.971))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_3\\.q \\UART_Slave\:BUART\:rx_load_fifo\\.main_3 (2.964:2.964:2.964))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_3\\.q \\UART_Slave\:BUART\:rx_state_0\\.main_3 (2.971:2.971:2.971))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_3\\.q \\UART_Slave\:BUART\:rx_state_2\\.main_3 (2.964:2.964:2.964))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_3\\.q \\UART_Slave\:BUART\:rx_state_3\\.main_3 (2.964:2.964:2.964))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_3\\.q \\UART_Slave\:BUART\:rx_state_stop1_reg\\.main_2 (4.495:4.495:4.495))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_3\\.q \\UART_Slave\:BUART\:rx_status_3\\.main_3 (2.971:2.971:2.971))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_state_stop1_reg\\.q \\UART_Slave\:BUART\:rx_status_5\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_status_3\\.q \\UART_Slave\:BUART\:sRX\:RxSts\\.status_3 (3.628:3.628:3.628))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_status_4\\.q \\UART_Slave\:BUART\:sRX\:RxSts\\.status_4 (4.182:4.182:4.182))
    (INTERCONNECT \\UART_Slave\:BUART\:rx_status_5\\.q \\UART_Slave\:BUART\:sRX\:RxSts\\.status_5 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_bitclk\\.q \\UART_Slave\:BUART\:tx_state_0\\.main_5 (3.291:3.291:3.291))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_bitclk\\.q \\UART_Slave\:BUART\:tx_state_1\\.main_5 (3.282:3.282:3.282))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_bitclk\\.q \\UART_Slave\:BUART\:tx_state_2\\.main_5 (4.916:4.916:4.916))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_bitclk\\.q \\UART_Slave\:BUART\:txn\\.main_6 (3.253:3.253:3.253))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Slave\:BUART\:counter_load_not\\.main_2 (3.520:3.520:3.520))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (7.302:7.302:7.302))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Slave\:BUART\:tx_bitclk\\.main_2 (3.495:3.495:3.495))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Slave\:BUART\:tx_state_0\\.main_2 (3.495:3.495:3.495))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Slave\:BUART\:tx_state_1\\.main_2 (3.520:3.520:3.520))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Slave\:BUART\:tx_state_2\\.main_2 (7.389:7.389:7.389))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_Slave\:BUART\:tx_status_0\\.main_2 (3.520:3.520:3.520))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_Slave\:BUART\:tx_state_1\\.main_4 (2.821:2.821:2.821))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_Slave\:BUART\:tx_state_2\\.main_4 (4.497:4.497:4.497))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_Slave\:BUART\:txn\\.main_5 (2.817:2.817:2.817))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_ctrl_mark_last\\.q \\UART_Slave\:BUART\:rx_counter_load\\.main_0 (2.804:2.804:2.804))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_ctrl_mark_last\\.q \\UART_Slave\:BUART\:rx_load_fifo\\.main_0 (2.805:2.805:2.805))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_ctrl_mark_last\\.q \\UART_Slave\:BUART\:rx_state_0\\.main_0 (2.804:2.804:2.804))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_ctrl_mark_last\\.q \\UART_Slave\:BUART\:rx_state_2\\.main_0 (2.805:2.805:2.805))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_ctrl_mark_last\\.q \\UART_Slave\:BUART\:rx_state_3\\.main_0 (2.805:2.805:2.805))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_ctrl_mark_last\\.q \\UART_Slave\:BUART\:rx_state_stop1_reg\\.main_0 (4.384:4.384:4.384))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_ctrl_mark_last\\.q \\UART_Slave\:BUART\:rx_status_3\\.main_0 (2.804:2.804:2.804))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_ctrl_mark_last\\.q \\UART_Slave\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (3.468:3.468:3.468))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_Slave\:BUART\:sTX\:TxSts\\.status_1 (5.069:5.069:5.069))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_Slave\:BUART\:tx_state_0\\.main_3 (5.158:5.158:5.158))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_Slave\:BUART\:tx_status_0\\.main_3 (5.141:5.141:5.141))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_Slave\:BUART\:sTX\:TxSts\\.status_3 (6.140:6.140:6.140))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_Slave\:BUART\:tx_status_2\\.main_0 (4.710:4.710:4.710))
    (INTERCONNECT \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_Slave\:BUART\:txn\\.main_3 (4.341:4.341:4.341))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_0\\.q \\UART_Slave\:BUART\:counter_load_not\\.main_1 (2.901:2.901:2.901))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_0\\.q \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.444:5.444:5.444))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_0\\.q \\UART_Slave\:BUART\:tx_bitclk\\.main_1 (2.905:2.905:2.905))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_0\\.q \\UART_Slave\:BUART\:tx_state_0\\.main_1 (2.905:2.905:2.905))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_0\\.q \\UART_Slave\:BUART\:tx_state_1\\.main_1 (2.901:2.901:2.901))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_0\\.q \\UART_Slave\:BUART\:tx_state_2\\.main_1 (4.572:4.572:4.572))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_0\\.q \\UART_Slave\:BUART\:tx_status_0\\.main_1 (2.901:2.901:2.901))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_0\\.q \\UART_Slave\:BUART\:txn\\.main_2 (2.904:2.904:2.904))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_1\\.q \\UART_Slave\:BUART\:counter_load_not\\.main_0 (3.062:3.062:3.062))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_1\\.q \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.487:5.487:5.487))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_1\\.q \\UART_Slave\:BUART\:tx_bitclk\\.main_0 (3.069:3.069:3.069))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_1\\.q \\UART_Slave\:BUART\:tx_state_0\\.main_0 (3.069:3.069:3.069))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_1\\.q \\UART_Slave\:BUART\:tx_state_1\\.main_0 (3.062:3.062:3.062))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_1\\.q \\UART_Slave\:BUART\:tx_state_2\\.main_0 (4.614:4.614:4.614))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_1\\.q \\UART_Slave\:BUART\:tx_status_0\\.main_0 (3.062:3.062:3.062))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_1\\.q \\UART_Slave\:BUART\:txn\\.main_1 (2.951:2.951:2.951))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_2\\.q \\UART_Slave\:BUART\:counter_load_not\\.main_3 (4.257:4.257:4.257))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_2\\.q \\UART_Slave\:BUART\:tx_bitclk\\.main_3 (4.286:4.286:4.286))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_2\\.q \\UART_Slave\:BUART\:tx_state_0\\.main_4 (4.286:4.286:4.286))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_2\\.q \\UART_Slave\:BUART\:tx_state_1\\.main_3 (4.257:4.257:4.257))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_2\\.q \\UART_Slave\:BUART\:tx_state_2\\.main_3 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_2\\.q \\UART_Slave\:BUART\:tx_status_0\\.main_4 (4.257:4.257:4.257))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_state_2\\.q \\UART_Slave\:BUART\:txn\\.main_4 (4.289:4.289:4.289))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_status_0\\.q \\UART_Slave\:BUART\:sTX\:TxSts\\.status_0 (2.902:2.902:2.902))
    (INTERCONNECT \\UART_Slave\:BUART\:tx_status_2\\.q \\UART_Slave\:BUART\:sTX\:TxSts\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_Slave\:BUART\:txn\\.q Net_22.main_0 (2.582:2.582:2.582))
    (INTERCONNECT \\UART_Slave\:BUART\:txn\\.q \\UART_Slave\:BUART\:txn\\.main_0 (2.578:2.578:2.578))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_Slave\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT MOSI_1\(0\)_PAD MOSI_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCLK_1\(0\)_PAD SCLK_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MISO_1\(0\).pad_out MISO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MISO_1\(0\)_PAD MISO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_1\(0\)_PAD SS_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
