Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: Overall_A.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Overall_A.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Overall_A"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Use New Parser                     : yes
Top Module Name                    : Overall_A
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Xilinx\LogicDesignProject\ALUsub.vhd" into library work
Parsing entity <ALUsub>.
Parsing architecture <Behavioral> of entity <alusub>.
Parsing VHDL file "E:\Xilinx\LogicDesignProject\Rgstr.vhd" into library work
Parsing entity <Rgstr>.
Parsing architecture <Behavioral> of entity <rgstr>.
Parsing VHDL file "E:\Xilinx\LogicDesignProject\Decoder_A.vhd" into library work
Parsing entity <Decoder_A>.
Parsing architecture <Behavioral> of entity <decoder_a>.
Parsing VHDL file "E:\Xilinx\LogicDesignProject\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "E:\Xilinx\LogicDesignProject\Overall_A.vhd" into library work
Parsing entity <Overall_A>.
Parsing architecture <Behavioral> of entity <overall_a>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Overall_A> (architecture <Behavioral>) from library <work>.

Elaborating entity <Rgstr> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder_A> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALUsub> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\Xilinx\LogicDesignProject\ALUsub.vhd" Line 69. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Overall_A>.
    Related source file is "E:\Xilinx\LogicDesignProject\Overall_A.vhd".
    Found 3-bit register for signal <count>.
    Found 3-bit adder for signal <count[2]_GND_5_o_add_1_OUT> created at line 85.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Overall_A> synthesized.

Synthesizing Unit <Rgstr>.
    Related source file is "E:\Xilinx\LogicDesignProject\Rgstr.vhd".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Rgstr> synthesized.

Synthesizing Unit <Decoder_A>.
    Related source file is "E:\Xilinx\LogicDesignProject\Decoder_A.vhd".
WARNING:Xst:647 - Input <count<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Decoder_A> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\Xilinx\LogicDesignProject\ALU.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <ALUsub>.
    Related source file is "E:\Xilinx\LogicDesignProject\ALUsub.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <s[2]_PWR_9_o_Mux_0_o> created at line 60.
    Summary:
	inferred   5 Multiplexer(s).
Unit <ALUsub> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 3
 3-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 42
 1-bit 2-to-1 multiplexer                              : 33
 1-bit 8-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Overall_A>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Overall_A> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 8
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Rgstr> ...

Optimizing unit <ALU> ...

Optimizing unit <Overall_A> ...

Optimizing unit <ALUsub> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Overall_A, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Overall_A.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 33
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 3
#      LUT4                        : 21
# FlipFlops/Latches                : 19
#      FD                          : 16
#      FDC                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 18
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                       18  out of   5888     0%  
 Number of Slice Flip Flops:              3  out of  11776     0%  
 Number of 4 input LUTs:                 33  out of  11776     0%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    372     7%  
    IOB Flip Flops:                      16
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.557ns (Maximum Frequency: 391.083MHz)
   Minimum input arrival time before clock: 1.521ns
   Maximum output required time after clock: 15.121ns
   Maximum combinational path delay: 15.476ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.557ns (frequency: 391.083MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.557ns (Levels of Logic = 1)
  Source:            count_2 (FF)
  Destination:       count_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_2 to count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.591   1.066  count_2 (count_2)
     LUT3:I2->O            1   0.648   0.000  Mcount_count_xor<2>11 (Mcount_count2)
     FDC:D                     0.252          count_2
    ----------------------------------------
    Total                      2.557ns (1.491ns logic, 1.066ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.521ns (Levels of Logic = 1)
  Source:            b<7> (PAD)
  Destination:       R2/Q_7 (FF)
  Destination Clock: clk rising

  Data Path: b<7> to R2/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.420  b_7_IBUF (b_7_IBUF)
     FD:D                      0.252          R2/Q_7
    ----------------------------------------
    Total                      1.521ns (1.101ns logic, 0.420ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 130 / 9
-------------------------------------------------------------------------
Offset:              15.121ns (Levels of Logic = 9)
  Source:            count_2 (FF)
  Destination:       o<8> (PAD)
  Source Clock:      clk rising

  Data Path: count_2 to o<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.591   1.114  count_2 (count_2)
     LUT2:I1->O            2   0.643   0.450  ALU1/AL2/Mmux_co1_SW1 (N29)
     LUT4:I3->O            2   0.648   0.479  ALU1/AL2/Mmux_co1 (ALU1/c1)
     LUT4:I2->O            2   0.648   0.479  ALU1/AL3/Mmux_co1 (ALU1/c2)
     LUT4:I2->O            2   0.648   0.479  ALU1/AL4/Mmux_co1 (ALU1/c3)
     LUT4:I2->O            2   0.648   0.479  ALU1/AL5/Mmux_co1 (ALU1/c4)
     LUT4:I2->O            2   0.648   0.479  ALU1/AL6/Mmux_co1 (ALU1/c5)
     LUT4:I2->O            1   0.648   0.452  ALU1/AL7/Mmux_co1 (ALU1/c6)
     LUT4:I2->O            1   0.648   0.420  ALU1/AL8/Mmux_co1 (o_8_OBUF)
     OBUF:I->O                 4.520          o_8_OBUF (o<8>)
    ----------------------------------------
    Total                     15.121ns (10.290ns logic, 4.831ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 37 / 9
-------------------------------------------------------------------------
Delay:               15.476ns (Levels of Logic = 10)
  Source:            en (PAD)
  Destination:       o<8> (PAD)

  Data Path: en to o<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.849   1.177  en_IBUF (en_IBUF)
     LUT4:I0->O            2   0.648   0.479  ALU1/AL1/Mmux_co1 (ALU1/c0)
     LUT4:I2->O            2   0.648   0.479  ALU1/AL2/Mmux_co1 (ALU1/c1)
     LUT4:I2->O            2   0.648   0.479  ALU1/AL3/Mmux_co1 (ALU1/c2)
     LUT4:I2->O            2   0.648   0.479  ALU1/AL4/Mmux_co1 (ALU1/c3)
     LUT4:I2->O            2   0.648   0.479  ALU1/AL5/Mmux_co1 (ALU1/c4)
     LUT4:I2->O            2   0.648   0.479  ALU1/AL6/Mmux_co1 (ALU1/c5)
     LUT4:I2->O            1   0.648   0.452  ALU1/AL7/Mmux_co1 (ALU1/c6)
     LUT4:I2->O            1   0.648   0.420  ALU1/AL8/Mmux_co1 (o_8_OBUF)
     OBUF:I->O                 4.520          o_8_OBUF (o<8>)
    ----------------------------------------
    Total                     15.476ns (10.553ns logic, 4.923ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.557|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.00 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 

Total memory usage is 4486180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

