# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDMI_Transmitter.srcs/sources_1/new/timing.vhd" \
"../../../../HDMI_Transmitter.srcs/sim_1/new/timing_test.vhd" \

# Do not sort compile order
nosort
