{
  "DESIGN_NAME": "alu",
  "TOP_MODULE": "alu",
  "VERILOG_FILES": ["designs/alu/src/alu.v"],
  "FP_CORE_UTIL": 30
}

