(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h7e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire3;
  input wire signed [(4'h8):(1'h0)] wire2;
  input wire [(5'h13):(1'h0)] wire1;
  input wire signed [(4'hf):(1'h0)] wire0;
  wire signed [(3'h7):(1'h0)] wire14;
  wire [(4'hb):(1'h0)] wire13;
  wire [(5'h15):(1'h0)] wire12;
  reg signed [(2'h3):(1'h0)] reg11 = (1'h0);
  reg [(3'h4):(1'h0)] reg9 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg8 = (1'h0);
  reg [(2'h2):(1'h0)] reg7 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg5 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg4 = (1'h0);
  reg [(4'he):(1'h0)] reg6 = (1'h0);
  reg signed [(4'he):(1'h0)] reg10 = (1'h0);
  reg [(5'h11):(1'h0)] forvar6 = (1'h0);
  assign y = {wire14,
                 wire13,
                 wire12,
                 reg11,
                 reg9,
                 reg8,
                 reg7,
                 reg5,
                 reg4,
                 reg6,
                 reg10,
                 forvar6,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= (+$signed(($unsigned($signed(wire3)) ?
          $signed((wire0 ? wire0 : wire3)) : (+$signed(wire1)))));
      reg5 <= $unsigned(wire1);
      if ($signed(("Jn2qYgH4Ayp" ?
          (($signed(reg4) ? $signed(reg4) : (^reg4)) ~^ (((8'h9d) ?
              wire3 : reg4) > $signed(wire2))) : (~&(^$signed(reg4))))))
        begin
          for (forvar6 = (1'h0); (forvar6 < (2'h2)); forvar6 = (forvar6 + (1'h1)))
            begin
              reg7 <= $signed({$signed(wire1[(3'h5):(2'h3)])});
              reg8 <= $signed((~&{(wire1[(4'h8):(1'h0)] & wire1)}));
              reg9 <= reg5[(3'h6):(3'h4)];
              reg10 = wire0;
            end
        end
      else
        begin
          if (wire2[(2'h2):(1'h1)])
            begin
              reg6 = (wire3 < ($unsigned(wire2[(1'h1):(1'h1)]) ^~ reg4));
              reg7 <= ("7aSBA3gmu2ZKXwu1" - (reg7 | ({$unsigned((8'h9c)),
                      reg6} ?
                  {$signed(reg8), $signed(forvar6)} : ($signed(wire1) ?
                      reg10 : reg4))));
              reg8 <= $unsigned($unsigned("5C"));
              reg9 <= "HJnfeuU";
            end
          else
            begin
              reg7 <= "6CqQKSN5";
              reg8 <= $signed(reg9[(3'h4):(2'h2)]);
            end
        end
      reg11 <= ({(^reg9[(1'h0):(1'h0)])} ?
          wire3[(2'h3):(2'h2)] : (reg10 >= (($signed(reg7) < $signed(forvar6)) + wire3[(2'h3):(1'h1)])));
    end
  assign wire12 = ({(({wire0, (8'hbb)} == reg7[(2'h2):(1'h0)]) ?
                          (wire2 ~^ $unsigned(reg9)) : "ySIP6G"),
                      (~^$unsigned("LZ13HdV"))} <= $signed(({$signed((8'h9d)),
                          reg7[(1'h0):(1'h0)]} ?
                      ("c1lywoLvYQdPV" ^ wire3[(1'h0):(1'h0)]) : $signed($signed((8'hab))))));
  assign wire13 = $signed($unsigned({((reg8 <= wire0) + (wire0 < reg11)),
                      reg8}));
  assign wire14 = (&wire3[(1'h0):(1'h0)]);
endmodule