# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_hw1p1.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:27 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# -- Compiling module hw1p1
# 
# Top level modules:
# 	hw1p1
# End time: 15:18:28 on Oct 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:28 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1_tb.sv 
# -- Compiling module hw1p1_tb
# ** Error: (vlog-13069) ./hw1p1_tb.sv(15): near "{": syntax error, unexpected '{', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '='.
# ** Error: ./hw1p1_tb.sv(22): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) ./hw1p1_tb.sv(23): near "@": syntax error, unexpected '@', expecting ';'.
# ** Error: (vlog-13069) ./hw1p1_tb.sv(27): near "@": syntax error, unexpected '@', expecting ';'.
# End time: 15:18:28 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_hw1p1.txt line 19
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./hw1p1_tb.sv""
do runlab_hw1p1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:48 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# -- Compiling module hw1p1
# 
# Top level modules:
# 	hw1p1
# End time: 15:18:48 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:49 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1_tb.sv 
# -- Compiling module hw1p1_tb
# ** Error: (vlog-13069) ./hw1p1_tb.sv(20): near "@": syntax error, unexpected '@', expecting ';'.
# ** Error: (vlog-13069) ./hw1p1_tb.sv(24): near "@": syntax error, unexpected '@', expecting ';'.
# End time: 15:18:49 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_hw1p1.txt line 19
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./hw1p1_tb.sv""
do runlab_hw1p1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# -- Compiling module hw1p1
# 
# Top level modules:
# 	hw1p1
# End time: 15:19:11 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:12 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1_tb.sv 
# -- Compiling module hw1p1_tb
# 
# Top level modules:
# 	hw1p1_tb
# End time: 15:19:12 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p1_tb 
# Start time: 15:19:13 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p1_tb
# Loading work.hw1p1
# WARNING: No extended dataflow license exists
# ** Error: Cannot open macro file: wave_hw1p1
# Error in macro ./runlab_hw1p1.txt line 34
# Cannot open macro file: wave_hw1p1
#     while executing
# "do wave_hw1p1"
add wave -position end  sim:/hw1p1_tb/clk
add wave -position end  sim:/hw1p1_tb/reset
add wave -position end  sim:/hw1p1_tb/x
add wave -position end  sim:/hw1p1_tb/y
add wave -position end  sim:/hw1p1_tb/S
add wave -position end  sim:/hw1p1_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 1/wave_hw1p1}
do runlab_hw1p1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:44 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# -- Compiling module hw1p1
# 
# Top level modules:
# 	hw1p1
# End time: 15:19:44 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:44 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1_tb.sv 
# -- Compiling module hw1p1_tb
# 
# Top level modules:
# 	hw1p1_tb
# End time: 15:19:44 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:19:47 on Oct 02,2023, Elapsed time: 0:00:34
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p1_tb 
# Start time: 15:19:47 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p1_tb
# Loading work.hw1p1
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hw1p1_tb.sv(31)
#    Time: 1150 ps  Iteration: 1  Instance: /hw1p1_tb
# Break in Module hw1p1_tb at ./hw1p1_tb.sv line 31
do runlab_hw1p1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:37 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# -- Compiling module hw1p1
# 
# Top level modules:
# 	hw1p1
# End time: 15:20:37 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:37 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1_tb.sv 
# -- Compiling module hw1p1_tb
# 
# Top level modules:
# 	hw1p1_tb
# End time: 15:20:37 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:20:42 on Oct 02,2023, Elapsed time: 0:00:55
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p1_tb 
# Start time: 15:20:42 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p1_tb
# Loading work.hw1p1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hw1p1_tb.sv(31)
#    Time: 1150 ps  Iteration: 1  Instance: /hw1p1_tb
# Break in Module hw1p1_tb at ./hw1p1_tb.sv line 31
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 1/wave_hw1p1}
do runlab_hw1p1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:19 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# -- Compiling module hw1p1
# 
# Top level modules:
# 	hw1p1
# End time: 15:23:19 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:19 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1_tb.sv 
# -- Compiling module hw1p1_tb
# 
# Top level modules:
# 	hw1p1_tb
# End time: 15:23:19 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:23:23 on Oct 02,2023, Elapsed time: 0:02:41
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p1_tb 
# Start time: 15:23:23 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p1_tb
# Loading work.hw1p1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hw1p1_tb.sv(31)
#    Time: 1150 ps  Iteration: 1  Instance: /hw1p1_tb
# Break in Module hw1p1_tb at ./hw1p1_tb.sv line 31
add wave -position end  sim:/hw1p1_tb/dut/Q
add wave -position end  sim:/hw1p1_tb/dut/C
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 1/wave_hw1p1}
do runlab_hw1p1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:58 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# -- Compiling module hw1p1
# 
# Top level modules:
# 	hw1p1
# End time: 15:23:58 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:58 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1_tb.sv 
# -- Compiling module hw1p1_tb
# 
# Top level modules:
# 	hw1p1_tb
# End time: 15:23:58 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:24:02 on Oct 02,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p1_tb 
# Start time: 15:24:02 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p1_tb
# Loading work.hw1p1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hw1p1_tb.sv(31)
#    Time: 1150 ps  Iteration: 1  Instance: /hw1p1_tb
# Break in Module hw1p1_tb at ./hw1p1_tb.sv line 31
do runlab_hw1p1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:11 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# -- Compiling module hw1p1
# 
# Top level modules:
# 	hw1p1
# End time: 15:25:11 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:11 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1_tb.sv 
# -- Compiling module hw1p1_tb
# 
# Top level modules:
# 	hw1p1_tb
# End time: 15:25:11 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:25:16 on Oct 02,2023, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p1_tb 
# Start time: 15:25:16 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p1_tb
# Loading work.hw1p1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hw1p1_tb.sv(31)
#    Time: 1150 ps  Iteration: 1  Instance: /hw1p1_tb
# Break in Module hw1p1_tb at ./hw1p1_tb.sv line 31
do runlab_hw1p1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:43 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# -- Compiling module hw1p1
# 
# Top level modules:
# 	hw1p1
# End time: 15:26:43 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:26:44 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1_tb.sv 
# -- Compiling module hw1p1_tb
# 
# Top level modules:
# 	hw1p1_tb
# End time: 15:26:44 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:26:50 on Oct 02,2023, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p1_tb 
# Start time: 15:26:50 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p1_tb
# Loading work.hw1p1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hw1p1_tb.sv(32)
#    Time: 1350 ps  Iteration: 1  Instance: /hw1p1_tb
# Break in Module hw1p1_tb at ./hw1p1_tb.sv line 32
add wave -position end  sim:/hw1p1_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 1/wave_hw1p1}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW1/Verilog/Problem 1/wave_hw1p1}
do runlab_hw1p1.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:28 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1.sv 
# -- Compiling module hw1p1
# 
# Top level modules:
# 	hw1p1
# End time: 15:30:28 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:28 on Oct 02,2023
# vlog -reportprogress 300 ./hw1p1_tb.sv 
# -- Compiling module hw1p1_tb
# 
# Top level modules:
# 	hw1p1_tb
# End time: 15:30:28 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:30:36 on Oct 02,2023, Elapsed time: 0:03:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hw1p1_tb 
# Start time: 15:30:37 on Oct 02,2023
# Loading sv_std.std
# Loading work.hw1p1_tb
# Loading work.hw1p1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hw1p1_tb.sv(33)
#    Time: 1450 ps  Iteration: 1  Instance: /hw1p1_tb
# Break in Module hw1p1_tb at ./hw1p1_tb.sv line 33
# End time: 17:57:14 on Oct 02,2023, Elapsed time: 2:26:37
# Errors: 0, Warnings: 0
