
---------- Begin Simulation Statistics ----------
final_tick                               112320469000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 403174                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662140                       # Number of bytes of host memory used
host_op_rate                                   441201                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   248.03                       # Real time elapsed on the host
host_tick_rate                              452846728                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112320                       # Number of seconds simulated
sim_ticks                                112320469000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.123205                       # CPI: cycles per instruction
system.cpu.discardedOps                        720192                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3061914                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.890310                       # IPC: instructions per cycle
system.cpu.numCycles                        112320469                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       109258555                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37746                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3078                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          632                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        93564                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            632                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20616702                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16509164                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153946                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8833400                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8742700                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.973215                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050585                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434001                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133964                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1234                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35497296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35497296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35500639                       # number of overall hits
system.cpu.dcache.overall_hits::total        35500639                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        59132                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          59132                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        59162                       # number of overall misses
system.cpu.dcache.overall_misses::total         59162                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4096084000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4096084000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4096084000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4096084000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35556428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35556428                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35559801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35559801                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001663                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001663                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001664                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001664                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69270.175201                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69270.175201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69235.049525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69235.049525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36742                       # number of writebacks
system.cpu.dcache.writebacks::total             36742                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12640                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12640                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        46492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        46516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46516                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3198926000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3198926000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3200500000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3200500000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001308                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68805.945109                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68805.945109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68804.282397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68804.282397                       # average overall mshr miss latency
system.cpu.dcache.replacements                  45493                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21276015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21276015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25826                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25826                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1027316000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1027316000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21301841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21301841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39778.362890                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39778.362890                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    908763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    908763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38100.075465                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38100.075465                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14221281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14221281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3068768000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3068768000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92138.593647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92138.593647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2290163000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2290163000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101155.609541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101155.609541                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3343                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3343                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008894                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008894                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1574000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1574000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007115                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007115                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 65583.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65583.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.238792                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35725316                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46517                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            768.005589                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.238792                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35784479                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35784479                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49917595                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208607                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039574                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27154540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27154540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27154540                       # number of overall hits
system.cpu.icache.overall_hits::total        27154540                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          915                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            915                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          915                       # number of overall misses
system.cpu.icache.overall_misses::total           915                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52582000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52582000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52582000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52582000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27155455                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27155455                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27155455                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27155455                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57466.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57466.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57466.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57466.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          639                       # number of writebacks
system.cpu.icache.writebacks::total               639                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50752000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50752000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55466.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55466.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55466.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55466.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    639                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27154540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27154540                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          915                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           915                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27155455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27155455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57466.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57466.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50752000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50752000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55466.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55466.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           275.800062                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27155455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29678.092896                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   275.800062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.538672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.538672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27156370                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27156370                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 112320469000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23748                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24325                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 577                       # number of overall hits
system.l2.overall_hits::.cpu.data               23748                       # number of overall hits
system.l2.overall_hits::total                   24325                       # number of overall hits
system.l2.demand_misses::.cpu.inst                338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22769                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23107                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               338                       # number of overall misses
system.l2.overall_misses::.cpu.data             22769                       # number of overall misses
system.l2.overall_misses::total                 23107                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35611000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2524010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2559621000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35611000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2524010000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2559621000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            46517                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47432                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           46517                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47432                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.369399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.489477                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.487161                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.369399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.489477                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.487161                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105357.988166                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110852.914050                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110772.536461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105357.988166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110852.914050                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110772.536461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14508                       # number of writebacks
system.l2.writebacks::total                     14508                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23103                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23103                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2068361000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2097212000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2068361000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2097212000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.369399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.489391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.487076                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.369399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.489391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.487076                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85357.988166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90857.061278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90776.609098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85357.988166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90857.061278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90776.609098                       # average overall mshr miss latency
system.l2.replacements                          15252                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36742                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36742                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36742                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36742                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              573                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          573                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3227                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3227                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19413                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2138850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2138850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         22640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.857465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.857465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110176.170607                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110176.170607                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1750590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1750590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.857465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.857465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90176.170607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90176.170607                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35611000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35611000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.369399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.369399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105357.988166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105357.988166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28851000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28851000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.369399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.369399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85357.988166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85357.988166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         20521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    385160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    385160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114767.580453                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114767.580453                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3352                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3352                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    317771000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    317771000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94800.417661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94800.417661                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7816.552921                       # Cycle average of tags in use
system.l2.tags.total_refs                       90459                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23444                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.858514                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      74.053004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        31.380125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7711.119792                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.941299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954169                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1397                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6660                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    204416                       # Number of tag accesses
system.l2.tags.data_accesses                   204416                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     29016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007658738500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1609                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1609                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              112432                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23103                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14508                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46206                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29016                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46206                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29016                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.702300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.384666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    374.165681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1607     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1609                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.022996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.013210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.594413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               62      3.85%      3.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1466     91.11%     94.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.06%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               80      4.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1609                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2957184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1857024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     26.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  112315387000                       # Total gap between requests
system.mem_ctrls.avgGap                    2986237.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2912512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1855936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 385183.576824274089                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25930376.056389149278                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 16523577.728294562548                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          676                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45530                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        29016                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     21008250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1681099250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2437428536250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31077.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36922.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  84002913.44                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2913920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2957184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1857024                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1857024                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        22765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          23103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        14508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         14508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       385184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25942912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         26328095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       385184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       385184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     16533264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        16533264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     16533264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       385184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25942912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        42861359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46184                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28999                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1794                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               836157500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             230920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1702107500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18104.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36854.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29222                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              23276                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        22685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   212.109852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   168.921359                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   195.660291                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          456      2.01%      2.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16845     74.26%     76.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1826      8.05%     84.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1410      6.22%     90.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          669      2.95%     93.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          489      2.16%     95.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          226      1.00%     96.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          260      1.15%     97.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          504      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        22685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2955776                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1855936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               26.315560                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               16.523578                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        81281760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        43202280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      164277120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75590820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8866182000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15669145530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29935990560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54835670070                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   488.207275                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77653265750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3750500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30916703250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        80689140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42887295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165476640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      75783960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8866182000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15832715580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29798247360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54861981975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.441532                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  77293240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3750500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31276729000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3690                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14508                       # Transaction distribution
system.membus.trans_dist::CleanEvict              135                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19413                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3690                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        60849                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  60849                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4814208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4814208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23103                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23103    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23103                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           153810000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          217908500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             24792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9495                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22640                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22640                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23877                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2469                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       138527                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                140996                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       198912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10657152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10856064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           15252                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1857024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059266                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.236123                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  58969     94.07%     94.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3715      5.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62684                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 112320469000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          243088000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4575000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         232588996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
