
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned.v
# synth_design -part xc7z020clg484-3 -top Div_64b_unsigned -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top Div_64b_unsigned -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 54484 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.996 ; gain = 68.895 ; free physical = 246357 ; free virtual = 314682
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Div_64b_unsigned' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned.v:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'numer_temp_reg' and it is trimmed from '95' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned.v:940]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b_unsigned' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned.v:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.762 ; gain = 118.660 ; free physical = 246338 ; free virtual = 314612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.762 ; gain = 118.660 ; free physical = 246346 ; free virtual = 314621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.762 ; gain = 126.660 ; free physical = 246346 ; free virtual = 314620
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1601.141 ; gain = 169.039 ; free physical = 246254 ; free virtual = 314530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 20    
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Div_64b_unsigned 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 20    
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1855.844 ; gain = 423.742 ; free physical = 245310 ; free virtual = 313592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1855.848 ; gain = 423.746 ; free physical = 245208 ; free virtual = 313490
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1855.848 ; gain = 423.746 ; free physical = 245129 ; free virtual = 313412
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1855.848 ; gain = 423.746 ; free physical = 244854 ; free virtual = 313137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1855.848 ; gain = 423.746 ; free physical = 244865 ; free virtual = 313147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1855.848 ; gain = 423.746 ; free physical = 244851 ; free virtual = 313134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1855.848 ; gain = 423.746 ; free physical = 244846 ; free virtual = 313129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1855.848 ; gain = 423.746 ; free physical = 244813 ; free virtual = 313107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1855.848 ; gain = 423.746 ; free physical = 244815 ; free virtual = 313112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Div_64b_unsigned | numer_temp_54_q_reg[54] | 4      | 3     | NO           | YES                | YES               | 3      | 0       | 
|Div_64b_unsigned | numer_temp_51_q_reg[51] | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|Div_64b_unsigned | numer_temp_48_q_reg[48] | 6      | 3     | NO           | YES                | YES               | 3      | 0       | 
|Div_64b_unsigned | numer_temp_45_q_reg[45] | 7      | 3     | NO           | YES                | YES               | 3      | 0       | 
|Div_64b_unsigned | numer_temp_42_q_reg[42] | 8      | 3     | NO           | YES                | YES               | 3      | 0       | 
|Div_64b_unsigned | numer_temp_39_q_reg[39] | 9      | 3     | NO           | YES                | YES               | 3      | 0       | 
|Div_64b_unsigned | numer_temp_36_q_reg[36] | 10     | 3     | NO           | YES                | YES               | 3      | 0       | 
|Div_64b_unsigned | numer_temp_33_q_reg[33] | 11     | 3     | NO           | YES                | YES               | 3      | 0       | 
|Div_64b_unsigned | numer_temp_30_q_reg[30] | 12     | 3     | NO           | YES                | YES               | 3      | 0       | 
|Div_64b_unsigned | numer_temp_27_q_reg[27] | 13     | 4     | NO           | YES                | YES               | 4      | 0       | 
|Div_64b_unsigned | numer_temp_23_q_reg[23] | 14     | 4     | NO           | YES                | YES               | 4      | 0       | 
|Div_64b_unsigned | numer_temp_19_q_reg[19] | 15     | 4     | NO           | YES                | YES               | 4      | 0       | 
|Div_64b_unsigned | numer_temp_15_q_reg[15] | 16     | 4     | NO           | YES                | YES               | 4      | 0       | 
|Div_64b_unsigned | numer_temp_11_q_reg[11] | 17     | 4     | NO           | YES                | YES               | 4      | 0       | 
|Div_64b_unsigned | numer_temp_7_q_reg[7]   | 18     | 4     | NO           | YES                | YES               | 4      | 0       | 
|Div_64b_unsigned | numer_temp_3_q_reg[3]   | 19     | 2     | NO           | YES                | YES               | 0      | 2       | 
|Div_64b_unsigned | numer_temp_1_q_reg[1]   | 20     | 2     | NO           | YES                | YES               | 0      | 2       | 
|Div_64b_unsigned | quo18_q_reg[63]         | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|Div_64b_unsigned | quo18_q_reg[60]         | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|Div_64b_unsigned | quo18_q_reg[57]         | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Div_64b_unsigned | quo18_q_reg[54]         | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Div_64b_unsigned | quo18_q_reg[51]         | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Div_64b_unsigned | quo18_q_reg[48]         | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Div_64b_unsigned | quo18_q_reg[45]         | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Div_64b_unsigned | quo18_q_reg[42]         | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Div_64b_unsigned | quo18_q_reg[39]         | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Div_64b_unsigned | quo18_q_reg[36]         | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Div_64b_unsigned | quo18_q_reg[33]         | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Div_64b_unsigned | quo18_q_reg[30]         | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Div_64b_unsigned | quo18_q_reg[27]         | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Div_64b_unsigned | quo18_q_reg[23]         | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Div_64b_unsigned | quo18_q_reg[19]         | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Div_64b_unsigned | quo18_q_reg[15]         | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Div_64b_unsigned | quo18_q_reg[11]         | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+-----------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1560|
|2     |LUT1    |   632|
|3     |LUT2    |  1291|
|4     |LUT3    |  3143|
|5     |LUT4    |  1402|
|6     |LUT5    |  3794|
|7     |LUT6    |  2484|
|8     |SRL16E  |   101|
|9     |SRLC32E |    10|
|10    |FDRE    |  2019|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 16436|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1855.848 ; gain = 423.746 ; free physical = 244818 ; free virtual = 313115
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1855.848 ; gain = 423.746 ; free physical = 244819 ; free virtual = 313117
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1855.852 ; gain = 423.746 ; free physical = 244821 ; free virtual = 313119
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1560 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Div_64b_unsigned' is not ideal for floorplanning, since the cellview 'Div_64b_unsigned' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1918.020 ; gain = 0.000 ; free physical = 244720 ; free virtual = 313021
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1918.020 ; gain = 486.016 ; free physical = 244742 ; free virtual = 313028
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2456.648 ; gain = 538.629 ; free physical = 244603 ; free virtual = 312889
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2456.648 ; gain = 0.000 ; free physical = 244598 ; free virtual = 312883
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2480.660 ; gain = 0.000 ; free physical = 244617 ; free virtual = 312909
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244510 ; free virtual = 312798

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b4fe5044

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244509 ; free virtual = 312797

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b4fe5044

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244446 ; free virtual = 312734
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ff46bcea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244475 ; free virtual = 312763
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3faa6bcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244463 ; free virtual = 312751
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 3faa6bcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244459 ; free virtual = 312747
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14b3bf221

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244543 ; free virtual = 312831
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14b3bf221

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244538 ; free virtual = 312826
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244538 ; free virtual = 312826
Ending Logic Optimization Task | Checksum: 14b3bf221

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244540 ; free virtual = 312828

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14b3bf221

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244541 ; free virtual = 312829

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14b3bf221

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244551 ; free virtual = 312839

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244551 ; free virtual = 312839
Ending Netlist Obfuscation Task | Checksum: 14b3bf221

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244548 ; free virtual = 312836
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.715 ; gain = 0.000 ; free physical = 244549 ; free virtual = 312837
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 14b3bf221
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module Div_64b_unsigned ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2787.602 ; gain = 48.016 ; free physical = 244144 ; free virtual = 312432
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.950 | TNS=-974.525 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2792.602 ; gain = 53.016 ; free physical = 244137 ; free virtual = 312425
IDT: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2889.645 ; gain = 102.043 ; free physical = 244121 ; free virtual = 312409
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3010.793 ; gain = 121.148 ; free physical = 243933 ; free virtual = 312221
Power optimization passes: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.793 ; gain = 271.207 ; free physical = 243901 ; free virtual = 312189

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 244153 ; free virtual = 312441


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Div_64b_unsigned ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2019
Number of SRLs augmented: 0  newly gated: 0 Total: 111
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 14b3bf221

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 244148 ; free virtual = 312436
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 14b3bf221
Power optimization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.793 ; gain = 438.078 ; free physical = 244148 ; free virtual = 312436
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25069528 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b3bf221

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243994 ; free virtual = 312282
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 14b3bf221

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243969 ; free virtual = 312258
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 14b3bf221

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243953 ; free virtual = 312241
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 14b3bf221

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243957 ; free virtual = 312245
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14b3bf221

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243940 ; free virtual = 312228

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243941 ; free virtual = 312229
Ending Netlist Obfuscation Task | Checksum: 14b3bf221

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243936 ; free virtual = 312224
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3010.793 ; gain = 438.078 ; free physical = 243937 ; free virtual = 312225
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243888 ; free virtual = 312199
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 591a1c68

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243892 ; free virtual = 312203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243903 ; free virtual = 312215

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c5b9b589

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243897 ; free virtual = 312208

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1954734a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243850 ; free virtual = 312142

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1954734a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243855 ; free virtual = 312146
Phase 1 Placer Initialization | Checksum: 1954734a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243854 ; free virtual = 312145

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12994d2ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243839 ; free virtual = 312131

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243876 ; free virtual = 312167
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243870 ; free virtual = 312161

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 168e8d89b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243864 ; free virtual = 312155
Phase 2 Global Placement | Checksum: 10c6e793f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243838 ; free virtual = 312129

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10c6e793f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243834 ; free virtual = 312126

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2218a31e8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243908 ; free virtual = 312199

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18d5c396b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243920 ; free virtual = 312212

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d6f5931c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243923 ; free virtual = 312215

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 22e18d59f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243745 ; free virtual = 312036

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1612800d8

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243865 ; free virtual = 312157

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f53d08b9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243875 ; free virtual = 312166

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e7f31f05

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243857 ; free virtual = 312148

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1da2184aa

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243858 ; free virtual = 312150
Phase 3 Detail Placement | Checksum: 1da2184aa

Time (s): cpu = 00:01:09 ; elapsed = 00:00:40 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243851 ; free virtual = 312143

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2018a0e6d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2018a0e6d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:41 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243847 ; free virtual = 312139
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.228. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d080b8dd

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243738 ; free virtual = 312068
Phase 4.1 Post Commit Optimization | Checksum: 1d080b8dd

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243721 ; free virtual = 312056

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d080b8dd

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243714 ; free virtual = 312051

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d080b8dd

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243731 ; free virtual = 312064

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243730 ; free virtual = 312063
Phase 4.4 Final Placement Cleanup | Checksum: 1feddec36

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243729 ; free virtual = 312063
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1feddec36

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243723 ; free virtual = 312063
Ending Placer Task | Checksum: 1211d0757

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243790 ; free virtual = 312082
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:05 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243793 ; free virtual = 312086
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243759 ; free virtual = 312051

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.228 | TNS=-925.207 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ff37e213

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243752 ; free virtual = 312044
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.228 | TNS=-925.207 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1ff37e213

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243750 ; free virtual = 312042

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net denom17[1].  Did not re-place instance denom17_reg[1]
INFO: [Physopt 32-662] Processed net numer_temp_3_q[6]_i_2_n_0.  Did not re-place instance numer_temp_3_q[6]_i_2
INFO: [Physopt 32-662] Processed net numer_temp_3_q[7]_i_4_n_0.  Did not re-place instance numer_temp_3_q[7]_i_4
INFO: [Physopt 32-663] Processed net numer_temp_3_q[8]_i_3_n_0.  Re-placed instance numer_temp_3_q[8]_i_3
INFO: [Physopt 32-662] Processed net numer_temp_3_d[93].  Did not re-place instance numer_temp_3_q[93]_i_1
INFO: [Physopt 32-662] Processed net quo17_q[5]_i_97_n_0.  Did not re-place instance quo17_q[5]_i_97
INFO: [Physopt 32-662] Processed net quo17_q[6]_i_97_n_0.  Did not re-place instance quo17_q[6]_i_97
INFO: [Physopt 32-662] Processed net quo17_q[7]_i_99_n_0.  Did not re-place instance quo17_q[7]_i_99
INFO: [Physopt 32-662] Processed net numer_temp_3_q[93].  Did not re-place instance numer_temp_3_q_reg[93]
INFO: [Physopt 32-662] Processed net numer_temp_3_q[8]_i_2_n_0.  Did not re-place instance numer_temp_3_q[8]_i_2
INFO: [Physopt 32-662] Processed net numer_temp_3_q[7]_i_9_n_0.  Did not re-place instance numer_temp_3_q[7]_i_9
INFO: [Physopt 32-662] Processed net numer_temp_23_q[26].  Did not re-place instance numer_temp_23_q_reg[26]
INFO: [Physopt 32-662] Processed net numer_temp_19_q[22]_i_2_n_0.  Did not re-place instance numer_temp_19_q[22]_i_2
INFO: [Physopt 32-662] Processed net numer_temp_19_q[29]_i_2_n_0.  Did not re-place instance numer_temp_19_q[29]_i_2
INFO: [Physopt 32-662] Processed net numer_temp_19_q[24]_i_3_n_0.  Did not re-place instance numer_temp_19_q[24]_i_3
INFO: [Physopt 32-662] Processed net numer_temp_19_q[94].  Did not re-place instance numer_temp_19_q_reg[94]
INFO: [Physopt 32-662] Processed net numer_temp_19_d[94].  Did not re-place instance numer_temp_19_q[94]_i_1
INFO: [Physopt 32-662] Processed net quo17_q_reg[21]_srl5_i_72_n_0.  Did not re-place instance quo17_q_reg[21]_srl5_i_72
INFO: [Physopt 32-662] Processed net quo17_q_reg[22]_srl5_i_79_n_0.  Did not re-place instance quo17_q_reg[22]_srl5_i_79
INFO: [Physopt 32-662] Processed net quo17_q_reg[23]_srl5_i_80_n_0.  Did not re-place instance quo17_q_reg[23]_srl5_i_80
INFO: [Physopt 32-663] Processed net numer_temp_3_q[14]_i_3_n_0.  Re-placed instance numer_temp_3_q[14]_i_3
INFO: [Physopt 32-662] Processed net quo17_q[6]_i_90_n_0.  Did not re-place instance quo17_q[6]_i_90
INFO: [Physopt 32-662] Processed net quo17_q[7]_i_95_n_0.  Did not re-place instance quo17_q[7]_i_95
INFO: [Physopt 32-662] Processed net numer_temp_3_d[94].  Did not re-place instance numer_temp_3_q[94]_i_1
INFO: [Physopt 32-662] Processed net quo17_q[4]_i_99_n_0.  Did not re-place instance quo17_q[4]_i_99
INFO: [Physopt 32-662] Processed net numer_temp_3_q[94].  Did not re-place instance numer_temp_3_q_reg[94]
INFO: [Physopt 32-662] Processed net numer_temp_23_q[30].  Did not re-place instance numer_temp_23_q_reg[30]
INFO: [Physopt 32-662] Processed net quo17_q_reg[23]_srl5_i_78_n_0.  Did not re-place instance quo17_q_reg[23]_srl5_i_78
INFO: [Physopt 32-662] Processed net denom13[1].  Did not re-place instance denom13_reg[1]
INFO: [Physopt 32-662] Processed net numer_temp_19_q[91].  Did not re-place instance numer_temp_19_q_reg[91]
INFO: [Physopt 32-662] Processed net numer_temp_19_d[91].  Did not re-place instance numer_temp_19_q[91]_i_1
INFO: [Physopt 32-662] Processed net quo17_q_reg[23]_srl5_i_81_n_0.  Did not re-place instance quo17_q_reg[23]_srl5_i_81
INFO: [Physopt 32-662] Processed net numer_temp_7_q[8].  Did not re-place instance numer_temp_7_q_reg[8]
INFO: [Physopt 32-662] Processed net numer_temp_3_d[92].  Did not re-place instance numer_temp_3_q[92]_i_1
INFO: [Physopt 32-662] Processed net numer_temp_3_q[92].  Did not re-place instance numer_temp_3_q_reg[92]
INFO: [Physopt 32-662] Processed net quo17_q[5]_i_101_n_0.  Did not re-place instance quo17_q[5]_i_101
INFO: [Physopt 32-662] Processed net denom17[3].  Did not re-place instance denom17_reg[3]
INFO: [Physopt 32-662] Processed net quo17_q[7]_i_98_n_0.  Did not re-place instance quo17_q[7]_i_98
INFO: [Physopt 32-662] Processed net numer_temp_19_q[23]_i_9_n_0.  Did not re-place instance numer_temp_19_q[23]_i_9
INFO: [Physopt 32-662] Processed net numer_temp_19_q[90].  Did not re-place instance numer_temp_19_q_reg[90]
INFO: [Physopt 32-662] Processed net numer_temp_19_d[90].  Did not re-place instance numer_temp_19_q[90]_i_1
INFO: [Physopt 32-662] Processed net numer_temp_19_q[93].  Did not re-place instance numer_temp_19_q_reg[93]
INFO: [Physopt 32-662] Processed net numer_temp_19_d[93].  Did not re-place instance numer_temp_19_q[93]_i_1
INFO: [Physopt 32-662] Processed net numer_temp_3_d[91].  Did not re-place instance numer_temp_3_q[91]_i_1
INFO: [Physopt 32-662] Processed net numer_temp_3_q[7]_i_6_n_0.  Did not re-place instance numer_temp_3_q[7]_i_6
INFO: [Physopt 32-662] Processed net numer_temp_3_q[91].  Did not re-place instance numer_temp_3_q_reg[91]
INFO: [Physopt 32-662] Processed net quo17_q_reg[23]_srl5_i_74_n_0.  Did not re-place instance quo17_q_reg[23]_srl5_i_74
INFO: [Physopt 32-662] Processed net quo17_q_reg[23]_srl5_i_76_n_0.  Did not re-place instance quo17_q_reg[23]_srl5_i_76
INFO: [Physopt 32-663] Processed net numer_temp_3_q[28]_i_3_n_0.  Re-placed instance numer_temp_3_q[28]_i_3
INFO: [Physopt 32-662] Processed net quo17_q[6]_i_78_n_0.  Did not re-place instance quo17_q[6]_i_78
INFO: [Physopt 32-663] Processed net denom17[9].  Re-placed instance denom17_reg[9]
INFO: [Physopt 32-662] Processed net quo17_q[7]_i_91_n_0.  Did not re-place instance quo17_q[7]_i_91
INFO: [Physopt 32-662] Processed net numer_temp_19_q[26]_i_2_n_0.  Did not re-place instance numer_temp_19_q[26]_i_2
INFO: [Physopt 32-662] Processed net numer_temp_3_d[83].  Did not re-place instance numer_temp_3_q[83]_i_1
INFO: [Physopt 32-662] Processed net numer_temp_3_q[83].  Did not re-place instance numer_temp_3_q_reg[83]
INFO: [Physopt 32-662] Processed net quo17_q_reg[23]_srl5_i_77_n_0.  Did not re-place instance quo17_q_reg[23]_srl5_i_77
INFO: [Physopt 32-663] Processed net numer_temp_19_q[40]_i_3_n_0.  Re-placed instance numer_temp_19_q[40]_i_3
INFO: [Physopt 32-662] Processed net quo17_q_reg[22]_srl5_i_62_n_0.  Did not re-place instance quo17_q_reg[22]_srl5_i_62
INFO: [Physopt 32-663] Processed net denom16[5].  Re-placed instance denom16_reg[5]
INFO: [Physopt 32-662] Processed net numer_temp_7_q[10]_i_2_n_0.  Did not re-place instance numer_temp_7_q[10]_i_2
INFO: [Physopt 32-662] Processed net numer_temp_7_q[17]_i_2_n_0.  Did not re-place instance numer_temp_7_q[17]_i_2
INFO: [Physopt 32-662] Processed net numer_temp_7_q[93].  Did not re-place instance numer_temp_7_q_reg[93]
INFO: [Physopt 32-662] Processed net numer_temp_7_q[24]_i_3_n_0.  Did not re-place instance numer_temp_7_q[24]_i_3
INFO: [Physopt 32-662] Processed net numer_temp_7_d[93].  Did not re-place instance numer_temp_7_q[93]_i_1
INFO: [Physopt 32-662] Processed net quo17_q_reg[10]_srl2_i_82_n_0.  Did not re-place instance quo17_q_reg[10]_srl2_i_82
INFO: [Physopt 32-662] Processed net quo17_q_reg[11]_srl2_i_93_n_0.  Did not re-place instance quo17_q_reg[11]_srl2_i_93
INFO: [Physopt 32-662] Processed net quo17_q_reg[9]_srl2_i_85_n_0.  Did not re-place instance quo17_q_reg[9]_srl2_i_85
INFO: [Physopt 32-662] Processed net numer_temp_19_q[32]_i_3_n_0.  Did not re-place instance numer_temp_19_q[32]_i_3
INFO: [Physopt 32-662] Processed net quo17_q_reg[22]_srl5_i_71_n_0.  Did not re-place instance quo17_q_reg[22]_srl5_i_71
INFO: [Physopt 32-662] Processed net denom17[5].  Did not re-place instance denom17_reg[5]
INFO: [Physopt 32-662] Processed net numer_temp_7_q[22]_i_3_n_0.  Did not re-place instance numer_temp_7_q[22]_i_3
INFO: [Physopt 32-662] Processed net quo17_q[7]_i_97_n_0.  Did not re-place instance quo17_q[7]_i_97
INFO: [Physopt 32-662] Processed net quo17_q_reg[10]_srl2_i_83_n_0.  Did not re-place instance quo17_q_reg[10]_srl2_i_83
INFO: [Physopt 32-662] Processed net numer_temp_11_q[16].  Did not re-place instance numer_temp_11_q_reg[16]
INFO: [Physopt 32-662] Processed net numer_temp_7_q[18]_i_3_n_0.  Did not re-place instance numer_temp_7_q[18]_i_3
INFO: [Physopt 32-662] Processed net quo17_q_reg[10]_srl2_i_85_n_0.  Did not re-place instance quo17_q_reg[10]_srl2_i_85
INFO: [Physopt 32-662] Processed net numer_temp_3_q[16]_i_2_n_0.  Did not re-place instance numer_temp_3_q[16]_i_2
INFO: [Physopt 32-662] Processed net numer_temp_19_q[22].  Did not re-place instance numer_temp_19_q_reg[22]
INFO: [Physopt 32-662] Processed net denom15[3].  Did not re-place instance denom15_reg[3]
INFO: [Physopt 32-662] Processed net numer_temp_15_q[18]_i_2_n_0.  Did not re-place instance numer_temp_15_q[18]_i_2
INFO: [Physopt 32-662] Processed net numer_temp_11_q[21]_i_2_n_0.  Did not re-place instance numer_temp_11_q[21]_i_2
INFO: [Physopt 32-662] Processed net numer_temp_15_q[19]_i_4_n_0.  Did not re-place instance numer_temp_15_q[19]_i_4
INFO: [Physopt 32-663] Processed net numer_temp_11_q[22]_i_3_n_0.  Re-placed instance numer_temp_11_q[22]_i_3
INFO: [Physopt 32-662] Processed net numer_temp_15_q[93].  Did not re-place instance numer_temp_15_q_reg[93]
INFO: [Physopt 32-662] Processed net numer_temp_11_q[94].  Did not re-place instance numer_temp_11_q_reg[94]
INFO: [Physopt 32-662] Processed net numer_temp_15_q[40]_i_3_n_0.  Did not re-place instance numer_temp_15_q[40]_i_3
INFO: [Physopt 32-662] Processed net numer_temp_11_d[94].  Did not re-place instance numer_temp_11_q[94]_i_1
INFO: [Physopt 32-662] Processed net numer_temp_11_q[15]_i_9_n_0.  Did not re-place instance numer_temp_11_q[15]_i_9
INFO: [Physopt 32-662] Processed net numer_temp_15_d[93].  Did not re-place instance numer_temp_15_q[93]_i_1
INFO: [Physopt 32-662] Processed net quo17_q_reg[13]_srl3_i_81_n_0.  Did not re-place instance quo17_q_reg[13]_srl3_i_81
INFO: [Physopt 32-662] Processed net quo17_q_reg[14]_srl3_i_81_n_0.  Did not re-place instance quo17_q_reg[14]_srl3_i_81
INFO: [Physopt 32-662] Processed net quo17_q_reg[15]_srl3_i_89_n_0.  Did not re-place instance quo17_q_reg[15]_srl3_i_89
INFO: [Physopt 32-662] Processed net quo17_q_reg[17]_srl4_i_83_n_0.  Did not re-place instance quo17_q_reg[17]_srl4_i_83
INFO: [Physopt 32-662] Processed net quo17_q_reg[18]_srl4_i_64_n_0.  Did not re-place instance quo17_q_reg[18]_srl4_i_64
INFO: [Physopt 32-662] Processed net quo17_q_reg[19]_srl4_i_85_n_0.  Did not re-place instance quo17_q_reg[19]_srl4_i_85
INFO: [Physopt 32-662] Processed net numer_temp_23_q[42].  Did not re-place instance numer_temp_23_q_reg[42]
INFO: [Physopt 32-663] Processed net denom13[2].  Re-placed instance denom13_reg[2]
INFO: [Physopt 32-662] Processed net quo17_q_reg[23]_srl5_i_63_n_0.  Did not re-place instance quo17_q_reg[23]_srl5_i_63
INFO: [Physopt 32-662] Processed net numer_temp_19_q[26].  Did not re-place instance numer_temp_19_q_reg[26]
INFO: [Physopt 32-663] Processed net denom16[1].  Re-placed instance denom16_reg[1]
INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 9 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 9 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.205 | TNS=-919.251 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243721 ; free virtual = 312030
Phase 3 Placement Based Optimization | Checksum: 256cb38c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243718 ; free virtual = 312027

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243725 ; free virtual = 312034
Phase 4 Rewire | Checksum: 256cb38c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243724 ; free virtual = 312033

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net numer_temp_23_q[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_19_q[22]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_19_q[29]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_19_q[24]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_23_q[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom13[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net denom17[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net numer_temp_3_q[6]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_3_q[7]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_3_q[8]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_3_q[8]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_19_q[26]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_19_q[32]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_11_q[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_7_q[10]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_7_q[17]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_7_q[24]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_7_q[22]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_19_q[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_15_q[18]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_15_q[19]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net numer_temp_15_q[40]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_7_q[18]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_23_q[42]. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_23_q[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_19_q[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_19_q[50]_i_3_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net denom13[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net numer_temp_3_q[32]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_7_q[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom16[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net numer_temp_3_q[10]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_11_q[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_23_q[50] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom14[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net denom13[17]. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_19_q[23]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_15_q[32]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net denom15[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_11_q[21]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_11_q[26]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_15_q[28]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom13[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net numer_temp_15_q[42]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_15_q[23]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_3_q[14]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_11_q[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom12[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net numer_temp_23_q[31]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net numer_temp_23_q[34]_i_3_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net numer_temp_23_q[26]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net denom17[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net numer_temp_23_q[46] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_7_q[26]_i_3_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net numer_temp_11_q[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_19_q[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_19_q[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom13[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_23_q[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom13[11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net denom14[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net denom14[7]. Replicated 2 times.
INFO: [Physopt 32-572] Net numer_temp_19_q[24]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_23_q[48]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net numer_temp_11_q[22]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_19_q[46] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_19_q[28]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_15_q[28]. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_19_q[30]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom13[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_19_q[44]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_15_q[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_11_q[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_23_q[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_19_q[42]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_19_q[61]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_7_q[38]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_3_q[34]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net numer_temp_23_q[33]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_23_q[37]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_11_q[30]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_15_q[26]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom16[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_11_q[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_11_q[16]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_7_q[21]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom17[9]. Replicated 2 times.
INFO: [Physopt 32-572] Net numer_temp_23_q[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_11_q[17]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_23_q[28]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_23_q[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_7_q[13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_11_q[20]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net denom17[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net denom13[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_7_q[11]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net numer_temp_15_q[20]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net numer_temp_7_q[20]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_19_q[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net numer_temp_23_q[35]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 42 nets. Created 54 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 54 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.201 | TNS=-911.452 |
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243441 ; free virtual = 311737
Phase 5 Critical Cell Optimization | Checksum: 16aad23ff

Time (s): cpu = 00:01:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243443 ; free virtual = 311738

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 16aad23ff

Time (s): cpu = 00:01:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243440 ; free virtual = 311736

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 16aad23ff

Time (s): cpu = 00:01:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243443 ; free virtual = 311738

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 16aad23ff

Time (s): cpu = 00:01:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243443 ; free virtual = 311739

Phase 9 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.201 | TNS=-910.431 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243451 ; free virtual = 311747
Phase 9 Shift Register Optimization | Checksum: 1b7e26d12

Time (s): cpu = 00:01:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243451 ; free virtual = 311747

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 13 nets.  Swapped 358 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 358 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.201 | TNS=-905.231 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243424 ; free virtual = 311720
Phase 10 Critical Pin Optimization | Checksum: 1b7e26d12

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243411 ; free virtual = 311707

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1b7e26d12

Time (s): cpu = 00:01:35 ; elapsed = 00:00:30 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243405 ; free virtual = 311701

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1b7e26d12

Time (s): cpu = 00:01:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243410 ; free virtual = 311705
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243410 ; free virtual = 311706
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.201 | TNS=-905.231 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.023  |          5.956  |            0  |              0  |                     9  |           0  |           1  |  00:00:04  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.004  |          7.799  |           54  |              0  |                    42  |           0  |           1  |  00:00:22  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          1.021  |            5  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  Critical Pin       |          0.000  |          5.200  |            0  |              0  |                    13  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.027  |         19.976  |           59  |              0  |                    69  |           0  |          11  |  00:00:28  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243410 ; free virtual = 311706
Ending Physical Synthesis Task | Checksum: 1a6557a03

Time (s): cpu = 00:01:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243414 ; free virtual = 311710
INFO: [Common 17-83] Releasing license: Implementation
236 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243422 ; free virtual = 311718
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243420 ; free virtual = 311715
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243412 ; free virtual = 311710
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243362 ; free virtual = 311673
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c9cbb349 ConstDB: 0 ShapeSum: b974eeae RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "numer_[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom_[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom_[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer_[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer_[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: ae293aad

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243044 ; free virtual = 311404
Post Restoration Checksum: NetGraph: 3500c5f NumContArr: aad92e4e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ae293aad

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243045 ; free virtual = 311406

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ae293aad

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243053 ; free virtual = 311370

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ae293aad

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243050 ; free virtual = 311368
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a8a9ade9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243008 ; free virtual = 311366
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.679 | TNS=-616.072| WHS=0.047  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1250a1345

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243032 ; free virtual = 311348

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2299961ac

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 243017 ; free virtual = 311354

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2721
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.712 | TNS=-1600.101| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e51132ca

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 242991 ; free virtual = 311332

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 825
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.106 | TNS=-1436.715| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17ad992f2

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 244411 ; free virtual = 312734

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 592
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.045 | TNS=-1399.633| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15539ab3d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 244494 ; free virtual = 312810
Phase 4 Rip-up And Reroute | Checksum: 15539ab3d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 244668 ; free virtual = 312984

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15539ab3d

Time (s): cpu = 00:01:23 ; elapsed = 00:00:46 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245597 ; free virtual = 313913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.045 | TNS=-1399.633| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21c24fa82

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245568 ; free virtual = 313884

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21c24fa82

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245568 ; free virtual = 313884
Phase 5 Delay and Skew Optimization | Checksum: 21c24fa82

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245566 ; free virtual = 313882

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 182ac47b2

Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245536 ; free virtual = 313852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.034 | TNS=-1392.044| WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 182ac47b2

Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245528 ; free virtual = 313844
Phase 6 Post Hold Fix | Checksum: 182ac47b2

Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245522 ; free virtual = 313838

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.15144 %
  Global Horizontal Routing Utilization  = 4.87956 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1abf28f38

Time (s): cpu = 00:01:25 ; elapsed = 00:00:47 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245517 ; free virtual = 313833

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1abf28f38

Time (s): cpu = 00:01:25 ; elapsed = 00:00:47 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245512 ; free virtual = 313828

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a8e73f9d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245404 ; free virtual = 313720

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.034 | TNS=-1392.044| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a8e73f9d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245491 ; free virtual = 313806
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245543 ; free virtual = 313859

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:00:52 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245543 ; free virtual = 313858
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245540 ; free virtual = 313856
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245521 ; free virtual = 313841
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3010.793 ; gain = 0.000 ; free physical = 245480 ; free virtual = 313812
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3051.820 ; gain = 0.000 ; free physical = 245624 ; free virtual = 313986
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:52:15 2022...
