// Seed: 1609847870
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    output tri1  id_2
);
  always id_1 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input supply1 id_1,
    input wor id_2,
    output logic id_3,
    output wand id_4
);
  always
    for (id_0 = id_2; (1); id_3 = 1) begin : LABEL_0
      id_0 <= 1;
      id_0 = 1;
      id_0 = id_2 - id_1;
    end
  logic id_6;
  ;
  assign id_0 = -1;
  assign id_3 = id_2;
  final id_3 <= 1;
  assign id_0 = id_2;
  module_0 modCall_1 ();
endmodule
