
synthesis -f "ProjetoTinyQV_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Thu Nov 20 15:56:26 2025


Command Line:  synthesis -f ProjetoTinyQV_impl1_lattice.synproj -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-45F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = tinyQV_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1 (searchpath added)
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV (searchpath added)
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/alu.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/bram.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/core.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/counter.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/cpu.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/decode.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/latch_reg.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/uart_rx.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/uart_tx.v
NGD file = ProjetoTinyQV_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/alu.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/bram.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/core.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/counter.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/cpu.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/decode.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/latch_reg.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/mem_ctrl.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/peripherals_min.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_flash.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/register.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/time.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/tinyqv.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/top.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_rx.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_tx.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): tinyQV_top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/top.v(8): " arg1="tinyQV_top" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/top.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/tinyqv.v(9): " arg1="tinyQV" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/tinyqv.v" arg3="9"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/tinyqv.v(86): " arg1="32" arg2="1" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/tinyqv.v" arg4="86"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/cpu.v(6): " arg1="tinyqv_cpu" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/cpu.v" arg3="6"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/decode.v(6): " arg1="tinyqv_decoder" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/decode.v" arg3="6"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/cpu.v(241): " arg1="32" arg2="3" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/cpu.v" arg4="241"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/core.v(6): " arg1="tinyqv_core" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/core.v" arg3="6"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/register.v(10): " arg1="tinyqv_registers" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/register.v" arg3="10"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/alu.v(25): " arg1="tinyqv_alu" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/alu.v" arg3="25"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/alu.v(61): " arg1="tinyqv_shifter" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/alu.v" arg3="61"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/alu.v(95): " arg1="tinyqv_mul" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/alu.v" arg3="95"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/core.v(147): " arg1="32" arg2="1" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/core.v" arg4="147"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/core.v(210): " arg1="32" arg2="2" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/core.v" arg4="210"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/counter.v(3): " arg1="tinyqv_counter(OUTPUT_WIDTH=7)" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/counter.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/counter.v(3): " arg1="tinyqv_counter" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/counter.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/time.v(12): " arg1="tinyQV_time" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/time.v" arg3="12"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/mem_ctrl.v(6): " arg1="tinyqv_mem_ctrl" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/mem_ctrl.v" arg3="6"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v(35): " arg1="qspi_controller" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v" arg3="35"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v(140): " arg1="32" arg2="3" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v" arg4="140"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v(142): " arg1="32" arg2="3" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v" arg4="142"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v(161): " arg1="32" arg2="3" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v" arg4="161"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v(179): " arg1="32" arg2="3" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v" arg4="179"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v(207): " arg1="32" arg2="3" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v" arg4="207"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/peripherals_min.v(1): " arg1="peripherals_min(CLOCK_MHZ=14)" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/peripherals_min.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_tx.v(14): " arg1="uart_tx(CLK_HZ=14000000)" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_tx.v" arg3="14"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_tx.v(85): " arg1="32" arg2="4" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_tx.v" arg4="85"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_rx.v(14): " arg1="uart_rx(CLK_HZ=14000000)" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_rx.v" arg3="14"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_rx.v(95): " arg1="32" arg2="4" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_rx.v" arg4="95"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_rx.v(101): " arg1="32" arg2="4" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_rx.v" arg4="101"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_rx.v(105): " arg1="32" arg2="4" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_rx.v" arg4="105"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_tx.v(14): " arg1="uart_tx(BIT_RATE=1000000,CLK_HZ=14000000)" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_tx.v" arg3="14"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_tx.v(85): " arg1="32" arg2="4" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/uart_tx.v" arg4="85"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/top.v(228): " arg1="32" arg2="8" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/top.v" arg4="228"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/top.v(34): " arg1="qspi_data_in[3]" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/top.v" arg3="34"  />
Last elaborated design is tinyQV_top()
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = tinyQV_top.
######## Missing driver on net qspi_data_in[3]. Patching with GND.
######## Missing driver on net qspi_data_in[2]. Patching with GND.
######## Missing driver on net qspi_data_in[1]. Patching with GND.
######## Missing driver on net qspi_data_in[0]. Patching with GND.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/peripherals_min.v(105): " arg1="\i_peripherals/uart_tx_en_48" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/peripherals_min.v" arg3="105"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/peripherals_min.v(115): " arg1="\i_peripherals/uart_rx_read_50" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/peripherals_min.v" arg3="115"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\i_peripherals/UART_TX_I/fsm_state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\i_tinyqv/mem/q_ctrl/spi_in_buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\i_tinyqv/mem/q_ctrl/spi_in_buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\i_tinyqv/mem/q_ctrl/spi_in_buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\i_tinyqv/mem/q_ctrl/delay_cycles_cfg"  />


######### Begin FIR Info ########


Number of FIR filters recognized: 1



######### End FIR Info ########


    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/alu.v(105): " arg1="_add_1_i3" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/alu.v" arg3="105"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="_add_1_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="_add_1_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="_add_1_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="_add_1_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="add_4236_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="add_4236_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="_add_1_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="_add_1_e3"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="ui_in[7]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="ui_in[6]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="ui_in[5]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="ui_in[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="ui_in[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="ui_in[2]"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/peripherals_min.v(88): " arg1="\i_peripherals/uo_out_i1" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/peripherals_min.v" arg3="88"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v(117): " arg1="\i_tinyqv/mem/q_ctrl/delay_cycles_cfg__i1" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase3/projetotinyqv/projetotinyqv/impl1/source/qspi_ctrl.v" arg3="117"  />
GSR instance connected to net rst_reg_n.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in tinyQV_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ui_in[7]" arg2="ui_in[7]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ui_in[6]" arg2="ui_in[6]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ui_in[5]" arg2="ui_in[5]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ui_in[4]" arg2="ui_in[4]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ui_in[3]" arg2="ui_in[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ui_in[2]" arg2="ui_in[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[2]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="12"  />

Design Results:
   3228 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file ProjetoTinyQV_impl1.ngd.

################### Begin Area Report (tinyQV_top)######################
Number of register bits => 1015 of 44457 (2 % )
CCU2C => 49
FD1P3AX => 228
FD1P3BX => 1
FD1P3IX => 168
FD1P3JX => 4
FD1S3AX => 554
FD1S3DX => 1
FD1S3IX => 55
FD1S3JX => 4
GSR => 1
IB => 4
INV => 1
L6MUX21 => 56
LUT4 => 1835
MULT18X18D => 1
OB => 8
PFUMX => 255
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 1015
Clock Enable Nets
Number of Clock Enables: 79
Top 10 highest fanout Clock Enables:
  Net : i_tinyqv/cpu/i_core/clk_c_enable_255, loads : 33
  Net : i_tinyqv/cpu/i_core/clk_c_enable_396, loads : 25
  Net : i_tinyqv/cpu/clk_c_enable_392, loads : 23
  Net : i_tinyqv/cpu/clk_c_enable_91, loads : 14
  Net : i_tinyqv/cpu/clk_c_enable_216, loads : 14
  Net : i_tinyqv/cpu/clk_c_enable_72, loads : 14
  Net : i_tinyqv/cpu/clk_c_enable_219, loads : 14
  Net : i_tinyqv/cpu/i_core/clk_c_enable_206, loads : 11
  Net : i_tinyqv/cpu/clk_c_enable_69, loads : 11
  Net : i_tinyqv/cpu/clk_c_enable_312, loads : 11
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : i_tinyqv/cpu/i_timer/i_mtime/n25424, loads : 142
  Net : i_tinyqv/cpu/counter_hi_2, loads : 114
  Net : i_tinyqv/cpu/n25338, loads : 101
  Net : i_tinyqv/cpu/n26598, loads : 81
  Net : i_tinyqv/cpu/n26597, loads : 73
  Net : i_tinyqv/cpu/alu_op_in_2, loads : 67
  Net : i_tinyqv/cpu/counter_hi_3, loads : 66
  Net : i_tinyqv/cpu/debug_instr_valid, loads : 61
  Net : i_tinyqv/cpu/n25284, loads : 61
  Net : i_tinyqv/cpu/n25279, loads : 61
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   28.109 MHz|    29 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 145.672  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.734  secs
--------------------------------------------------------------

map -a "ECP5U" -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial   "ProjetoTinyQV_impl1.ngd" -o "ProjetoTinyQV_impl1_map.ncd" -pr "ProjetoTinyQV_impl1.prf" -mp "ProjetoTinyQV_impl1.mrp" -lpf "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/ProjetoTinyQV_impl1.lpf" -lpf "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/ProjetoTinyQV.lpf"             
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ProjetoTinyQV_impl1.ngd
   Picdevice="LFE5U-45F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-45FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[7]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[6]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[5]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[4]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ui_in[2]"  />
Removing unused logic...

Optimizing...

163 CCU2 constant inputs absorbed.

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="ui_in[7:0](7)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="ui_in[7:0](6)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="ui_in[7:0](5)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="ui_in[7:0](4)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="ui_in[7:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="ui_in[7:0](2)"  />



Design Summary:
   Number of registers:   1015 out of 44457 (2%)
      PFU registers:         1015 out of 43848 (2%)
      PIO registers:            0 out of   609 (0%)
   Number of SLICEs:      1379 out of 21924 (6%)
      SLICEs as Logic/ROM:   1379 out of 21924 (6%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:         49 out of 21924 (0%)
   Number of LUT4s:        1930 out of 43848 (4%)
      Number used as logic LUTs:        1832
      Number used as distributed RAM:     0
      Number used as ripple logic:       98
      Number used as shift registers:     0
   Number of PIO sites used: 12 out of 203 (6%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          1
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  2 out of 144 (1 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net clk_c: 595 loads, 594 rising, 1 falling (Driver: PIO clk )
   Number of Clock Enables:  79
     Net rst_reg_n: 1 loads, 1 LSLICEs
     Net clk_c_enable_397: 5 loads, 5 LSLICEs
     Net i_debug_uart_tx/clk_c_enable_108: 1 loads, 1 LSLICEs
     Net i_debug_uart_tx/clk_c_enable_175: 2 loads, 2 LSLICEs
     Net next_bit: 2 loads, 2 LSLICEs
     Net clk_c_enable_322: 2 loads, 2 LSLICEs
     Net clk_c_enable_208: 1 loads, 1 LSLICEs
     Net clk_c_enable_206: 1 loads, 1 LSLICEs
     Net clk_c_enable_354: 2 loads, 2 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_26: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_43: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_52: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_157: 4 loads, 4 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_134: 4 loads, 4 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_142: 4 loads, 4 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_150: 4 loads, 4 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_193: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_103: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_83: 3 loads, 3 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_95: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_358: 6 loads, 6 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_282: 2 loads, 2 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_313: 2 loads, 2 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_191: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_355: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_219: 7 loads, 7 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_203: 10 loads, 10 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_15: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_84: 5 loads, 5 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_29: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_393: 22 loads, 22 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_312: 8 loads, 8 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_72: 7 loads, 7 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_38: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_69: 6 loads, 6 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_56: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_93: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_54: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_110: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_74: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_91: 7 loads, 7 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_197: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_102: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_309: 15 loads, 15 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_216: 7 loads, 7 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_368: 5 loads, 5 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_194: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_324: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_314: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_209: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_392: 19 loads, 19 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_218: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_328: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_332: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_336: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_340: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_344: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_348: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_352: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_370: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_111: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_205: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_170: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_190: 3 loads, 3 LSLICEs
     Net clk_c_enable_27: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_255: 17 loads, 17 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_161: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_94: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_396: 13 loads, 13 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_279: 4 loads, 4 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_280: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_158: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_162: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_176: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_180: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_184: 3 loads, 3 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_189: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_320: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_359: 1 loads, 1 LSLICEs
   Number of LSRs:  28
     Net rst_reg_n: 10 loads, 10 LSLICEs
     Net i_debug_uart_tx/n25332: 3 loads, 3 LSLICEs
     Net i_debug_uart_tx/n25242: 1 loads, 1 LSLICEs
     Net i_debug_uart_tx/n6894: 2 loads, 2 LSLICEs
     Net n777: 5 loads, 5 LSLICEs
     Net n25273: 13 loads, 13 LSLICEs
     Net rst_reg_n_adj_2398: 98 loads, 98 LSLICEs
     Net clk_c_enable_206: 1 loads, 1 LSLICEs
     Net n20097: 1 loads, 1 LSLICEs
     Net n6595: 1 loads, 1 LSLICEs
     Net n25154: 10 loads, 10 LSLICEs
     Net i_tinyqv/mem/qspi_data_byte_idx_1__N_1756: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/n6611: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/instr_active_N_1837: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/write_qspi_data_byte_idx_1_N_1752_0: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/n8460: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/n5278: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/q_ctrl/n21583: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/n54: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/n20739: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_205: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_timer/i_mtime/n7696: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/n9319: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/n13946: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/n5287: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/n9321: 3 loads, 3 LSLICEs
     Net i_tinyqv/cpu/i_core/n14438: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/multiplier/n7: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net rst_reg_n_adj_2398: 144 loads
     Net counter_hi_2: 116 loads
     Net i_tinyqv/cpu/n25338: 101 loads
     Net i_tinyqv/cpu/n26598: 81 loads
     Net i_tinyqv/cpu/n26597: 72 loads
     Net counter_hi_3: 68 loads
     Net i_tinyqv/cpu/alu_op_in_2: 67 loads
     Net debug_instr_valid: 63 loads
     Net i_tinyqv/cpu/n25279: 61 loads
     Net i_tinyqv/cpu/n25284: 60 loads
 

   Number of warnings:  12
   Number of errors:    0


. MULT18X18D  i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_mult_2:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 88 MB

Dumping design to file ProjetoTinyQV_impl1_map.ncd.

ncd2vdb "ProjetoTinyQV_impl1_map.ncd" ".vdbs/ProjetoTinyQV_impl1_map.vdb"

Loading device for application ncd2vdb from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.

mpartrce -p "ProjetoTinyQV_impl1.p2t" -f "ProjetoTinyQV_impl1.p3t" -tf "ProjetoTinyQV_impl1.pt" "ProjetoTinyQV_impl1_map.ncd" "ProjetoTinyQV_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "ProjetoTinyQV_impl1_map.ncd"
Thu Nov 20 15:56:33 2025

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml" -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 ProjetoTinyQV_impl1_map.ncd ProjetoTinyQV_impl1.dir/5_1.ncd ProjetoTinyQV_impl1.prf
Preference file: ProjetoTinyQV_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ProjetoTinyQV_impl1_map.ncd.
Design name: tinyQV_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      12/245           4% used
                     12/203           5% bonded

   SLICE           1379/21924         6% used

   GSR                1/1           100% used
   MULT18             1/72            1% used


Number of Signals: 2789
Number of Connections: 9103

Pin Constraint Summary:
   0 out of 12 pins locked (0% locked).


The following 11 signals are selected to use the primary clock routing resources:
    clk_c (driver: clk, clk/ce/sr load #: 595/0/0)
    rst_reg_n_adj_2398 (driver: i_tinyqv/SLICE_1364, clk/ce/sr load #: 0/0/98)
    i_tinyqv/cpu/clk_c_enable_393 (driver: i_tinyqv/cpu/i_core/SLICE_1193, clk/ce/sr load #: 0/22/0)
    i_tinyqv/cpu/clk_c_enable_392 (driver: i_tinyqv/SLICE_856, clk/ce/sr load #: 0/19/0)
    i_tinyqv/cpu/i_core/clk_c_enable_255 (driver: i_tinyqv/cpu/i_core/SLICE_1070, clk/ce/sr load #: 0/17/0)
    i_tinyqv/cpu/clk_c_enable_309 (driver: i_tinyqv/cpu/SLICE_1019, clk/ce/sr load #: 0/15/0)
    n25273 (driver: i_tinyqv/cpu/i_core/SLICE_1088, clk/ce/sr load #: 0/0/13)
    i_tinyqv/cpu/i_core/clk_c_enable_396 (driver: i_tinyqv/cpu/i_core/SLICE_1346, clk/ce/sr load #: 0/13/0)
    rst_reg_n (driver: SLICE_1252, clk/ce/sr load #: 0/1/10)
    n25154 (driver: i_tinyqv/mem/q_ctrl/SLICE_1152, clk/ce/sr load #: 0/0/10)
    i_tinyqv/cpu/clk_c_enable_203 (driver: i_tinyqv/cpu/SLICE_928, clk/ce/sr load #: 0/10/0)


Signal rst_reg_n is selected as Global Set/Reset.
.
Starting Placer Phase 0.
.............
Finished Placer Phase 0.  REAL time: 2 secs 


Starting Placer Phase 1.
.............................
Placer score = 639693.
Finished Placer Phase 1.  REAL time: 5 secs 

Starting Placer Phase 2.
.
Placer score =  633152
Finished Placer Phase 2.  REAL time: 6 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 12 (8%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "clk_c" from comp "clk" on CLK_PIN site "B11 (PT38A)", CLK/CE/SR load = 47
  PRIMARY "rst_reg_n_adj_2398" from Q0 on comp "i_tinyqv/SLICE_1364" on site "R41C48C", CLK/CE/SR load = 11
  PRIMARY "i_tinyqv/cpu/clk_c_enable_392" from F0 on comp "i_tinyqv/SLICE_856" on site "R33C34D", CLK/CE/SR load = 14
  PRIMARY "i_tinyqv/cpu/clk_c_enable_203" from F0 on comp "i_tinyqv/cpu/SLICE_928" on site "R35C43B", CLK/CE/SR load = 8

  PRIMARY  : 4 out of 16 (25%)

Quadrant TR Clocks:
  PRIMARY "clk_c" from comp "clk" on CLK_PIN site "B11 (PT38A)", CLK/CE/SR load = 82
  PRIMARY "rst_reg_n_adj_2398" from Q0 on comp "i_tinyqv/SLICE_1364" on site "R41C48C", CLK/CE/SR load = 10
  PRIMARY "i_tinyqv/cpu/clk_c_enable_392" from F0 on comp "i_tinyqv/SLICE_856" on site "R33C34D", CLK/CE/SR load = 3
  PRIMARY "rst_reg_n" from Q0 on comp "SLICE_1252" on site "R31C49B", CLK/CE/SR load = 5
  PRIMARY "n25154" from F0 on comp "i_tinyqv/mem/q_ctrl/SLICE_1152" on site "R30C53D", CLK/CE/SR load = 10
  PRIMARY "i_tinyqv/cpu/clk_c_enable_203" from F0 on comp "i_tinyqv/cpu/SLICE_928" on site "R35C43B", CLK/CE/SR load = 2

  PRIMARY  : 6 out of 16 (37%)

Quadrant BL Clocks:
  PRIMARY "clk_c" from comp "clk" on CLK_PIN site "B11 (PT38A)", CLK/CE/SR load = 232
  PRIMARY "rst_reg_n_adj_2398" from Q0 on comp "i_tinyqv/SLICE_1364" on site "R41C48C", CLK/CE/SR load = 14
  PRIMARY "i_tinyqv/cpu/clk_c_enable_393" from F0 on comp "i_tinyqv/cpu/i_core/SLICE_1193" on site "R36C43A", CLK/CE/SR load = 14
  PRIMARY "i_tinyqv/cpu/clk_c_enable_392" from F0 on comp "i_tinyqv/SLICE_856" on site "R33C34D", CLK/CE/SR load = 2

  PRIMARY  : 4 out of 16 (25%)

Quadrant BR Clocks:
  PRIMARY "clk_c" from comp "clk" on CLK_PIN site "B11 (PT38A)", CLK/CE/SR load = 234
  PRIMARY "rst_reg_n_adj_2398" from Q0 on comp "i_tinyqv/SLICE_1364" on site "R41C48C", CLK/CE/SR load = 63
  PRIMARY "i_tinyqv/cpu/clk_c_enable_393" from F0 on comp "i_tinyqv/cpu/i_core/SLICE_1193" on site "R36C43A", CLK/CE/SR load = 8
  PRIMARY "i_tinyqv/cpu/i_core/clk_c_enable_255" from F1 on comp "i_tinyqv/cpu/i_core/SLICE_1070" on site "R45C43C", CLK/CE/SR load = 17
  PRIMARY "i_tinyqv/cpu/clk_c_enable_309" from F1 on comp "i_tinyqv/cpu/SLICE_1019" on site "R37C47C", CLK/CE/SR load = 15
  PRIMARY "n25273" from F1 on comp "i_tinyqv/cpu/i_core/SLICE_1088" on site "R47C46B", CLK/CE/SR load = 13
  PRIMARY "i_tinyqv/cpu/i_core/clk_c_enable_396" from F0 on comp "i_tinyqv/cpu/i_core/SLICE_1346" on site "R47C51D", CLK/CE/SR load = 13
  PRIMARY "rst_reg_n" from Q0 on comp "SLICE_1252" on site "R31C49B", CLK/CE/SR load = 6

  PRIMARY  : 8 out of 16 (50%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   12 out of 245 (4.9%) PIO sites used.
   12 out of 203 (5.9%) bonded PIO sites used.
   Number of PIO comps: 12; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 2 / 27 (  7%) | 2.5V       | -          | -          |
| 1        | 2 / 33 (  6%) | 2.5V       | -          | -          |
| 2        | 1 / 32 (  3%) | 2.5V       | -          | -          |
| 3        | 3 / 33 (  9%) | 2.5V       | -          | -          |
| 6        | 4 / 33 ( 12%) | 2.5V       | -          | -          |
| 7        | 0 / 32 (  0%) | -          | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18
# of MULT9                                                                 
# of MULT18                                                                
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice #:          19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
# of MULT9                                                                 
# of MULT18                                       1                        
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice 28         Component_Type       Physical_Type                         Instance_Name                      
 MULT18_R46C47         MULT18X18D             MULT18          i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_mult_2    

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 5 secs 

Dumping design to file ProjetoTinyQV_impl1.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 9103 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 11 secs 

Start NBR router at 15:56:44 11/20/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 15:56:44 11/20/25

Start NBR section for initial routing at 15:56:44 11/20/25
Level 4, iteration 1
556(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:56:45 11/20/25
Level 4, iteration 1
266(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 
Level 4, iteration 2
113(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 
Level 4, iteration 3
51(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 
Level 4, iteration 4
15(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 

Start NBR section for re-routing at 15:56:45 11/20/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs 

Start NBR section for post-routing at 15:56:45 11/20/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 11 secs 
Total REAL time: 12 secs 
Completely routed.
End of route.  9103 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file ProjetoTinyQV_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 12 secs 
Total REAL time to completion: 13 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "ProjetoTinyQV_impl1.pt" -o "ProjetoTinyQV_impl1.twr" "ProjetoTinyQV_impl1.ncd" "ProjetoTinyQV_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file projetotinyqv_impl1.ncd.
Design name: tinyQV_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Thu Nov 20 15:56:47 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoTinyQV_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml ProjetoTinyQV_impl1.ncd ProjetoTinyQV_impl1.prf 
Design file:     projetotinyqv_impl1.ncd
Preference file: projetotinyqv_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 102674562
Cumulative negative slack: 102674562

Constraints cover 10903685 paths, 1 nets, and 9083 connections (99.78% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Thu Nov 20 15:56:48 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoTinyQV_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml ProjetoTinyQV_impl1.ncd ProjetoTinyQV_impl1.prf 
Design file:     projetotinyqv_impl1.ncd
Preference file: projetotinyqv_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10903685 paths, 1 nets, and 9083 connections (99.78% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 102674562 (setup), 0 (hold)
Cumulative negative slack: 102674562 (102674562+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 251 MB


tmcheck -par "ProjetoTinyQV_impl1.par" 

bitgen -w "ProjetoTinyQV_impl1.ncd" -f "ProjetoTinyQV_impl1.t2b" -e -s "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/ProjetoTinyQV.sec" -k "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/ProjetoTinyQV.bek" "ProjetoTinyQV_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ProjetoTinyQV_impl1.ncd.
Design name: tinyQV_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from ProjetoTinyQV_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "ProjetoTinyQV_impl1.bit".
Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 371 MB
