<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREFFT_C0_COREFFT_C0_0_COREFFT</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>input_vector.mon</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="1"><name>COREFFT_C0_COREFFT_C0_0_twidLUT_fft_strm.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="2"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_dly_512_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="3"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_dly_256_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="4"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_dly_128_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="5"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_dly_64_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="6"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_dly_32_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="7"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_dly_16_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="8"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_dly_8_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="9"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_dly_4_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="10"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_dly_2_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="11"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_twid_2_g5_L.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="12"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_twid_4_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="13"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_twid_6_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="14"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_twid_8_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="15"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_twid_10_g5_u.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="16"><name>COREFFT_C0_COREFFT_C0_0_pipeFFT_bit_rev0_g5_L.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="17"><name>tb_inc_fft_strm.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="18"><name>dummy</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="19"><name>rtl/streaming/vlog/core/dly_lines.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="20"><name>rtl/streaming/vlog/core/modules_fft_strm.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="21"><name>rtl/streaming/vlog/core/COREFFT_STRM.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="22"><name>rtl/streaming/vlog/core/COREFFT_TOP.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="23"><name>../../../Actel/DirectCore/COREFFT/8.1.100/rtl/streaming/vlog/test/user/bhvKit_fft_strm.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="24"><name>rtl/streaming/vlog/test/user/tb_fft_strm.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><SimulationTime>-all</SimulationTime><requireUniquify/></vendorExtensions></file><file fileid="25"><name>coreparameters.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view></views></hwModel></Component>