# Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming.
#### Upholding the RTL journey

## About

A Digital Book of our Verilog-based RTL designs with testbenches, simulated using Icarus Verilog and GTKWave and synthesis with Yosys. This repo upholds the foundationa in digital logic circuits as part of my VLSI learning journey using open-source tools. 
This repository documents my day by day journey of learning digital design and Verilog HDL from scratch.

## Accomplished

[Day 1 - AND GATE ](https://github.com/sufiyanalic7/Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming./tree/main/DAY%20%3A1%20-%20AND%20GATE)

[Day 2 - OR GATE ](https://github.com/sufiyanalic7/Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming./tree/main/DAY%3A2%20OR%20GATE)

[Day 3 - NAND GATE ](https://github.com/sufiyanalic7/Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming./tree/main/DAY%3B3%20NAND%20GATE) 

[Day 4 - NOR GATE ](https://github.com/sufiyanalic7/Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming./tree/main/DAY4%3A%20NOR%20GATE)

[Day 5 - XNOR GATE ](https://github.com/sufiyanalic7/Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming./tree/main/DAY5%3A%20XNOR%20GATE)

[Day 6 - XOR GATE ](https://github.com/sufiyanalic7/Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming./tree/main/DAY6%3A%20XOR)

[Day 7 - Not Gate-(INVERTER) ](https://github.com/sufiyanalic7/Connecting-The-Dots-In-RTL-DaybyDay-using-Icarus-verilog_Gtkwave_Yosys-Programming./tree/main/DAY%207%20%3A%20NOT%20GATE%20(INVERTER))

## PROGRESSING TO BUILD

- DAY 8: HALF ADDER  
- DAY 9: FULL ADDER  
- DAY 10: 2*1 MUX  
- DAY 11: 4*1 MUX  
- DAY 12: 1BIT COMPARATOR  
- DAY 13: 4BIT COMPARATOR  
- DAY 14: 2*4 DECODER  
- DAY 15: 4*2 ENCODER  
- DAY 16: 2BIT ALU  
- DAY 17: 4BIT ALU  
- DAY 18: 8BIT ALU  
- DAY 19: RIPPLE CARRY SUBTRACTOR  
- DAY 20: CARRY LOOK AHEAD ADDER  
- DAY 21: 4BIT ADDER SUBTRACTOR  
- DAY 22: DLATCH  
- DAY 23: D FLIP-FLOP  
- DAY 24: 4BIT BINARY UP COUNTER  
- DAY 25: UP/DOWN COUNTER  
- DAY 26: RING COUNTER  
- DAY 27: JOHNSON COUNTER  
- DAY 28: BCD COUNTER  
- DAY 29: MOD-N COUNTER  
- DAY 30: CLOCK DIVIDER  
- DAY 31: MEALY FSM  
- DAY 32: MOORE FSM
- NEVER STOP LEARNING, ITS A CONTINUES PROCESS. MORE TO GO.....
