
blink_led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c5c  08000234  08000234  00010234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08002e90  08002e90  00012e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002f68  08002f68  00012f68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002f6c  08002f6c  00012f6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000009  20000000  08002f70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000006c  2000000c  08002f79  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000078  08002f79  00020078  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00020009  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e8c6  00000000  00000000  0002003f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001cf9  00000000  00000000  0002e905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000da0  00000000  00000000  00030600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000cc8  00000000  00000000  000313a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00030ad1  00000000  00000000  00032068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000eb85  00000000  00000000  00062b39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00137b71  00000000  00000000  000716be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  001a922f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003910  00000000  00000000  001a9280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000234 <__do_global_dtors_aux>:
 8000234:	b510      	push	{r4, lr}
 8000236:	4c05      	ldr	r4, [pc, #20]	; (800024c <__do_global_dtors_aux+0x18>)
 8000238:	7823      	ldrb	r3, [r4, #0]
 800023a:	b933      	cbnz	r3, 800024a <__do_global_dtors_aux+0x16>
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <__do_global_dtors_aux+0x1c>)
 800023e:	b113      	cbz	r3, 8000246 <__do_global_dtors_aux+0x12>
 8000240:	4804      	ldr	r0, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x20>)
 8000242:	e000      	b.n	8000246 <__do_global_dtors_aux+0x12>
 8000244:	bf00      	nop
 8000246:	2301      	movs	r3, #1
 8000248:	7023      	strb	r3, [r4, #0]
 800024a:	bd10      	pop	{r4, pc}
 800024c:	2000000c 	.word	0x2000000c
 8000250:	00000000 	.word	0x00000000
 8000254:	08002e78 	.word	0x08002e78

08000258 <frame_dummy>:
 8000258:	b508      	push	{r3, lr}
 800025a:	4b03      	ldr	r3, [pc, #12]	; (8000268 <frame_dummy+0x10>)
 800025c:	b11b      	cbz	r3, 8000266 <frame_dummy+0xe>
 800025e:	4903      	ldr	r1, [pc, #12]	; (800026c <frame_dummy+0x14>)
 8000260:	4803      	ldr	r0, [pc, #12]	; (8000270 <frame_dummy+0x18>)
 8000262:	e000      	b.n	8000266 <frame_dummy+0xe>
 8000264:	bf00      	nop
 8000266:	bd08      	pop	{r3, pc}
 8000268:	00000000 	.word	0x00000000
 800026c:	20000010 	.word	0x20000010
 8000270:	08002e78 	.word	0x08002e78

08000274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000278:	f000 faae 	bl	80007d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027c:	f000 f812 	bl	80002a4 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 8000280:	f000 f859 	bl	8000336 <SystemPower_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000284:	f000 f87a 	bl	800037c <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000288:	f000 f865 	bl	8000356 <MX_ICACHE_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_7);
 800028c:	2180      	movs	r1, #128	; 0x80
 800028e:	4804      	ldr	r0, [pc, #16]	; (80002a0 <main+0x2c>)
 8000290:	f000 fde4 	bl	8000e5c <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000294:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000298:	f000 faec 	bl	8000874 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_7);
 800029c:	e7f6      	b.n	800028c <main+0x18>
 800029e:	bf00      	nop
 80002a0:	42020800 	.word	0x42020800

080002a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b09e      	sub	sp, #120	; 0x78
 80002a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002aa:	f107 0318 	add.w	r3, r7, #24
 80002ae:	2260      	movs	r2, #96	; 0x60
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f002 fdd8 	bl	8002e68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	463b      	mov	r3, r7
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
 80002c0:	609a      	str	r2, [r3, #8]
 80002c2:	60da      	str	r2, [r3, #12]
 80002c4:	611a      	str	r2, [r3, #16]
 80002c6:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 80002c8:	2000      	movs	r0, #0
 80002ca:	f000 fe11 	bl	8000ef0 <HAL_PWREx_ControlVoltageScaling>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d001      	beq.n	80002d8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002d4:	f000 f956 	bl	8000584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002d8:	2310      	movs	r3, #16
 80002da:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002dc:	2301      	movs	r3, #1
 80002de:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80002e0:	2310      	movs	r3, #16
 80002e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 80002e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002ea:	2300      	movs	r3, #0
 80002ec:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ee:	f107 0318 	add.w	r3, r7, #24
 80002f2:	4618      	mov	r0, r3
 80002f4:	f000 feee 	bl	80010d4 <HAL_RCC_OscConfig>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002fe:	f000 f941 	bl	8000584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000302:	231f      	movs	r3, #31
 8000304:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000306:	2300      	movs	r3, #0
 8000308:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030a:	2300      	movs	r3, #0
 800030c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800030e:	2300      	movs	r3, #0
 8000310:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000312:	2300      	movs	r3, #0
 8000314:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000316:	2300      	movs	r3, #0
 8000318:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800031a:	463b      	mov	r3, r7
 800031c:	2100      	movs	r1, #0
 800031e:	4618      	mov	r0, r3
 8000320:	f001 fdae 	bl	8001e80 <HAL_RCC_ClockConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800032a:	f000 f92b 	bl	8000584 <Error_Handler>
  }
}
 800032e:	bf00      	nop
 8000330:	3778      	adds	r7, #120	; 0x78
 8000332:	46bd      	mov	sp, r7
 8000334:	bd80      	pop	{r7, pc}

08000336 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000336:	b580      	push	{r7, lr}
 8000338:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 800033a:	f000 feab 	bl	8001094 <HAL_PWREx_EnableVddIO2>

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 800033e:	f000 feb9 	bl	80010b4 <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000342:	2002      	movs	r0, #2
 8000344:	f000 fe56 	bl	8000ff4 <HAL_PWREx_ConfigSupply>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <SystemPower_Config+0x1c>
  {
    Error_Handler();
 800034e:	f000 f919 	bl	8000584 <Error_Handler>
  }
}
 8000352:	bf00      	nop
 8000354:	bd80      	pop	{r7, pc}

08000356 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000356:	b580      	push	{r7, lr}
 8000358:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800035a:	2000      	movs	r0, #0
 800035c:	f000 fd98 	bl	8000e90 <HAL_ICACHE_ConfigAssociativityMode>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000366:	f000 f90d 	bl	8000584 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800036a:	f000 fdb1 	bl	8000ed0 <HAL_ICACHE_Enable>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d001      	beq.n	8000378 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000374:	f000 f906 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000378:	bf00      	nop
 800037a:	bd80      	pop	{r7, pc}

0800037c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b08a      	sub	sp, #40	; 0x28
 8000380:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000382:	f107 0314 	add.w	r3, r7, #20
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
 800038a:	605a      	str	r2, [r3, #4]
 800038c:	609a      	str	r2, [r3, #8]
 800038e:	60da      	str	r2, [r3, #12]
 8000390:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000392:	4b6d      	ldr	r3, [pc, #436]	; (8000548 <MX_GPIO_Init+0x1cc>)
 8000394:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000398:	4a6b      	ldr	r2, [pc, #428]	; (8000548 <MX_GPIO_Init+0x1cc>)
 800039a:	f043 0304 	orr.w	r3, r3, #4
 800039e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80003a2:	4b69      	ldr	r3, [pc, #420]	; (8000548 <MX_GPIO_Init+0x1cc>)
 80003a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80003a8:	f003 0304 	and.w	r3, r3, #4
 80003ac:	613b      	str	r3, [r7, #16]
 80003ae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003b0:	4b65      	ldr	r3, [pc, #404]	; (8000548 <MX_GPIO_Init+0x1cc>)
 80003b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80003b6:	4a64      	ldr	r2, [pc, #400]	; (8000548 <MX_GPIO_Init+0x1cc>)
 80003b8:	f043 0302 	orr.w	r3, r3, #2
 80003bc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80003c0:	4b61      	ldr	r3, [pc, #388]	; (8000548 <MX_GPIO_Init+0x1cc>)
 80003c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80003c6:	f003 0302 	and.w	r3, r3, #2
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80003ce:	4b5e      	ldr	r3, [pc, #376]	; (8000548 <MX_GPIO_Init+0x1cc>)
 80003d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80003d4:	4a5c      	ldr	r2, [pc, #368]	; (8000548 <MX_GPIO_Init+0x1cc>)
 80003d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003da:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80003de:	4b5a      	ldr	r3, [pc, #360]	; (8000548 <MX_GPIO_Init+0x1cc>)
 80003e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80003e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003e8:	60bb      	str	r3, [r7, #8]
 80003ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ec:	4b56      	ldr	r3, [pc, #344]	; (8000548 <MX_GPIO_Init+0x1cc>)
 80003ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80003f2:	4a55      	ldr	r2, [pc, #340]	; (8000548 <MX_GPIO_Init+0x1cc>)
 80003f4:	f043 0301 	orr.w	r3, r3, #1
 80003f8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80003fc:	4b52      	ldr	r3, [pc, #328]	; (8000548 <MX_GPIO_Init+0x1cc>)
 80003fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000402:	f003 0301 	and.w	r3, r3, #1
 8000406:	607b      	str	r3, [r7, #4]
 8000408:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800040a:	2200      	movs	r2, #0
 800040c:	2104      	movs	r1, #4
 800040e:	484f      	ldr	r0, [pc, #316]	; (800054c <MX_GPIO_Init+0x1d0>)
 8000410:	f000 fd0c 	bl	8000e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000414:	2200      	movs	r2, #0
 8000416:	2180      	movs	r1, #128	; 0x80
 8000418:	484d      	ldr	r0, [pc, #308]	; (8000550 <MX_GPIO_Init+0x1d4>)
 800041a:	f000 fd07 	bl	8000e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UCPD_DBn_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 800041e:	2200      	movs	r2, #0
 8000420:	21a0      	movs	r1, #160	; 0xa0
 8000422:	484c      	ldr	r0, [pc, #304]	; (8000554 <MX_GPIO_Init+0x1d8>)
 8000424:	f000 fd02 	bl	8000e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000428:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800042c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800042e:	4b4a      	ldr	r3, [pc, #296]	; (8000558 <MX_GPIO_Init+0x1dc>)
 8000430:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000432:	2300      	movs	r3, #0
 8000434:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000436:	f107 0314 	add.w	r3, r7, #20
 800043a:	4619      	mov	r1, r3
 800043c:	4844      	ldr	r0, [pc, #272]	; (8000550 <MX_GPIO_Init+0x1d4>)
 800043e:	f000 fb1d 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8000442:	2304      	movs	r3, #4
 8000444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000446:	2303      	movs	r3, #3
 8000448:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044a:	2300      	movs	r3, #0
 800044c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 800044e:	f107 0314 	add.w	r3, r7, #20
 8000452:	4619      	mov	r1, r3
 8000454:	483e      	ldr	r0, [pc, #248]	; (8000550 <MX_GPIO_Init+0x1d4>)
 8000456:	f000 fb11 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 800045a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800045e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000460:	2300      	movs	r3, #0
 8000462:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000464:	2300      	movs	r3, #0
 8000466:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8000468:	f107 0314 	add.w	r3, r7, #20
 800046c:	4619      	mov	r1, r3
 800046e:	4839      	ldr	r0, [pc, #228]	; (8000554 <MX_GPIO_Init+0x1d8>)
 8000470:	f000 fb04 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000474:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800047a:	2303      	movs	r3, #3
 800047c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047e:	2300      	movs	r3, #0
 8000480:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000482:	f107 0314 	add.w	r3, r7, #20
 8000486:	4619      	mov	r1, r3
 8000488:	4832      	ldr	r0, [pc, #200]	; (8000554 <MX_GPIO_Init+0x1d8>)
 800048a:	f000 faf7 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 800048e:	2304      	movs	r3, #4
 8000490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000492:	2301      	movs	r3, #1
 8000494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000496:	2300      	movs	r3, #0
 8000498:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049a:	2300      	movs	r3, #0
 800049c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 800049e:	f107 0314 	add.w	r3, r7, #20
 80004a2:	4619      	mov	r1, r3
 80004a4:	4829      	ldr	r0, [pc, #164]	; (800054c <MX_GPIO_Init+0x1d0>)
 80004a6:	f000 fae9 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80004aa:	2380      	movs	r3, #128	; 0x80
 80004ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ae:	2301      	movs	r3, #1
 80004b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b2:	2300      	movs	r3, #0
 80004b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b6:	2300      	movs	r3, #0
 80004b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80004ba:	f107 0314 	add.w	r3, r7, #20
 80004be:	4619      	mov	r1, r3
 80004c0:	4823      	ldr	r0, [pc, #140]	; (8000550 <MX_GPIO_Init+0x1d4>)
 80004c2:	f000 fadb 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80004c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80004ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004cc:	2302      	movs	r3, #2
 80004ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d0:	2300      	movs	r3, #0
 80004d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d4:	2300      	movs	r3, #0
 80004d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80004d8:	2307      	movs	r3, #7
 80004da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004dc:	f107 0314 	add.w	r3, r7, #20
 80004e0:	4619      	mov	r1, r3
 80004e2:	481e      	ldr	r0, [pc, #120]	; (800055c <MX_GPIO_Init+0x1e0>)
 80004e4:	f000 faca 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80004e8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80004ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ee:	2302      	movs	r3, #2
 80004f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f2:	2300      	movs	r3, #0
 80004f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f6:	2300      	movs	r3, #0
 80004f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80004fa:	230a      	movs	r3, #10
 80004fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004fe:	f107 0314 	add.w	r3, r7, #20
 8000502:	4619      	mov	r1, r3
 8000504:	4815      	ldr	r0, [pc, #84]	; (800055c <MX_GPIO_Init+0x1e0>)
 8000506:	f000 fab9 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800050a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800050e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000510:	2303      	movs	r3, #3
 8000512:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000514:	2300      	movs	r3, #0
 8000516:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000518:	f107 0314 	add.w	r3, r7, #20
 800051c:	4619      	mov	r1, r3
 800051e:	480f      	ldr	r0, [pc, #60]	; (800055c <MX_GPIO_Init+0x1e0>)
 8000520:	f000 faac 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_DBn_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = UCPD_DBn_Pin|LED_BLUE_Pin;
 8000524:	23a0      	movs	r3, #160	; 0xa0
 8000526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000528:	2301      	movs	r3, #1
 800052a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052c:	2300      	movs	r3, #0
 800052e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000530:	2300      	movs	r3, #0
 8000532:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000534:	f107 0314 	add.w	r3, r7, #20
 8000538:	4619      	mov	r1, r3
 800053a:	4806      	ldr	r0, [pc, #24]	; (8000554 <MX_GPIO_Init+0x1d8>)
 800053c:	f000 fa9e 	bl	8000a7c <HAL_GPIO_Init>

}
 8000540:	bf00      	nop
 8000542:	3728      	adds	r7, #40	; 0x28
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	46020c00 	.word	0x46020c00
 800054c:	42021800 	.word	0x42021800
 8000550:	42020800 	.word	0x42020800
 8000554:	42020400 	.word	0x42020400
 8000558:	10110000 	.word	0x10110000
 800055c:	42020000 	.word	0x42020000

08000560 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a04      	ldr	r2, [pc, #16]	; (8000580 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800056e:	4293      	cmp	r3, r2
 8000570:	d101      	bne.n	8000576 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000572:	f000 f95f 	bl	8000834 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000576:	bf00      	nop
 8000578:	3708      	adds	r7, #8
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	40014800 	.word	0x40014800

08000584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000588:	b672      	cpsid	i
}
 800058a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800058c:	e7fe      	b.n	800058c <Error_Handler+0x8>
	...

08000590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000596:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <HAL_MspInit+0x34>)
 8000598:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800059c:	4a09      	ldr	r2, [pc, #36]	; (80005c4 <HAL_MspInit+0x34>)
 800059e:	f043 0304 	orr.w	r3, r3, #4
 80005a2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80005a6:	4b07      	ldr	r3, [pc, #28]	; (80005c4 <HAL_MspInit+0x34>)
 80005a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80005ac:	f003 0304 	and.w	r3, r3, #4
 80005b0:	607b      	str	r3, [r7, #4]
 80005b2:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80005b4:	2004      	movs	r0, #4
 80005b6:	f000 fa2e 	bl	8000a16 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	46020c00 	.word	0x46020c00

080005c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b08e      	sub	sp, #56	; 0x38
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80005d0:	2300      	movs	r3, #0
 80005d2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              uwPrescalerValue = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80005d8:	4b2e      	ldr	r3, [pc, #184]	; (8000694 <HAL_InitTick+0xcc>)
 80005da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80005de:	4a2d      	ldr	r2, [pc, #180]	; (8000694 <HAL_InitTick+0xcc>)
 80005e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005e4:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 80005e8:	4b2a      	ldr	r3, [pc, #168]	; (8000694 <HAL_InitTick+0xcc>)
 80005ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80005ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80005f6:	f107 0210 	add.w	r2, r7, #16
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	4611      	mov	r1, r2
 8000600:	4618      	mov	r0, r3
 8000602:	f001 ff65 	bl	80024d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000606:	f001 ff4f 	bl	80024a8 <HAL_RCC_GetPCLK2Freq>
 800060a:	6338      	str	r0, [r7, #48]	; 0x30
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800060c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800060e:	4a22      	ldr	r2, [pc, #136]	; (8000698 <HAL_InitTick+0xd0>)
 8000610:	fba2 2303 	umull	r2, r3, r2, r3
 8000614:	0c9b      	lsrs	r3, r3, #18
 8000616:	3b01      	subs	r3, #1
 8000618:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 800061a:	4b20      	ldr	r3, [pc, #128]	; (800069c <HAL_InitTick+0xd4>)
 800061c:	4a20      	ldr	r2, [pc, #128]	; (80006a0 <HAL_InitTick+0xd8>)
 800061e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000620:	4b1e      	ldr	r3, [pc, #120]	; (800069c <HAL_InitTick+0xd4>)
 8000622:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000626:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8000628:	4a1c      	ldr	r2, [pc, #112]	; (800069c <HAL_InitTick+0xd4>)
 800062a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800062c:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 800062e:	4b1b      	ldr	r3, [pc, #108]	; (800069c <HAL_InitTick+0xd4>)
 8000630:	2200      	movs	r2, #0
 8000632:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000634:	4b19      	ldr	r3, [pc, #100]	; (800069c <HAL_InitTick+0xd4>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 800063a:	4818      	ldr	r0, [pc, #96]	; (800069c <HAL_InitTick+0xd4>)
 800063c:	f002 f806 	bl	800264c <HAL_TIM_Base_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (status == HAL_OK)
 8000646:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800064a:	2b00      	cmp	r3, #0
 800064c:	d118      	bne.n	8000680 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 800064e:	4813      	ldr	r0, [pc, #76]	; (800069c <HAL_InitTick+0xd4>)
 8000650:	f002 f85e 	bl	8002710 <HAL_TIM_Base_Start_IT>
 8000654:	4603      	mov	r3, r0
 8000656:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status == HAL_OK)
 800065a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800065e:	2b00      	cmp	r3, #0
 8000660:	d10e      	bne.n	8000680 <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	2b0f      	cmp	r3, #15
 8000666:	d808      	bhi.n	800067a <HAL_InitTick+0xb2>
      {
        /* Enable the TIM17 global Interrupt */
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 8000668:	2200      	movs	r2, #0
 800066a:	6879      	ldr	r1, [r7, #4]
 800066c:	2047      	movs	r0, #71	; 0x47
 800066e:	f000 f9dd 	bl	8000a2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000672:	4a0c      	ldr	r2, [pc, #48]	; (80006a4 <HAL_InitTick+0xdc>)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	6013      	str	r3, [r2, #0]
 8000678:	e002      	b.n	8000680 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800067a:	2301      	movs	r3, #1
 800067c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      }
    }
  }
  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8000680:	2047      	movs	r0, #71	; 0x47
 8000682:	f000 f9ed 	bl	8000a60 <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 8000686:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800068a:	4618      	mov	r0, r3
 800068c:	3738      	adds	r7, #56	; 0x38
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	46020c00 	.word	0x46020c00
 8000698:	431bde83 	.word	0x431bde83
 800069c:	20000028 	.word	0x20000028
 80006a0:	40014800 	.word	0x40014800
 80006a4:	20000004 	.word	0x20000004

080006a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006ac:	e7fe      	b.n	80006ac <NMI_Handler+0x4>

080006ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <HardFault_Handler+0x4>

080006b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006b8:	e7fe      	b.n	80006b8 <MemManage_Handler+0x4>

080006ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006ba:	b480      	push	{r7}
 80006bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006be:	e7fe      	b.n	80006be <BusFault_Handler+0x4>

080006c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006c4:	e7fe      	b.n	80006c4 <UsageFault_Handler+0x4>

080006c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006c6:	b480      	push	{r7}
 80006c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006ca:	bf00      	nop
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr

080006d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006d8:	bf00      	nop
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr

080006e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006e2:	b480      	push	{r7}
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006e6:	bf00      	nop
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr

080006f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
	...

08000700 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000704:	4802      	ldr	r0, [pc, #8]	; (8000710 <TIM17_IRQHandler+0x10>)
 8000706:	f002 f8a3 	bl	8002850 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000028 	.word	0x20000028

08000714 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000718:	4b18      	ldr	r3, [pc, #96]	; (800077c <SystemInit+0x68>)
 800071a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800071e:	4a17      	ldr	r2, [pc, #92]	; (800077c <SystemInit+0x68>)
 8000720:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000724:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8000728:	4b15      	ldr	r3, [pc, #84]	; (8000780 <SystemInit+0x6c>)
 800072a:	2201      	movs	r2, #1
 800072c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800072e:	4b14      	ldr	r3, [pc, #80]	; (8000780 <SystemInit+0x6c>)
 8000730:	2200      	movs	r2, #0
 8000732:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000734:	4b12      	ldr	r3, [pc, #72]	; (8000780 <SystemInit+0x6c>)
 8000736:	2200      	movs	r2, #0
 8000738:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800073a:	4b11      	ldr	r3, [pc, #68]	; (8000780 <SystemInit+0x6c>)
 800073c:	2200      	movs	r2, #0
 800073e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8000740:	4b0f      	ldr	r3, [pc, #60]	; (8000780 <SystemInit+0x6c>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a0e      	ldr	r2, [pc, #56]	; (8000780 <SystemInit+0x6c>)
 8000746:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800074a:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800074e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8000750:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <SystemInit+0x6c>)
 8000752:	2200      	movs	r2, #0
 8000754:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000756:	4b0a      	ldr	r3, [pc, #40]	; (8000780 <SystemInit+0x6c>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4a09      	ldr	r2, [pc, #36]	; (8000780 <SystemInit+0x6c>)
 800075c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000760:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000762:	4b07      	ldr	r3, [pc, #28]	; (8000780 <SystemInit+0x6c>)
 8000764:	2200      	movs	r2, #0
 8000766:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000768:	4b04      	ldr	r3, [pc, #16]	; (800077c <SystemInit+0x68>)
 800076a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800076e:	609a      	str	r2, [r3, #8]
  #endif
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	46020c00 	.word	0x46020c00

08000784 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000784:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007bc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000788:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800078a:	e003      	b.n	8000794 <LoopCopyDataInit>

0800078c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800078c:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800078e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000790:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000792:	3104      	adds	r1, #4

08000794 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000794:	480b      	ldr	r0, [pc, #44]	; (80007c4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000796:	4b0c      	ldr	r3, [pc, #48]	; (80007c8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000798:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800079a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800079c:	d3f6      	bcc.n	800078c <CopyDataInit>
	ldr	r2, =_sbss
 800079e:	4a0b      	ldr	r2, [pc, #44]	; (80007cc <LoopForever+0x12>)
	b	LoopFillZerobss
 80007a0:	e002      	b.n	80007a8 <LoopFillZerobss>

080007a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80007a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80007a4:	f842 3b04 	str.w	r3, [r2], #4

080007a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80007a8:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <LoopForever+0x16>)
	cmp	r2, r3
 80007aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80007ac:	d3f9      	bcc.n	80007a2 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007ae:	f7ff ffb1 	bl	8000714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007b2:	f002 fb35 	bl	8002e20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007b6:	f7ff fd5d 	bl	8000274 <main>

080007ba <LoopForever>:

LoopForever:
    b LoopForever
 80007ba:	e7fe      	b.n	80007ba <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80007bc:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80007c0:	08002f70 	.word	0x08002f70
	ldr	r0, =_sdata
 80007c4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80007c8:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 80007cc:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80007d0:	20000078 	.word	0x20000078

080007d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007d4:	e7fe      	b.n	80007d4 <ADC1_IRQHandler>
	...

080007d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007dc:	4b11      	ldr	r3, [pc, #68]	; (8000824 <HAL_Init+0x4c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a10      	ldr	r2, [pc, #64]	; (8000824 <HAL_Init+0x4c>)
 80007e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007e8:	2003      	movs	r0, #3
 80007ea:	f000 f914 	bl	8000a16 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80007ee:	f001 fd39 	bl	8002264 <HAL_RCC_GetSysClockFreq>
 80007f2:	4602      	mov	r2, r0
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <HAL_Init+0x50>)
 80007f6:	6a1b      	ldr	r3, [r3, #32]
 80007f8:	f003 030f 	and.w	r3, r3, #15
 80007fc:	490b      	ldr	r1, [pc, #44]	; (800082c <HAL_Init+0x54>)
 80007fe:	5ccb      	ldrb	r3, [r1, r3]
 8000800:	fa22 f303 	lsr.w	r3, r2, r3
 8000804:	4a0a      	ldr	r2, [pc, #40]	; (8000830 <HAL_Init+0x58>)
 8000806:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000808:	2007      	movs	r0, #7
 800080a:	f7ff fedd 	bl	80005c8 <HAL_InitTick>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <HAL_Init+0x40>
  {
    return HAL_ERROR;
 8000814:	2301      	movs	r3, #1
 8000816:	e002      	b.n	800081e <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000818:	f7ff feba 	bl	8000590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800081c:	2300      	movs	r3, #0
}
 800081e:	4618      	mov	r0, r3
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40022000 	.word	0x40022000
 8000828:	46020c00 	.word	0x46020c00
 800082c:	08002e90 	.word	0x08002e90
 8000830:	20000000 	.word	0x20000000

08000834 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000838:	4b06      	ldr	r3, [pc, #24]	; (8000854 <HAL_IncTick+0x20>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	461a      	mov	r2, r3
 800083e:	4b06      	ldr	r3, [pc, #24]	; (8000858 <HAL_IncTick+0x24>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4413      	add	r3, r2
 8000844:	4a04      	ldr	r2, [pc, #16]	; (8000858 <HAL_IncTick+0x24>)
 8000846:	6013      	str	r3, [r2, #0]
}
 8000848:	bf00      	nop
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	20000008 	.word	0x20000008
 8000858:	20000074 	.word	0x20000074

0800085c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  return uwTick;
 8000860:	4b03      	ldr	r3, [pc, #12]	; (8000870 <HAL_GetTick+0x14>)
 8000862:	681b      	ldr	r3, [r3, #0]
}
 8000864:	4618      	mov	r0, r3
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	20000074 	.word	0x20000074

08000874 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800087c:	f7ff ffee 	bl	800085c <HAL_GetTick>
 8000880:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800088c:	d005      	beq.n	800089a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800088e:	4b0a      	ldr	r3, [pc, #40]	; (80008b8 <HAL_Delay+0x44>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	461a      	mov	r2, r3
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	4413      	add	r3, r2
 8000898:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800089a:	bf00      	nop
 800089c:	f7ff ffde 	bl	800085c <HAL_GetTick>
 80008a0:	4602      	mov	r2, r0
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	1ad3      	subs	r3, r2, r3
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d8f7      	bhi.n	800089c <HAL_Delay+0x28>
  {
  }
}
 80008ac:	bf00      	nop
 80008ae:	bf00      	nop
 80008b0:	3710      	adds	r7, #16
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	20000008 	.word	0x20000008

080008bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008bc:	b480      	push	{r7}
 80008be:	b085      	sub	sp, #20
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f003 0307 	and.w	r3, r3, #7
 80008ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008cc:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <__NVIC_SetPriorityGrouping+0x44>)
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008d8:	4013      	ands	r3, r2
 80008da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ee:	4a04      	ldr	r2, [pc, #16]	; (8000900 <__NVIC_SetPriorityGrouping+0x44>)
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	60d3      	str	r3, [r2, #12]
}
 80008f4:	bf00      	nop
 80008f6:	3714      	adds	r7, #20
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000908:	4b04      	ldr	r3, [pc, #16]	; (800091c <__NVIC_GetPriorityGrouping+0x18>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	0a1b      	lsrs	r3, r3, #8
 800090e:	f003 0307 	and.w	r3, r3, #7
}
 8000912:	4618      	mov	r0, r3
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	2b00      	cmp	r3, #0
 8000930:	db0b      	blt.n	800094a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f003 021f 	and.w	r2, r3, #31
 8000938:	4907      	ldr	r1, [pc, #28]	; (8000958 <__NVIC_EnableIRQ+0x38>)
 800093a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093e:	095b      	lsrs	r3, r3, #5
 8000940:	2001      	movs	r0, #1
 8000942:	fa00 f202 	lsl.w	r2, r0, r2
 8000946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	e000e100 	.word	0xe000e100

0800095c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	6039      	str	r1, [r7, #0]
 8000966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096c:	2b00      	cmp	r3, #0
 800096e:	db0a      	blt.n	8000986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	b2da      	uxtb	r2, r3
 8000974:	490c      	ldr	r1, [pc, #48]	; (80009a8 <__NVIC_SetPriority+0x4c>)
 8000976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097a:	0112      	lsls	r2, r2, #4
 800097c:	b2d2      	uxtb	r2, r2
 800097e:	440b      	add	r3, r1
 8000980:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000984:	e00a      	b.n	800099c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4908      	ldr	r1, [pc, #32]	; (80009ac <__NVIC_SetPriority+0x50>)
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	f003 030f 	and.w	r3, r3, #15
 8000992:	3b04      	subs	r3, #4
 8000994:	0112      	lsls	r2, r2, #4
 8000996:	b2d2      	uxtb	r2, r2
 8000998:	440b      	add	r3, r1
 800099a:	761a      	strb	r2, [r3, #24]
}
 800099c:	bf00      	nop
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr
 80009a8:	e000e100 	.word	0xe000e100
 80009ac:	e000ed00 	.word	0xe000ed00

080009b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b089      	sub	sp, #36	; 0x24
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	f003 0307 	and.w	r3, r3, #7
 80009c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	f1c3 0307 	rsb	r3, r3, #7
 80009ca:	2b04      	cmp	r3, #4
 80009cc:	bf28      	it	cs
 80009ce:	2304      	movcs	r3, #4
 80009d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	3304      	adds	r3, #4
 80009d6:	2b06      	cmp	r3, #6
 80009d8:	d902      	bls.n	80009e0 <NVIC_EncodePriority+0x30>
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	3b03      	subs	r3, #3
 80009de:	e000      	b.n	80009e2 <NVIC_EncodePriority+0x32>
 80009e0:	2300      	movs	r3, #0
 80009e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e4:	f04f 32ff 	mov.w	r2, #4294967295
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	43da      	mvns	r2, r3
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	401a      	ands	r2, r3
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009f8:	f04f 31ff 	mov.w	r1, #4294967295
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000a02:	43d9      	mvns	r1, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a08:	4313      	orrs	r3, r2
         );
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	3724      	adds	r7, #36	; 0x24
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr

08000a16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b082      	sub	sp, #8
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f7ff ff4c 	bl	80008bc <__NVIC_SetPriorityGrouping>
}
 8000a24:	bf00      	nop
 8000a26:	3708      	adds	r7, #8
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b086      	sub	sp, #24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	607a      	str	r2, [r7, #4]
 8000a38:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a3a:	f7ff ff63 	bl	8000904 <__NVIC_GetPriorityGrouping>
 8000a3e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	68b9      	ldr	r1, [r7, #8]
 8000a44:	6978      	ldr	r0, [r7, #20]
 8000a46:	f7ff ffb3 	bl	80009b0 <NVIC_EncodePriority>
 8000a4a:	4602      	mov	r2, r0
 8000a4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a50:	4611      	mov	r1, r2
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff ff82 	bl	800095c <__NVIC_SetPriority>
}
 8000a58:	bf00      	nop
 8000a5a:	3718      	adds	r7, #24
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff ff56 	bl	8000920 <__NVIC_EnableIRQ>
}
 8000a74:	bf00      	nop
 8000a76:	3708      	adds	r7, #8
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b089      	sub	sp, #36	; 0x24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8000a86:	2300      	movs	r3, #0
 8000a88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000a8e:	e1ba      	b.n	8000e06 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	2101      	movs	r1, #1
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	fa01 f303 	lsl.w	r3, r1, r3
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	f000 81aa 	beq.w	8000e00 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4a55      	ldr	r2, [pc, #340]	; (8000c04 <HAL_GPIO_Init+0x188>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d15d      	bne.n	8000b70 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8000aba:	2201      	movs	r2, #1
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac2:	43db      	mvns	r3, r3
 8000ac4:	69fa      	ldr	r2, [r7, #28]
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	f003 0201 	and.w	r2, r3, #1
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad8:	69fa      	ldr	r2, [r7, #28]
 8000ada:	4313      	orrs	r3, r2
 8000adc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	69fa      	ldr	r2, [r7, #28]
 8000ae2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8000ae4:	4a48      	ldr	r2, [pc, #288]	; (8000c08 <HAL_GPIO_Init+0x18c>)
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000aec:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8000aee:	4a46      	ldr	r2, [pc, #280]	; (8000c08 <HAL_GPIO_Init+0x18c>)
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	00db      	lsls	r3, r3, #3
 8000af4:	4413      	add	r3, r2
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8000afa:	69bb      	ldr	r3, [r7, #24]
 8000afc:	08da      	lsrs	r2, r3, #3
 8000afe:	693b      	ldr	r3, [r7, #16]
 8000b00:	3208      	adds	r2, #8
 8000b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b06:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8000b08:	69bb      	ldr	r3, [r7, #24]
 8000b0a:	f003 0307 	and.w	r3, r3, #7
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	220f      	movs	r2, #15
 8000b12:	fa02 f303 	lsl.w	r3, r2, r3
 8000b16:	43db      	mvns	r3, r3
 8000b18:	69fa      	ldr	r2, [r7, #28]
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8000b1e:	69bb      	ldr	r3, [r7, #24]
 8000b20:	f003 0307 	and.w	r3, r3, #7
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	220b      	movs	r2, #11
 8000b28:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2c:	69fa      	ldr	r2, [r7, #28]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8000b32:	69bb      	ldr	r3, [r7, #24]
 8000b34:	08da      	lsrs	r2, r3, #3
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	3208      	adds	r2, #8
 8000b3a:	69f9      	ldr	r1, [r7, #28]
 8000b3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8000b46:	69bb      	ldr	r3, [r7, #24]
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	2203      	movs	r2, #3
 8000b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b50:	43db      	mvns	r3, r3
 8000b52:	69fa      	ldr	r2, [r7, #28]
 8000b54:	4013      	ands	r3, r2
 8000b56:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 8000b58:	69bb      	ldr	r3, [r7, #24]
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b62:	69fa      	ldr	r2, [r7, #28]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	69fa      	ldr	r2, [r7, #28]
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	e067      	b.n	8000c40 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d003      	beq.n	8000b80 <HAL_GPIO_Init+0x104>
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	2b12      	cmp	r3, #18
 8000b7e:	d145      	bne.n	8000c0c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	08da      	lsrs	r2, r3, #3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	3208      	adds	r2, #8
 8000b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b8c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	f003 0307 	and.w	r3, r3, #7
 8000b94:	009b      	lsls	r3, r3, #2
 8000b96:	220f      	movs	r2, #15
 8000b98:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9c:	43db      	mvns	r3, r3
 8000b9e:	69fa      	ldr	r2, [r7, #28]
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	691b      	ldr	r3, [r3, #16]
 8000ba8:	f003 020f 	and.w	r2, r3, #15
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	f003 0307 	and.w	r3, r3, #7
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb8:	69fa      	ldr	r2, [r7, #28]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	08da      	lsrs	r2, r3, #3
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	3208      	adds	r2, #8
 8000bc6:	69f9      	ldr	r1, [r7, #28]
 8000bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8000bcc:	693b      	ldr	r3, [r7, #16]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8000bd2:	69bb      	ldr	r3, [r7, #24]
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	2203      	movs	r2, #3
 8000bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bdc:	43db      	mvns	r3, r3
 8000bde:	69fa      	ldr	r2, [r7, #28]
 8000be0:	4013      	ands	r3, r2
 8000be2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	f003 0203 	and.w	r2, r3, #3
 8000bec:	69bb      	ldr	r3, [r7, #24]
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf4:	69fa      	ldr	r2, [r7, #28]
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	69fa      	ldr	r2, [r7, #28]
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	e01e      	b.n	8000c40 <HAL_GPIO_Init+0x1c4>
 8000c02:	bf00      	nop
 8000c04:	46020000 	.word	0x46020000
 8000c08:	08002ee8 	.word	0x08002ee8
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8000c12:	69bb      	ldr	r3, [r7, #24]
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	2203      	movs	r2, #3
 8000c18:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1c:	43db      	mvns	r3, r3
 8000c1e:	69fa      	ldr	r2, [r7, #28]
 8000c20:	4013      	ands	r3, r2
 8000c22:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f003 0203 	and.w	r2, r3, #3
 8000c2c:	69bb      	ldr	r3, [r7, #24]
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	69fa      	ldr	r2, [r7, #28]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	69fa      	ldr	r2, [r7, #28]
 8000c3e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d00b      	beq.n	8000c60 <HAL_GPIO_Init+0x1e4>
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d007      	beq.n	8000c60 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c54:	2b11      	cmp	r3, #17
 8000c56:	d003      	beq.n	8000c60 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	2b12      	cmp	r3, #18
 8000c5e:	d130      	bne.n	8000cc2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	43db      	mvns	r3, r3
 8000c72:	69fa      	ldr	r2, [r7, #28]
 8000c74:	4013      	ands	r3, r2
 8000c76:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	68da      	ldr	r2, [r3, #12]
 8000c7c:	69bb      	ldr	r3, [r7, #24]
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	fa02 f303 	lsl.w	r3, r2, r3
 8000c84:	69fa      	ldr	r2, [r7, #28]
 8000c86:	4313      	orrs	r3, r2
 8000c88:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	69fa      	ldr	r2, [r7, #28]
 8000c8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8000c96:	2201      	movs	r2, #1
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9e:	43db      	mvns	r3, r3
 8000ca0:	69fa      	ldr	r2, [r7, #28]
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	091b      	lsrs	r3, r3, #4
 8000cac:	f003 0201 	and.w	r2, r3, #1
 8000cb0:	69bb      	ldr	r3, [r7, #24]
 8000cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb6:	69fa      	ldr	r2, [r7, #28]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	69fa      	ldr	r2, [r7, #28]
 8000cc0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	2b03      	cmp	r3, #3
 8000cc8:	d017      	beq.n	8000cfa <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	68db      	ldr	r3, [r3, #12]
 8000cce:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	2203      	movs	r2, #3
 8000cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cda:	43db      	mvns	r3, r3
 8000cdc:	69fa      	ldr	r2, [r7, #28]
 8000cde:	4013      	ands	r3, r2
 8000ce0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	689a      	ldr	r2, [r3, #8]
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	fa02 f303 	lsl.w	r3, r2, r3
 8000cee:	69fa      	ldr	r2, [r7, #28]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	69fa      	ldr	r2, [r7, #28]
 8000cf8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d07c      	beq.n	8000e00 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000d06:	4a47      	ldr	r2, [pc, #284]	; (8000e24 <HAL_GPIO_Init+0x3a8>)
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	089b      	lsrs	r3, r3, #2
 8000d0c:	3318      	adds	r3, #24
 8000d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d12:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	f003 0303 	and.w	r3, r3, #3
 8000d1a:	00db      	lsls	r3, r3, #3
 8000d1c:	220f      	movs	r2, #15
 8000d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d22:	43db      	mvns	r3, r3
 8000d24:	69fa      	ldr	r2, [r7, #28]
 8000d26:	4013      	ands	r3, r2
 8000d28:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	0a9a      	lsrs	r2, r3, #10
 8000d2e:	4b3e      	ldr	r3, [pc, #248]	; (8000e28 <HAL_GPIO_Init+0x3ac>)
 8000d30:	4013      	ands	r3, r2
 8000d32:	697a      	ldr	r2, [r7, #20]
 8000d34:	f002 0203 	and.w	r2, r2, #3
 8000d38:	00d2      	lsls	r2, r2, #3
 8000d3a:	4093      	lsls	r3, r2
 8000d3c:	69fa      	ldr	r2, [r7, #28]
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000d42:	4938      	ldr	r1, [pc, #224]	; (8000e24 <HAL_GPIO_Init+0x3a8>)
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	089b      	lsrs	r3, r3, #2
 8000d48:	3318      	adds	r3, #24
 8000d4a:	69fa      	ldr	r2, [r7, #28]
 8000d4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000d50:	4b34      	ldr	r3, [pc, #208]	; (8000e24 <HAL_GPIO_Init+0x3a8>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	43db      	mvns	r3, r3
 8000d5a:	69fa      	ldr	r2, [r7, #28]
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d003      	beq.n	8000d74 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8000d6c:	69fa      	ldr	r2, [r7, #28]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8000d74:	4a2b      	ldr	r2, [pc, #172]	; (8000e24 <HAL_GPIO_Init+0x3a8>)
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8000d7a:	4b2a      	ldr	r3, [pc, #168]	; (8000e24 <HAL_GPIO_Init+0x3a8>)
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	43db      	mvns	r3, r3
 8000d84:	69fa      	ldr	r2, [r7, #28]
 8000d86:	4013      	ands	r3, r2
 8000d88:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d003      	beq.n	8000d9e <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8000d96:	69fa      	ldr	r2, [r7, #28]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8000d9e:	4a21      	ldr	r2, [pc, #132]	; (8000e24 <HAL_GPIO_Init+0x3a8>)
 8000da0:	69fb      	ldr	r3, [r7, #28]
 8000da2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8000da4:	4b1f      	ldr	r3, [pc, #124]	; (8000e24 <HAL_GPIO_Init+0x3a8>)
 8000da6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000daa:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	43db      	mvns	r3, r3
 8000db0:	69fa      	ldr	r2, [r7, #28]
 8000db2:	4013      	ands	r3, r2
 8000db4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d003      	beq.n	8000dca <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8000dc2:	69fa      	ldr	r2, [r7, #28]
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8000dca:	4a16      	ldr	r2, [pc, #88]	; (8000e24 <HAL_GPIO_Init+0x3a8>)
 8000dcc:	69fb      	ldr	r3, [r7, #28]
 8000dce:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 8000dd2:	4b14      	ldr	r3, [pc, #80]	; (8000e24 <HAL_GPIO_Init+0x3a8>)
 8000dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000dd8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	69fa      	ldr	r2, [r7, #28]
 8000de0:	4013      	ands	r3, r2
 8000de2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d003      	beq.n	8000df8 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8000df0:	69fa      	ldr	r2, [r7, #28]
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8000df8:	4a0a      	ldr	r2, [pc, #40]	; (8000e24 <HAL_GPIO_Init+0x3a8>)
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }
    position++;
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	3301      	adds	r3, #1
 8000e04:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	f47f ae3d 	bne.w	8000a90 <HAL_GPIO_Init+0x14>
  }
}
 8000e16:	bf00      	nop
 8000e18:	bf00      	nop
 8000e1a:	3724      	adds	r7, #36	; 0x24
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	46022000 	.word	0x46022000
 8000e28:	002f7f7f 	.word	0x002f7f7f

08000e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	460b      	mov	r3, r1
 8000e36:	807b      	strh	r3, [r7, #2]
 8000e38:	4613      	mov	r3, r2
 8000e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e3c:	787b      	ldrb	r3, [r7, #1]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e42:	887a      	ldrh	r2, [r7, #2]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8000e48:	e002      	b.n	8000e50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8000e4a:	887a      	ldrh	r2, [r7, #2]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e50:	bf00      	nop
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	460b      	mov	r3, r1
 8000e66:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	695b      	ldr	r3, [r3, #20]
 8000e6c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e6e:	887a      	ldrh	r2, [r7, #2]
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	4013      	ands	r3, r2
 8000e74:	041a      	lsls	r2, r3, #16
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	43d9      	mvns	r1, r3
 8000e7a:	887b      	ldrh	r3, [r7, #2]
 8000e7c:	400b      	ands	r3, r1
 8000e7e:	431a      	orrs	r2, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	619a      	str	r2, [r3, #24]
}
 8000e84:	bf00      	nop
 8000e86:	3714      	adds	r7, #20
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr

08000e90 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b085      	sub	sp, #20
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ecc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f003 0301 	and.w	r3, r3, #1
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d002      	beq.n	8000eae <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	73fb      	strb	r3, [r7, #15]
 8000eac:	e007      	b.n	8000ebe <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8000eae:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f023 0204 	bic.w	r2, r3, #4
 8000eb6:	4905      	ldr	r1, [pc, #20]	; (8000ecc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	600b      	str	r3, [r1, #0]
  }

  return status;
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3714      	adds	r7, #20
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr
 8000ecc:	40030400 	.word	0x40030400

08000ed0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8000ed4:	4b05      	ldr	r3, [pc, #20]	; (8000eec <HAL_ICACHE_Enable+0x1c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a04      	ldr	r2, [pc, #16]	; (8000eec <HAL_ICACHE_Enable+0x1c>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	40030400 	.word	0x40030400

08000ef0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8000ef8:	4b34      	ldr	r3, [pc, #208]	; (8000fcc <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8000efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000efc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f00:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8000f02:	68ba      	ldr	r2, [r7, #8]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d101      	bne.n	8000f0e <HAL_PWREx_ControlVoltageScaling+0x1e>
  {
    return HAL_OK;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	e057      	b.n	8000fbe <HAL_PWREx_ControlVoltageScaling+0xce>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f14:	d90a      	bls.n	8000f2c <HAL_PWREx_ControlVoltageScaling+0x3c>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8000f16:	4b2d      	ldr	r3, [pc, #180]	; (8000fcc <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8000f18:	68db      	ldr	r3, [r3, #12]
 8000f1a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	4a2a      	ldr	r2, [pc, #168]	; (8000fcc <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8000f24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f28:	60d3      	str	r3, [r2, #12]
 8000f2a:	e007      	b.n	8000f3c <HAL_PWREx_ControlVoltageScaling+0x4c>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8000f2c:	4b27      	ldr	r3, [pc, #156]	; (8000fcc <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8000f34:	4925      	ldr	r1, [pc, #148]	; (8000fcc <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000f3c:	4b24      	ldr	r3, [pc, #144]	; (8000fd0 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a24      	ldr	r2, [pc, #144]	; (8000fd4 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8000f42:	fba2 2303 	umull	r2, r3, r2, r3
 8000f46:	099b      	lsrs	r3, r3, #6
 8000f48:	2232      	movs	r2, #50	; 0x32
 8000f4a:	fb02 f303 	mul.w	r3, r2, r3
 8000f4e:	4a21      	ldr	r2, [pc, #132]	; (8000fd4 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8000f50:	fba2 2303 	umull	r2, r3, r2, r3
 8000f54:	099b      	lsrs	r3, r3, #6
 8000f56:	3301      	adds	r3, #1
 8000f58:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000f5a:	e002      	b.n	8000f62 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    timeout--;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000f62:	4b1a      	ldr	r3, [pc, #104]	; (8000fcc <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d102      	bne.n	8000f74 <HAL_PWREx_ControlVoltageScaling+0x84>
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d1f3      	bne.n	8000f5c <HAL_PWREx_ControlVoltageScaling+0x6c>
  }

  /* Check time out */
  if (timeout != 0U)
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d01b      	beq.n	8000fb2 <HAL_PWREx_ControlVoltageScaling+0xc2>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000f7a:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a15      	ldr	r2, [pc, #84]	; (8000fd4 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8000f80:	fba2 2303 	umull	r2, r3, r2, r3
 8000f84:	099b      	lsrs	r3, r3, #6
 8000f86:	2232      	movs	r2, #50	; 0x32
 8000f88:	fb02 f303 	mul.w	r3, r2, r3
 8000f8c:	4a11      	ldr	r2, [pc, #68]	; (8000fd4 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8000f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f92:	099b      	lsrs	r3, r3, #6
 8000f94:	3301      	adds	r3, #1
 8000f96:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000f98:	e002      	b.n	8000fa0 <HAL_PWREx_ControlVoltageScaling+0xb0>
    {
      timeout--;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000fa0:	4b0a      	ldr	r3, [pc, #40]	; (8000fcc <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8000fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d102      	bne.n	8000fb2 <HAL_PWREx_ControlVoltageScaling+0xc2>
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d1f3      	bne.n	8000f9a <HAL_PWREx_ControlVoltageScaling+0xaa>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d101      	bne.n	8000fbc <HAL_PWREx_ControlVoltageScaling+0xcc>
  {
    return HAL_TIMEOUT;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	e000      	b.n	8000fbe <HAL_PWREx_ControlVoltageScaling+0xce>
  }

  return HAL_OK;
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3714      	adds	r7, #20
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	46020800 	.word	0x46020800
 8000fd0:	20000000 	.word	0x20000000
 8000fd4:	10624dd3 	.word	0x10624dd3

08000fd8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8000fdc:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fe0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	46020800 	.word	0x46020800

08000ff4 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000ffc:	4b22      	ldr	r3, [pc, #136]	; (8001088 <HAL_PWREx_ConfigSupply+0x94>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a22      	ldr	r2, [pc, #136]	; (800108c <HAL_PWREx_ConfigSupply+0x98>)
 8001002:	fba2 2303 	umull	r2, r3, r2, r3
 8001006:	099b      	lsrs	r3, r3, #6
 8001008:	2232      	movs	r2, #50	; 0x32
 800100a:	fb02 f303 	mul.w	r3, r2, r3
 800100e:	4a1f      	ldr	r2, [pc, #124]	; (800108c <HAL_PWREx_ConfigSupply+0x98>)
 8001010:	fba2 2303 	umull	r2, r3, r2, r3
 8001014:	099b      	lsrs	r3, r3, #6
 8001016:	3301      	adds	r3, #1
 8001018:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d113      	bne.n	8001048 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8001020:	4b1b      	ldr	r3, [pc, #108]	; (8001090 <HAL_PWREx_ConfigSupply+0x9c>)
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	4a1a      	ldr	r2, [pc, #104]	; (8001090 <HAL_PWREx_ConfigSupply+0x9c>)
 8001026:	f023 0302 	bic.w	r3, r3, #2
 800102a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800102c:	e002      	b.n	8001034 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	3b01      	subs	r3, #1
 8001032:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001034:	4b16      	ldr	r3, [pc, #88]	; (8001090 <HAL_PWREx_ConfigSupply+0x9c>)
 8001036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001038:	f003 0302 	and.w	r3, r3, #2
 800103c:	2b02      	cmp	r3, #2
 800103e:	d116      	bne.n	800106e <HAL_PWREx_ConfigSupply+0x7a>
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d1f3      	bne.n	800102e <HAL_PWREx_ConfigSupply+0x3a>
 8001046:	e012      	b.n	800106e <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8001048:	4b11      	ldr	r3, [pc, #68]	; (8001090 <HAL_PWREx_ConfigSupply+0x9c>)
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	4a10      	ldr	r2, [pc, #64]	; (8001090 <HAL_PWREx_ConfigSupply+0x9c>)
 800104e:	f043 0302 	orr.w	r3, r3, #2
 8001052:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001054:	e002      	b.n	800105c <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	3b01      	subs	r3, #1
 800105a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800105c:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <HAL_PWREx_ConfigSupply+0x9c>)
 800105e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	2b00      	cmp	r3, #0
 8001066:	d102      	bne.n	800106e <HAL_PWREx_ConfigSupply+0x7a>
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d1f3      	bne.n	8001056 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d101      	bne.n	8001078 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e000      	b.n	800107a <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	3714      	adds	r7, #20
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	20000000 	.word	0x20000000
 800108c:	10624dd3 	.word	0x10624dd3
 8001090:	46020800 	.word	0x46020800

08001094 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800109a:	691b      	ldr	r3, [r3, #16]
 800109c:	4a04      	ldr	r2, [pc, #16]	; (80010b0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800109e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80010a2:	6113      	str	r3, [r2, #16]
}
 80010a4:	bf00      	nop
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	46020800 	.word	0x46020800

080010b4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 80010b8:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80010ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010bc:	4a04      	ldr	r2, [pc, #16]	; (80010d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	46020800 	.word	0x46020800

080010d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08e      	sub	sp, #56	; 0x38
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80010dc:	2300      	movs	r3, #0
 80010de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d102      	bne.n	80010ee <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	f000 bec3 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010ee:	4b9c      	ldr	r3, [pc, #624]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80010f0:	69db      	ldr	r3, [r3, #28]
 80010f2:	f003 030c 	and.w	r3, r3, #12
 80010f6:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80010f8:	4b99      	ldr	r3, [pc, #612]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80010fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010fc:	f003 0303 	and.w	r3, r3, #3
 8001100:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0310 	and.w	r3, r3, #16
 800110a:	2b00      	cmp	r3, #0
 800110c:	f000 8172 	beq.w	80013f4 <HAL_RCC_OscConfig+0x320>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001112:	2b00      	cmp	r3, #0
 8001114:	d007      	beq.n	8001126 <HAL_RCC_OscConfig+0x52>
 8001116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001118:	2b0c      	cmp	r3, #12
 800111a:	f040 80e4 	bne.w	80012e6 <HAL_RCC_OscConfig+0x212>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800111e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001120:	2b01      	cmp	r3, #1
 8001122:	f040 80e0 	bne.w	80012e6 <HAL_RCC_OscConfig+0x212>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001126:	4b8e      	ldr	r3, [pc, #568]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 0304 	and.w	r3, r3, #4
 800112e:	2b00      	cmp	r3, #0
 8001130:	d006      	beq.n	8001140 <HAL_RCC_OscConfig+0x6c>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d102      	bne.n	8001140 <HAL_RCC_OscConfig+0x6c>
      {
        return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	f000 be9a 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001144:	4b86      	ldr	r3, [pc, #536]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d004      	beq.n	800115a <HAL_RCC_OscConfig+0x86>
 8001150:	4b83      	ldr	r3, [pc, #524]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001158:	e005      	b.n	8001166 <HAL_RCC_OscConfig+0x92>
 800115a:	4b81      	ldr	r3, [pc, #516]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 800115c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001160:	041b      	lsls	r3, r3, #16
 8001162:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001166:	4293      	cmp	r3, r2
 8001168:	d255      	bcs.n	8001216 <HAL_RCC_OscConfig+0x142>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800116a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800116c:	2b00      	cmp	r3, #0
 800116e:	d10a      	bne.n	8001186 <HAL_RCC_OscConfig+0xb2>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001174:	4618      	mov	r0, r3
 8001176:	f001 f9e3 	bl	8002540 <RCC_SetFlashLatencyFromMSIRange>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d002      	beq.n	8001186 <HAL_RCC_OscConfig+0xb2>
            {
              return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	f000 be77 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001186:	4b76      	ldr	r3, [pc, #472]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	4a75      	ldr	r2, [pc, #468]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 800118c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001190:	6093      	str	r3, [r2, #8]
 8001192:	4b73      	ldr	r3, [pc, #460]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119e:	4970      	ldr	r1, [pc, #448]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80011a0:	4313      	orrs	r3, r2
 80011a2:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a8:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80011ac:	d309      	bcc.n	80011c2 <HAL_RCC_OscConfig+0xee>
 80011ae:	4b6c      	ldr	r3, [pc, #432]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	f023 021f 	bic.w	r2, r3, #31
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a1b      	ldr	r3, [r3, #32]
 80011ba:	4969      	ldr	r1, [pc, #420]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80011bc:	4313      	orrs	r3, r2
 80011be:	60cb      	str	r3, [r1, #12]
 80011c0:	e07e      	b.n	80012c0 <HAL_RCC_OscConfig+0x1ec>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	da0a      	bge.n	80011e0 <HAL_RCC_OscConfig+0x10c>
 80011ca:	4b65      	ldr	r3, [pc, #404]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6a1b      	ldr	r3, [r3, #32]
 80011d6:	015b      	lsls	r3, r3, #5
 80011d8:	4961      	ldr	r1, [pc, #388]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80011da:	4313      	orrs	r3, r2
 80011dc:	60cb      	str	r3, [r1, #12]
 80011de:	e06f      	b.n	80012c0 <HAL_RCC_OscConfig+0x1ec>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011e8:	d30a      	bcc.n	8001200 <HAL_RCC_OscConfig+0x12c>
 80011ea:	4b5d      	ldr	r3, [pc, #372]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80011ec:	68db      	ldr	r3, [r3, #12]
 80011ee:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6a1b      	ldr	r3, [r3, #32]
 80011f6:	029b      	lsls	r3, r3, #10
 80011f8:	4959      	ldr	r1, [pc, #356]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80011fa:	4313      	orrs	r3, r2
 80011fc:	60cb      	str	r3, [r1, #12]
 80011fe:	e05f      	b.n	80012c0 <HAL_RCC_OscConfig+0x1ec>
 8001200:	4b57      	ldr	r3, [pc, #348]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6a1b      	ldr	r3, [r3, #32]
 800120c:	03db      	lsls	r3, r3, #15
 800120e:	4954      	ldr	r1, [pc, #336]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001210:	4313      	orrs	r3, r2
 8001212:	60cb      	str	r3, [r1, #12]
 8001214:	e054      	b.n	80012c0 <HAL_RCC_OscConfig+0x1ec>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001216:	4b52      	ldr	r3, [pc, #328]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	4a51      	ldr	r2, [pc, #324]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 800121c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001220:	6093      	str	r3, [r2, #8]
 8001222:	4b4f      	ldr	r3, [pc, #316]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122e:	494c      	ldr	r1, [pc, #304]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001230:	4313      	orrs	r3, r2
 8001232:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001238:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800123c:	d309      	bcc.n	8001252 <HAL_RCC_OscConfig+0x17e>
 800123e:	4b48      	ldr	r3, [pc, #288]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	f023 021f 	bic.w	r2, r3, #31
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6a1b      	ldr	r3, [r3, #32]
 800124a:	4945      	ldr	r1, [pc, #276]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 800124c:	4313      	orrs	r3, r2
 800124e:	60cb      	str	r3, [r1, #12]
 8001250:	e028      	b.n	80012a4 <HAL_RCC_OscConfig+0x1d0>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001256:	2b00      	cmp	r3, #0
 8001258:	da0a      	bge.n	8001270 <HAL_RCC_OscConfig+0x19c>
 800125a:	4b41      	ldr	r3, [pc, #260]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 800125c:	68db      	ldr	r3, [r3, #12]
 800125e:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6a1b      	ldr	r3, [r3, #32]
 8001266:	015b      	lsls	r3, r3, #5
 8001268:	493d      	ldr	r1, [pc, #244]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 800126a:	4313      	orrs	r3, r2
 800126c:	60cb      	str	r3, [r1, #12]
 800126e:	e019      	b.n	80012a4 <HAL_RCC_OscConfig+0x1d0>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001278:	d30a      	bcc.n	8001290 <HAL_RCC_OscConfig+0x1bc>
 800127a:	4b39      	ldr	r3, [pc, #228]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 800127c:	68db      	ldr	r3, [r3, #12]
 800127e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a1b      	ldr	r3, [r3, #32]
 8001286:	029b      	lsls	r3, r3, #10
 8001288:	4935      	ldr	r1, [pc, #212]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 800128a:	4313      	orrs	r3, r2
 800128c:	60cb      	str	r3, [r1, #12]
 800128e:	e009      	b.n	80012a4 <HAL_RCC_OscConfig+0x1d0>
 8001290:	4b33      	ldr	r3, [pc, #204]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a1b      	ldr	r3, [r3, #32]
 800129c:	03db      	lsls	r3, r3, #15
 800129e:	4930      	ldr	r1, [pc, #192]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80012a0:	4313      	orrs	r3, r2
 80012a2:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80012a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d10a      	bne.n	80012c0 <HAL_RCC_OscConfig+0x1ec>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ae:	4618      	mov	r0, r3
 80012b0:	f001 f946 	bl	8002540 <RCC_SetFlashLatencyFromMSIRange>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d002      	beq.n	80012c0 <HAL_RCC_OscConfig+0x1ec>
            {
              return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	f000 bdda 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80012c0:	f001 f8d8 	bl	8002474 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80012c4:	4b27      	ldr	r3, [pc, #156]	; (8001364 <HAL_RCC_OscConfig+0x290>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f97d 	bl	80005c8 <HAL_InitTick>
 80012ce:	4603      	mov	r3, r0
 80012d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 80012d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f000 808a 	beq.w	80013f2 <HAL_RCC_OscConfig+0x31e>
        {
          return status;
 80012de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012e2:	f000 bdc7 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	69db      	ldr	r3, [r3, #28]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d066      	beq.n	80013bc <HAL_RCC_OscConfig+0x2e8>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80012ee:	4b1c      	ldr	r3, [pc, #112]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a1b      	ldr	r2, [pc, #108]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 80012f4:	f043 0301 	orr.w	r3, r3, #1
 80012f8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80012fa:	f7ff faaf 	bl	800085c <HAL_GetTick>
 80012fe:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001300:	e009      	b.n	8001316 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001302:	f7ff faab 	bl	800085c <HAL_GetTick>
 8001306:	4602      	mov	r2, r0
 8001308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d902      	bls.n	8001316 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001310:	2303      	movs	r3, #3
 8001312:	f000 bdaf 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001316:	4b12      	ldr	r3, [pc, #72]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0304 	and.w	r3, r3, #4
 800131e:	2b00      	cmp	r3, #0
 8001320:	d0ef      	beq.n	8001302 <HAL_RCC_OscConfig+0x22e>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	4a0e      	ldr	r2, [pc, #56]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001328:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800132c:	6093      	str	r3, [r2, #8]
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133a:	4909      	ldr	r1, [pc, #36]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 800133c:	4313      	orrs	r3, r2
 800133e:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001344:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8001348:	d30e      	bcc.n	8001368 <HAL_RCC_OscConfig+0x294>
 800134a:	4b05      	ldr	r3, [pc, #20]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 800134c:	68db      	ldr	r3, [r3, #12]
 800134e:	f023 021f 	bic.w	r2, r3, #31
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6a1b      	ldr	r3, [r3, #32]
 8001356:	4902      	ldr	r1, [pc, #8]	; (8001360 <HAL_RCC_OscConfig+0x28c>)
 8001358:	4313      	orrs	r3, r2
 800135a:	60cb      	str	r3, [r1, #12]
 800135c:	e04a      	b.n	80013f4 <HAL_RCC_OscConfig+0x320>
 800135e:	bf00      	nop
 8001360:	46020c00 	.word	0x46020c00
 8001364:	20000004 	.word	0x20000004
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136c:	2b00      	cmp	r3, #0
 800136e:	da0a      	bge.n	8001386 <HAL_RCC_OscConfig+0x2b2>
 8001370:	4b9b      	ldr	r3, [pc, #620]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	015b      	lsls	r3, r3, #5
 800137e:	4998      	ldr	r1, [pc, #608]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001380:	4313      	orrs	r3, r2
 8001382:	60cb      	str	r3, [r1, #12]
 8001384:	e036      	b.n	80013f4 <HAL_RCC_OscConfig+0x320>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800138a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800138e:	d30a      	bcc.n	80013a6 <HAL_RCC_OscConfig+0x2d2>
 8001390:	4b93      	ldr	r3, [pc, #588]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a1b      	ldr	r3, [r3, #32]
 800139c:	029b      	lsls	r3, r3, #10
 800139e:	4990      	ldr	r1, [pc, #576]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	60cb      	str	r3, [r1, #12]
 80013a4:	e026      	b.n	80013f4 <HAL_RCC_OscConfig+0x320>
 80013a6:	4b8e      	ldr	r3, [pc, #568]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6a1b      	ldr	r3, [r3, #32]
 80013b2:	03db      	lsls	r3, r3, #15
 80013b4:	498a      	ldr	r1, [pc, #552]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80013b6:	4313      	orrs	r3, r2
 80013b8:	60cb      	str	r3, [r1, #12]
 80013ba:	e01b      	b.n	80013f4 <HAL_RCC_OscConfig+0x320>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80013bc:	4b88      	ldr	r3, [pc, #544]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a87      	ldr	r2, [pc, #540]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80013c2:	f023 0301 	bic.w	r3, r3, #1
 80013c6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80013c8:	f7ff fa48 	bl	800085c <HAL_GetTick>
 80013cc:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80013ce:	e009      	b.n	80013e4 <HAL_RCC_OscConfig+0x310>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013d0:	f7ff fa44 	bl	800085c <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d902      	bls.n	80013e4 <HAL_RCC_OscConfig+0x310>
          {
            return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	f000 bd48 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80013e4:	4b7e      	ldr	r3, [pc, #504]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 0304 	and.w	r3, r3, #4
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d1ef      	bne.n	80013d0 <HAL_RCC_OscConfig+0x2fc>
 80013f0:	e000      	b.n	80013f4 <HAL_RCC_OscConfig+0x320>
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013f2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	f000 8094 	beq.w	800152a <HAL_RCC_OscConfig+0x456>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001404:	2b08      	cmp	r3, #8
 8001406:	d005      	beq.n	8001414 <HAL_RCC_OscConfig+0x340>
 8001408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800140a:	2b0c      	cmp	r3, #12
 800140c:	d110      	bne.n	8001430 <HAL_RCC_OscConfig+0x35c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800140e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001410:	2b03      	cmp	r3, #3
 8001412:	d10d      	bne.n	8001430 <HAL_RCC_OscConfig+0x35c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001414:	4b72      	ldr	r3, [pc, #456]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141c:	2b00      	cmp	r3, #0
 800141e:	f000 8083 	beq.w	8001528 <HAL_RCC_OscConfig+0x454>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d17e      	bne.n	8001528 <HAL_RCC_OscConfig+0x454>
      {
        return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	f000 bd22 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001438:	d106      	bne.n	8001448 <HAL_RCC_OscConfig+0x374>
 800143a:	4b69      	ldr	r3, [pc, #420]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a68      	ldr	r2, [pc, #416]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001440:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001444:	6013      	str	r3, [r2, #0]
 8001446:	e041      	b.n	80014cc <HAL_RCC_OscConfig+0x3f8>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001450:	d112      	bne.n	8001478 <HAL_RCC_OscConfig+0x3a4>
 8001452:	4b63      	ldr	r3, [pc, #396]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a62      	ldr	r2, [pc, #392]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001458:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800145c:	6013      	str	r3, [r2, #0]
 800145e:	4b60      	ldr	r3, [pc, #384]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a5f      	ldr	r2, [pc, #380]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001464:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001468:	6013      	str	r3, [r2, #0]
 800146a:	4b5d      	ldr	r3, [pc, #372]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a5c      	ldr	r2, [pc, #368]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001474:	6013      	str	r3, [r2, #0]
 8001476:	e029      	b.n	80014cc <HAL_RCC_OscConfig+0x3f8>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8001480:	d112      	bne.n	80014a8 <HAL_RCC_OscConfig+0x3d4>
 8001482:	4b57      	ldr	r3, [pc, #348]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a56      	ldr	r2, [pc, #344]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001488:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800148c:	6013      	str	r3, [r2, #0]
 800148e:	4b54      	ldr	r3, [pc, #336]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a53      	ldr	r2, [pc, #332]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001494:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001498:	6013      	str	r3, [r2, #0]
 800149a:	4b51      	ldr	r3, [pc, #324]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a50      	ldr	r2, [pc, #320]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80014a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014a4:	6013      	str	r3, [r2, #0]
 80014a6:	e011      	b.n	80014cc <HAL_RCC_OscConfig+0x3f8>
 80014a8:	4b4d      	ldr	r3, [pc, #308]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a4c      	ldr	r2, [pc, #304]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80014ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014b2:	6013      	str	r3, [r2, #0]
 80014b4:	4b4a      	ldr	r3, [pc, #296]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a49      	ldr	r2, [pc, #292]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80014ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014be:	6013      	str	r3, [r2, #0]
 80014c0:	4b47      	ldr	r3, [pc, #284]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a46      	ldr	r2, [pc, #280]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80014c6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80014ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d014      	beq.n	80014fe <HAL_RCC_OscConfig+0x42a>
      {
        tickstart = HAL_GetTick();
 80014d4:	f7ff f9c2 	bl	800085c <HAL_GetTick>
 80014d8:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014da:	e009      	b.n	80014f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014dc:	f7ff f9be 	bl	800085c <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b64      	cmp	r3, #100	; 0x64
 80014e8:	d902      	bls.n	80014f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	f000 bcc2 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014f0:	4b3b      	ldr	r3, [pc, #236]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d0ef      	beq.n	80014dc <HAL_RCC_OscConfig+0x408>
 80014fc:	e015      	b.n	800152a <HAL_RCC_OscConfig+0x456>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80014fe:	f7ff f9ad 	bl	800085c <HAL_GetTick>
 8001502:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001504:	e009      	b.n	800151a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001506:	f7ff f9a9 	bl	800085c <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b64      	cmp	r3, #100	; 0x64
 8001512:	d902      	bls.n	800151a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	f000 bcad 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800151a:	4b31      	ldr	r3, [pc, #196]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1ef      	bne.n	8001506 <HAL_RCC_OscConfig+0x432>
 8001526:	e000      	b.n	800152a <HAL_RCC_OscConfig+0x456>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001528:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d066      	beq.n	8001604 <HAL_RCC_OscConfig+0x530>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001538:	2b04      	cmp	r3, #4
 800153a:	d005      	beq.n	8001548 <HAL_RCC_OscConfig+0x474>
 800153c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800153e:	2b0c      	cmp	r3, #12
 8001540:	d11a      	bne.n	8001578 <HAL_RCC_OscConfig+0x4a4>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001544:	2b02      	cmp	r3, #2
 8001546:	d117      	bne.n	8001578 <HAL_RCC_OscConfig+0x4a4>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001548:	4b25      	ldr	r3, [pc, #148]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001550:	2b00      	cmp	r3, #0
 8001552:	d006      	beq.n	8001562 <HAL_RCC_OscConfig+0x48e>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d102      	bne.n	8001562 <HAL_RCC_OscConfig+0x48e>
      {
        return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	f000 bc89 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8001562:	4b1f      	ldr	r3, [pc, #124]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	691b      	ldr	r3, [r3, #16]
 800156e:	041b      	lsls	r3, r3, #16
 8001570:	491b      	ldr	r1, [pc, #108]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001572:	4313      	orrs	r3, r2
 8001574:	610b      	str	r3, [r1, #16]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001576:	e045      	b.n	8001604 <HAL_RCC_OscConfig+0x530>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d024      	beq.n	80015ca <HAL_RCC_OscConfig+0x4f6>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8001580:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a16      	ldr	r2, [pc, #88]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 8001586:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800158a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800158c:	f7ff f966 	bl	800085c <HAL_GetTick>
 8001590:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001592:	e009      	b.n	80015a8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001594:	f7ff f962 	bl	800085c <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d902      	bls.n	80015a8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	f000 bc66 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015a8:	4b0d      	ldr	r3, [pc, #52]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d0ef      	beq.n	8001594 <HAL_RCC_OscConfig+0x4c0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80015b4:	4b0a      	ldr	r3, [pc, #40]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80015b6:	691b      	ldr	r3, [r3, #16]
 80015b8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	691b      	ldr	r3, [r3, #16]
 80015c0:	041b      	lsls	r3, r3, #16
 80015c2:	4907      	ldr	r1, [pc, #28]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80015c4:	4313      	orrs	r3, r2
 80015c6:	610b      	str	r3, [r1, #16]
 80015c8:	e01c      	b.n	8001604 <HAL_RCC_OscConfig+0x530>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80015ca:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a04      	ldr	r2, [pc, #16]	; (80015e0 <HAL_RCC_OscConfig+0x50c>)
 80015d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80015d4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80015d6:	f7ff f941 	bl	800085c <HAL_GetTick>
 80015da:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015dc:	e00c      	b.n	80015f8 <HAL_RCC_OscConfig+0x524>
 80015de:	bf00      	nop
 80015e0:	46020c00 	.word	0x46020c00
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015e4:	f7ff f93a 	bl	800085c <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d902      	bls.n	80015f8 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	f000 bc3e 	b.w	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015f8:	4baf      	ldr	r3, [pc, #700]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001600:	2b00      	cmp	r3, #0
 8001602:	d1ef      	bne.n	80015e4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0308 	and.w	r3, r3, #8
 800160c:	2b00      	cmp	r3, #0
 800160e:	f000 80c7 	beq.w	80017a0 <HAL_RCC_OscConfig+0x6cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8001612:	2300      	movs	r3, #0
 8001614:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001618:	4ba7      	ldr	r3, [pc, #668]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 800161a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800161e:	f003 0304 	and.w	r3, r3, #4
 8001622:	2b00      	cmp	r3, #0
 8001624:	d111      	bne.n	800164a <HAL_RCC_OscConfig+0x576>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001626:	4ba4      	ldr	r3, [pc, #656]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001628:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800162c:	4aa2      	ldr	r2, [pc, #648]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 800162e:	f043 0304 	orr.w	r3, r3, #4
 8001632:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001636:	4ba0      	ldr	r3, [pc, #640]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001638:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800163c:	f003 0304 	and.w	r3, r3, #4
 8001640:	617b      	str	r3, [r7, #20]
 8001642:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8001644:	2301      	movs	r3, #1
 8001646:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800164a:	4b9c      	ldr	r3, [pc, #624]	; (80018bc <HAL_RCC_OscConfig+0x7e8>)
 800164c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	2b00      	cmp	r3, #0
 8001654:	d118      	bne.n	8001688 <HAL_RCC_OscConfig+0x5b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001656:	4b99      	ldr	r3, [pc, #612]	; (80018bc <HAL_RCC_OscConfig+0x7e8>)
 8001658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800165a:	4a98      	ldr	r2, [pc, #608]	; (80018bc <HAL_RCC_OscConfig+0x7e8>)
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001662:	f7ff f8fb 	bl	800085c <HAL_GetTick>
 8001666:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x5a8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800166a:	f7ff f8f7 	bl	800085c <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x5a8>
        {
          return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e3fb      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800167c:	4b8f      	ldr	r3, [pc, #572]	; (80018bc <HAL_RCC_OscConfig+0x7e8>)
 800167e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001680:	f003 0301 	and.w	r3, r3, #1
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0f0      	beq.n	800166a <HAL_RCC_OscConfig+0x596>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	695b      	ldr	r3, [r3, #20]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d05f      	beq.n	8001750 <HAL_RCC_OscConfig+0x67c>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8001690:	4b89      	ldr	r3, [pc, #548]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001692:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001696:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	699a      	ldr	r2, [r3, #24]
 800169c:	6a3b      	ldr	r3, [r7, #32]
 800169e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d037      	beq.n	8001716 <HAL_RCC_OscConfig+0x642>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80016a6:	6a3b      	ldr	r3, [r7, #32]
 80016a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d006      	beq.n	80016be <HAL_RCC_OscConfig+0x5ea>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80016b0:	6a3b      	ldr	r3, [r7, #32]
 80016b2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d101      	bne.n	80016be <HAL_RCC_OscConfig+0x5ea>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e3da      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80016be:	6a3b      	ldr	r3, [r7, #32]
 80016c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d01b      	beq.n	8001700 <HAL_RCC_OscConfig+0x62c>
        {
          __HAL_RCC_LSI_DISABLE();
 80016c8:	4b7b      	ldr	r3, [pc, #492]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 80016ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016ce:	4a7a      	ldr	r2, [pc, #488]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 80016d0:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 80016d4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 80016d8:	f7ff f8c0 	bl	800085c <HAL_GetTick>
 80016dc:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x61e>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016e0:	f7ff f8bc 	bl	800085c <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x61e>
            {
              return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e3c0      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80016f2:	4b71      	ldr	r3, [pc, #452]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 80016f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1ef      	bne.n	80016e0 <HAL_RCC_OscConfig+0x60c>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8001700:	4b6d      	ldr	r3, [pc, #436]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001702:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001706:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	699b      	ldr	r3, [r3, #24]
 800170e:	496a      	ldr	r1, [pc, #424]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001710:	4313      	orrs	r3, r2
 8001712:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8001716:	4b68      	ldr	r3, [pc, #416]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001718:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800171c:	4a66      	ldr	r2, [pc, #408]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 800171e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001722:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8001726:	f7ff f899 	bl	800085c <HAL_GetTick>
 800172a:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800172c:	e008      	b.n	8001740 <HAL_RCC_OscConfig+0x66c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800172e:	f7ff f895 	bl	800085c <HAL_GetTick>
 8001732:	4602      	mov	r2, r0
 8001734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b02      	cmp	r3, #2
 800173a:	d901      	bls.n	8001740 <HAL_RCC_OscConfig+0x66c>
        {
          return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e399      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001740:	4b5d      	ldr	r3, [pc, #372]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001742:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001746:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d0ef      	beq.n	800172e <HAL_RCC_OscConfig+0x65a>
 800174e:	e01b      	b.n	8001788 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8001750:	4b59      	ldr	r3, [pc, #356]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001752:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001756:	4a58      	ldr	r2, [pc, #352]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001758:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800175c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8001760:	f7ff f87c 	bl	800085c <HAL_GetTick>
 8001764:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001766:	e008      	b.n	800177a <HAL_RCC_OscConfig+0x6a6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001768:	f7ff f878 	bl	800085c <HAL_GetTick>
 800176c:	4602      	mov	r2, r0
 800176e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	2b02      	cmp	r3, #2
 8001774:	d901      	bls.n	800177a <HAL_RCC_OscConfig+0x6a6>
        {
          return HAL_TIMEOUT;
 8001776:	2303      	movs	r3, #3
 8001778:	e37c      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800177a:	4b4f      	ldr	r3, [pc, #316]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 800177c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001780:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d1ef      	bne.n	8001768 <HAL_RCC_OscConfig+0x694>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001788:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800178c:	2b01      	cmp	r3, #1
 800178e:	d107      	bne.n	80017a0 <HAL_RCC_OscConfig+0x6cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001790:	4b49      	ldr	r3, [pc, #292]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001792:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001796:	4a48      	ldr	r2, [pc, #288]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001798:	f023 0304 	bic.w	r3, r3, #4
 800179c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0304 	and.w	r3, r3, #4
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 8112 	beq.w	80019d2 <HAL_RCC_OscConfig+0x8fe>
  {
    FlagStatus pwrclkchanged = RESET;
 80017ae:	2300      	movs	r3, #0
 80017b0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017b4:	4b40      	ldr	r3, [pc, #256]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 80017b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017ba:	f003 0304 	and.w	r3, r3, #4
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d111      	bne.n	80017e6 <HAL_RCC_OscConfig+0x712>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017c2:	4b3d      	ldr	r3, [pc, #244]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 80017c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017c8:	4a3b      	ldr	r2, [pc, #236]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 80017ca:	f043 0304 	orr.w	r3, r3, #4
 80017ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80017d2:	4b39      	ldr	r3, [pc, #228]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 80017d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80017e0:	2301      	movs	r3, #1
 80017e2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80017e6:	4b35      	ldr	r3, [pc, #212]	; (80018bc <HAL_RCC_OscConfig+0x7e8>)
 80017e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d118      	bne.n	8001824 <HAL_RCC_OscConfig+0x750>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80017f2:	4b32      	ldr	r3, [pc, #200]	; (80018bc <HAL_RCC_OscConfig+0x7e8>)
 80017f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f6:	4a31      	ldr	r2, [pc, #196]	; (80018bc <HAL_RCC_OscConfig+0x7e8>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017fe:	f7ff f82d 	bl	800085c <HAL_GetTick>
 8001802:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001804:	e008      	b.n	8001818 <HAL_RCC_OscConfig+0x744>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001806:	f7ff f829 	bl	800085c <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b02      	cmp	r3, #2
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x744>
        {
          return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e32d      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001818:	4b28      	ldr	r3, [pc, #160]	; (80018bc <HAL_RCC_OscConfig+0x7e8>)
 800181a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	2b00      	cmp	r3, #0
 8001822:	d0f0      	beq.n	8001806 <HAL_RCC_OscConfig+0x732>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	2b00      	cmp	r3, #0
 800182e:	d01f      	beq.n	8001870 <HAL_RCC_OscConfig+0x79c>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	2b00      	cmp	r3, #0
 800183a:	d010      	beq.n	800185e <HAL_RCC_OscConfig+0x78a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800183c:	4b1e      	ldr	r3, [pc, #120]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 800183e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001842:	4a1d      	ldr	r2, [pc, #116]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001844:	f043 0304 	orr.w	r3, r3, #4
 8001848:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800184c:	4b1a      	ldr	r3, [pc, #104]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 800184e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001852:	4a19      	ldr	r2, [pc, #100]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800185c:	e018      	b.n	8001890 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800185e:	4b16      	ldr	r3, [pc, #88]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001860:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001864:	4a14      	ldr	r2, [pc, #80]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001866:	f043 0301 	orr.w	r3, r3, #1
 800186a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800186e:	e00f      	b.n	8001890 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001870:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001872:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001876:	4a10      	ldr	r2, [pc, #64]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001878:	f023 0301 	bic.w	r3, r3, #1
 800187c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001880:	4b0d      	ldr	r3, [pc, #52]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001882:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001886:	4a0c      	ldr	r2, [pc, #48]	; (80018b8 <HAL_RCC_OscConfig+0x7e4>)
 8001888:	f023 0304 	bic.w	r3, r3, #4
 800188c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d058      	beq.n	800194a <HAL_RCC_OscConfig+0x876>
    {
      tickstart = HAL_GetTick();
 8001898:	f7fe ffe0 	bl	800085c <HAL_GetTick>
 800189c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800189e:	e00f      	b.n	80018c0 <HAL_RCC_OscConfig+0x7ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018a0:	f7fe ffdc 	bl	800085c <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d906      	bls.n	80018c0 <HAL_RCC_OscConfig+0x7ec>
        {
          return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e2de      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
 80018b6:	bf00      	nop
 80018b8:	46020c00 	.word	0x46020c00
 80018bc:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018c0:	4b9c      	ldr	r3, [pc, #624]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 80018c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d0e8      	beq.n	80018a0 <HAL_RCC_OscConfig+0x7cc>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d01b      	beq.n	8001912 <HAL_RCC_OscConfig+0x83e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80018da:	4b96      	ldr	r3, [pc, #600]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 80018dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80018e0:	4a94      	ldr	r2, [pc, #592]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 80018e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018e6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80018ea:	e00a      	b.n	8001902 <HAL_RCC_OscConfig+0x82e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ec:	f7fe ffb6 	bl	800085c <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x82e>
          {
            return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e2b8      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001902:	4b8c      	ldr	r3, [pc, #560]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001904:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001908:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800190c:	2b00      	cmp	r3, #0
 800190e:	d0ed      	beq.n	80018ec <HAL_RCC_OscConfig+0x818>
 8001910:	e053      	b.n	80019ba <HAL_RCC_OscConfig+0x8e6>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001912:	4b88      	ldr	r3, [pc, #544]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001914:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001918:	4a86      	ldr	r2, [pc, #536]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 800191a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800191e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001922:	e00a      	b.n	800193a <HAL_RCC_OscConfig+0x866>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001924:	f7fe ff9a 	bl	800085c <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001932:	4293      	cmp	r3, r2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x866>
          {
            return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e29c      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800193a:	4b7e      	ldr	r3, [pc, #504]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 800193c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001940:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001944:	2b00      	cmp	r3, #0
 8001946:	d1ed      	bne.n	8001924 <HAL_RCC_OscConfig+0x850>
 8001948:	e037      	b.n	80019ba <HAL_RCC_OscConfig+0x8e6>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800194a:	f7fe ff87 	bl	800085c <HAL_GetTick>
 800194e:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001950:	e00a      	b.n	8001968 <HAL_RCC_OscConfig+0x894>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001952:	f7fe ff83 	bl	800085c <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001960:	4293      	cmp	r3, r2
 8001962:	d901      	bls.n	8001968 <HAL_RCC_OscConfig+0x894>
        {
          return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e285      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001968:	4b72      	ldr	r3, [pc, #456]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 800196a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800196e:	f003 0302 	and.w	r3, r3, #2
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1ed      	bne.n	8001952 <HAL_RCC_OscConfig+0x87e>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001976:	4b6f      	ldr	r3, [pc, #444]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001978:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800197c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001980:	2b00      	cmp	r3, #0
 8001982:	d01a      	beq.n	80019ba <HAL_RCC_OscConfig+0x8e6>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001984:	4b6b      	ldr	r3, [pc, #428]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001986:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800198a:	4a6a      	ldr	r2, [pc, #424]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 800198c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001990:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001994:	e00a      	b.n	80019ac <HAL_RCC_OscConfig+0x8d8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001996:	f7fe ff61 	bl	800085c <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x8d8>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e263      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80019ac:	4b61      	ldr	r3, [pc, #388]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 80019ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80019b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1ed      	bne.n	8001996 <HAL_RCC_OscConfig+0x8c2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019ba:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d107      	bne.n	80019d2 <HAL_RCC_OscConfig+0x8fe>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019c2:	4b5c      	ldr	r3, [pc, #368]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 80019c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019c8:	4a5a      	ldr	r2, [pc, #360]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 80019ca:	f023 0304 	bic.w	r3, r3, #4
 80019ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0320 	and.w	r3, r3, #32
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d036      	beq.n	8001a4c <HAL_RCC_OscConfig+0x978>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d019      	beq.n	8001a1a <HAL_RCC_OscConfig+0x946>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80019e6:	4b53      	ldr	r3, [pc, #332]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a52      	ldr	r2, [pc, #328]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 80019ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019f0:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80019f2:	f7fe ff33 	bl	800085c <HAL_GetTick>
 80019f6:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x938>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019fa:	f7fe ff2f 	bl	800085c <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x938>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e233      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001a0c:	4b49      	ldr	r3, [pc, #292]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d0f0      	beq.n	80019fa <HAL_RCC_OscConfig+0x926>
 8001a18:	e018      	b.n	8001a4c <HAL_RCC_OscConfig+0x978>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8001a1a:	4b46      	ldr	r3, [pc, #280]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a45      	ldr	r2, [pc, #276]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001a20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001a24:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001a26:	f7fe ff19 	bl	800085c <HAL_GetTick>
 8001a2a:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001a2c:	e008      	b.n	8001a40 <HAL_RCC_OscConfig+0x96c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a2e:	f7fe ff15 	bl	800085c <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_OscConfig+0x96c>
        {
          return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e219      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001a40:	4b3c      	ldr	r3, [pc, #240]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d1f0      	bne.n	8001a2e <HAL_RCC_OscConfig+0x95a>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d036      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x9f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d019      	beq.n	8001a94 <HAL_RCC_OscConfig+0x9c0>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8001a60:	4b34      	ldr	r3, [pc, #208]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a33      	ldr	r2, [pc, #204]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001a66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a6a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001a6c:	f7fe fef6 	bl	800085c <HAL_GetTick>
 8001a70:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8001a72:	e008      	b.n	8001a86 <HAL_RCC_OscConfig+0x9b2>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001a74:	f7fe fef2 	bl	800085c <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_OscConfig+0x9b2>
        {
          return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e1f6      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8001a86:	4b2b      	ldr	r3, [pc, #172]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d0f0      	beq.n	8001a74 <HAL_RCC_OscConfig+0x9a0>
 8001a92:	e018      	b.n	8001ac6 <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8001a94:	4b27      	ldr	r3, [pc, #156]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a26      	ldr	r2, [pc, #152]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001a9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001a9e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001aa0:	f7fe fedc 	bl	800085c <HAL_GetTick>
 8001aa4:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x9e6>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001aa8:	f7fe fed8 	bl	800085c <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x9e6>
        {
          return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e1dc      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8001aba:	4b1e      	ldr	r3, [pc, #120]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f0      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x9d4>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d07f      	beq.n	8001bd2 <HAL_RCC_OscConfig+0xafe>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d062      	beq.n	8001ba0 <HAL_RCC_OscConfig+0xacc>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8001ada:	4b16      	ldr	r3, [pc, #88]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	4a15      	ldr	r2, [pc, #84]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001ae0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001ae4:	6093      	str	r3, [r2, #8]
 8001ae6:	4b13      	ldr	r3, [pc, #76]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af2:	4910      	ldr	r1, [pc, #64]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afc:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8001b00:	d309      	bcc.n	8001b16 <HAL_RCC_OscConfig+0xa42>
 8001b02:	4b0c      	ldr	r3, [pc, #48]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	f023 021f 	bic.w	r2, r3, #31
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a1b      	ldr	r3, [r3, #32]
 8001b0e:	4909      	ldr	r1, [pc, #36]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001b10:	4313      	orrs	r3, r2
 8001b12:	60cb      	str	r3, [r1, #12]
 8001b14:	e02a      	b.n	8001b6c <HAL_RCC_OscConfig+0xa98>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	da0c      	bge.n	8001b38 <HAL_RCC_OscConfig+0xa64>
 8001b1e:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	015b      	lsls	r3, r3, #5
 8001b2c:	4901      	ldr	r1, [pc, #4]	; (8001b34 <HAL_RCC_OscConfig+0xa60>)
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	60cb      	str	r3, [r1, #12]
 8001b32:	e01b      	b.n	8001b6c <HAL_RCC_OscConfig+0xa98>
 8001b34:	46020c00 	.word	0x46020c00
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b40:	d30a      	bcc.n	8001b58 <HAL_RCC_OscConfig+0xa84>
 8001b42:	4ba5      	ldr	r3, [pc, #660]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a1b      	ldr	r3, [r3, #32]
 8001b4e:	029b      	lsls	r3, r3, #10
 8001b50:	49a1      	ldr	r1, [pc, #644]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	60cb      	str	r3, [r1, #12]
 8001b56:	e009      	b.n	8001b6c <HAL_RCC_OscConfig+0xa98>
 8001b58:	4b9f      	ldr	r3, [pc, #636]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a1b      	ldr	r3, [r3, #32]
 8001b64:	03db      	lsls	r3, r3, #15
 8001b66:	499c      	ldr	r1, [pc, #624]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8001b6c:	4b9a      	ldr	r3, [pc, #616]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a99      	ldr	r2, [pc, #612]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001b72:	f043 0310 	orr.w	r3, r3, #16
 8001b76:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001b78:	f7fe fe70 	bl	800085c <HAL_GetTick>
 8001b7c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0xabe>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001b80:	f7fe fe6c 	bl	800085c <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0xabe>
        {
          return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e170      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001b92:	4b91      	ldr	r3, [pc, #580]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0320 	and.w	r3, r3, #32
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f0      	beq.n	8001b80 <HAL_RCC_OscConfig+0xaac>
 8001b9e:	e018      	b.n	8001bd2 <HAL_RCC_OscConfig+0xafe>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8001ba0:	4b8d      	ldr	r3, [pc, #564]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a8c      	ldr	r2, [pc, #560]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001ba6:	f023 0310 	bic.w	r3, r3, #16
 8001baa:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001bac:	f7fe fe56 	bl	800085c <HAL_GetTick>
 8001bb0:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0xaf2>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001bb4:	f7fe fe52 	bl	800085c <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0xaf2>
        {
          return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e156      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001bc6:	4b84      	ldr	r3, [pc, #528]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0320 	and.w	r3, r3, #32
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1f0      	bne.n	8001bb4 <HAL_RCC_OscConfig+0xae0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	f000 814b 	beq.w	8001e72 <HAL_RCC_OscConfig+0xd9e>
  {
    FlagStatus  pwrclkchanged = RESET;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001be2:	4b7d      	ldr	r3, [pc, #500]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	f003 030c 	and.w	r3, r3, #12
 8001bea:	2b0c      	cmp	r3, #12
 8001bec:	f000 80fa 	beq.w	8001de4 <HAL_RCC_OscConfig+0xd10>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	f040 80cc 	bne.w	8001d92 <HAL_RCC_OscConfig+0xcbe>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001bfa:	4b77      	ldr	r3, [pc, #476]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a76      	ldr	r2, [pc, #472]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001c00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c04:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001c06:	f7fe fe29 	bl	800085c <HAL_GetTick>
 8001c0a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c0c:	e008      	b.n	8001c20 <HAL_RCC_OscConfig+0xb4c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c0e:	f7fe fe25 	bl	800085c <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d901      	bls.n	8001c20 <HAL_RCC_OscConfig+0xb4c>
          {
            return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e129      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c20:	4b6d      	ldr	r3, [pc, #436]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1f0      	bne.n	8001c0e <HAL_RCC_OscConfig+0xb3a>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c2c:	4b6a      	ldr	r3, [pc, #424]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001c2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c32:	f003 0304 	and.w	r3, r3, #4
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d111      	bne.n	8001c5e <HAL_RCC_OscConfig+0xb8a>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8001c3a:	4b67      	ldr	r3, [pc, #412]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001c3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c40:	4a65      	ldr	r2, [pc, #404]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001c42:	f043 0304 	orr.w	r3, r3, #4
 8001c46:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001c4a:	4b63      	ldr	r3, [pc, #396]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001c4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8001c5e:	4b5f      	ldr	r3, [pc, #380]	; (8001ddc <HAL_RCC_OscConfig+0xd08>)
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c66:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001c6a:	d102      	bne.n	8001c72 <HAL_RCC_OscConfig+0xb9e>
        {
          pwrboosten = SET;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001c72:	4b5a      	ldr	r3, [pc, #360]	; (8001ddc <HAL_RCC_OscConfig+0xd08>)
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	4a59      	ldr	r2, [pc, #356]	; (8001ddc <HAL_RCC_OscConfig+0xd08>)
 8001c78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c7c:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8001c7e:	4b56      	ldr	r3, [pc, #344]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001c86:	f023 0303 	bic.w	r3, r3, #3
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c92:	3a01      	subs	r2, #1
 8001c94:	0212      	lsls	r2, r2, #8
 8001c96:	4311      	orrs	r1, r2
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	494e      	ldr	r1, [pc, #312]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	628b      	str	r3, [r1, #40]	; 0x28
 8001ca4:	4b4c      	ldr	r3, [pc, #304]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001ca6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ca8:	4b4d      	ldr	r3, [pc, #308]	; (8001de0 <HAL_RCC_OscConfig+0xd0c>)
 8001caa:	4013      	ands	r3, r2
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001cb0:	3a01      	subs	r2, #1
 8001cb2:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001cba:	3a01      	subs	r2, #1
 8001cbc:	0252      	lsls	r2, r2, #9
 8001cbe:	b292      	uxth	r2, r2
 8001cc0:	4311      	orrs	r1, r2
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001cc6:	3a01      	subs	r2, #1
 8001cc8:	0412      	lsls	r2, r2, #16
 8001cca:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001cce:	4311      	orrs	r1, r2
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8001cd4:	3a01      	subs	r2, #1
 8001cd6:	0612      	lsls	r2, r2, #24
 8001cd8:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	493e      	ldr	r1, [pc, #248]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLLFRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001ce4:	4b3c      	ldr	r3, [pc, #240]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce8:	4a3b      	ldr	r2, [pc, #236]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001cea:	f023 0310 	bic.w	r3, r3, #16
 8001cee:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001cf0:	4b39      	ldr	r3, [pc, #228]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cf4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001cf8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001d00:	00d2      	lsls	r2, r2, #3
 8001d02:	4935      	ldr	r1, [pc, #212]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	638b      	str	r3, [r1, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001d08:	4b33      	ldr	r3, [pc, #204]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0c:	4a32      	ldr	r2, [pc, #200]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d0e:	f043 0310 	orr.w	r3, r3, #16
 8001d12:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8001d14:	4b30      	ldr	r3, [pc, #192]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d18:	f023 020c 	bic.w	r2, r3, #12
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d20:	492d      	ldr	r1, [pc, #180]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d22:	4313      	orrs	r3, r2
 8001d24:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 8001d26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d105      	bne.n	8001d3a <HAL_RCC_OscConfig+0xc66>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001d2e:	4b2b      	ldr	r3, [pc, #172]	; (8001ddc <HAL_RCC_OscConfig+0xd08>)
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	4a2a      	ldr	r2, [pc, #168]	; (8001ddc <HAL_RCC_OscConfig+0xd08>)
 8001d34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d38:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8001d3a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d107      	bne.n	8001d52 <HAL_RCC_OscConfig+0xc7e>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8001d42:	4b25      	ldr	r3, [pc, #148]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d48:	4a23      	ldr	r2, [pc, #140]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d4a:	f023 0304 	bic.w	r3, r3, #4
 8001d4e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001d52:	4b21      	ldr	r3, [pc, #132]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d56:	4a20      	ldr	r2, [pc, #128]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d5c:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8001d5e:	4b1e      	ldr	r3, [pc, #120]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a1d      	ldr	r2, [pc, #116]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d68:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001d6a:	f7fe fd77 	bl	800085c <HAL_GetTick>
 8001d6e:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0xcb0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d72:	f7fe fd73 	bl	800085c <HAL_GetTick>
 8001d76:	4602      	mov	r2, r0
 8001d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0xcb0>
          {
            return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e077      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001d84:	4b14      	ldr	r3, [pc, #80]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d0f0      	beq.n	8001d72 <HAL_RCC_OscConfig+0xc9e>
 8001d90:	e06f      	b.n	8001e72 <HAL_RCC_OscConfig+0xd9e>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001d92:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a10      	ldr	r2, [pc, #64]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001d98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d9c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001d9e:	f7fe fd5d 	bl	800085c <HAL_GetTick>
 8001da2:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001da4:	e008      	b.n	8001db8 <HAL_RCC_OscConfig+0xce4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da6:	f7fe fd59 	bl	800085c <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0xce4>
          {
            return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e05d      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001db8:	4b07      	ldr	r3, [pc, #28]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1f0      	bne.n	8001da6 <HAL_RCC_OscConfig+0xcd2>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001dc4:	4b04      	ldr	r3, [pc, #16]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc8:	4a03      	ldr	r2, [pc, #12]	; (8001dd8 <HAL_RCC_OscConfig+0xd04>)
 8001dca:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8001dce:	f023 0303 	bic.w	r3, r3, #3
 8001dd2:	6293      	str	r3, [r2, #40]	; 0x28
 8001dd4:	e04d      	b.n	8001e72 <HAL_RCC_OscConfig+0xd9e>
 8001dd6:	bf00      	nop
 8001dd8:	46020c00 	.word	0x46020c00
 8001ddc:	46020800 	.word	0x46020800
 8001de0:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001de4:	4b25      	ldr	r3, [pc, #148]	; (8001e7c <HAL_RCC_OscConfig+0xda8>)
 8001de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001de8:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001dea:	4b24      	ldr	r3, [pc, #144]	; (8001e7c <HAL_RCC_OscConfig+0xda8>)
 8001dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dee:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d03a      	beq.n	8001e6e <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	f003 0203 	and.w	r2, r3, #3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d133      	bne.n	8001e6e <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	0a1b      	lsrs	r3, r3, #8
 8001e0a:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e12:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d12a      	bne.n	8001e6e <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) >> \
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	0b1b      	lsrs	r3, r3, #12
 8001e1c:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d122      	bne.n	8001e6e <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e32:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d11a      	bne.n	8001e6e <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	0a5b      	lsrs	r3, r3, #9
 8001e3c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e44:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d111      	bne.n	8001e6e <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	0c1b      	lsrs	r3, r3, #16
 8001e4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e56:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d108      	bne.n	8001e6e <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	0e1b      	lsrs	r3, r3, #24
 8001e60:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e68:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d001      	beq.n	8001e72 <HAL_RCC_OscConfig+0xd9e>
      {
        return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e000      	b.n	8001e74 <HAL_RCC_OscConfig+0xda0>
      }
    }
  }
  return HAL_OK;
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3738      	adds	r7, #56	; 0x38
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	46020c00 	.word	0x46020c00

08001e80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e1d9      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e94:	4b9b      	ldr	r3, [pc, #620]	; (8002104 <HAL_RCC_ClockConfig+0x284>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 030f 	and.w	r3, r3, #15
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d910      	bls.n	8001ec4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea2:	4b98      	ldr	r3, [pc, #608]	; (8002104 <HAL_RCC_ClockConfig+0x284>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f023 020f 	bic.w	r2, r3, #15
 8001eaa:	4996      	ldr	r1, [pc, #600]	; (8002104 <HAL_RCC_ClockConfig+0x284>)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eb2:	4b94      	ldr	r3, [pc, #592]	; (8002104 <HAL_RCC_ClockConfig+0x284>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 030f 	and.w	r3, r3, #15
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d001      	beq.n	8001ec4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e1c1      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0310 	and.w	r3, r3, #16
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d010      	beq.n	8001ef2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	695a      	ldr	r2, [r3, #20]
 8001ed4:	4b8c      	ldr	r3, [pc, #560]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d908      	bls.n	8001ef2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8001ee0:	4b89      	ldr	r3, [pc, #548]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	695b      	ldr	r3, [r3, #20]
 8001eec:	4986      	ldr	r1, [pc, #536]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0308 	and.w	r3, r3, #8
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d012      	beq.n	8001f24 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691a      	ldr	r2, [r3, #16]
 8001f02:	4b81      	ldr	r3, [pc, #516]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001f04:	6a1b      	ldr	r3, [r3, #32]
 8001f06:	091b      	lsrs	r3, r3, #4
 8001f08:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d909      	bls.n	8001f24 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8001f10:	4b7d      	ldr	r3, [pc, #500]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	691b      	ldr	r3, [r3, #16]
 8001f1c:	011b      	lsls	r3, r3, #4
 8001f1e:	497a      	ldr	r1, [pc, #488]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d010      	beq.n	8001f52 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68da      	ldr	r2, [r3, #12]
 8001f34:	4b74      	ldr	r3, [pc, #464]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001f36:	6a1b      	ldr	r3, [r3, #32]
 8001f38:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d908      	bls.n	8001f52 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8001f40:	4b71      	ldr	r3, [pc, #452]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001f42:	6a1b      	ldr	r3, [r3, #32]
 8001f44:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	496e      	ldr	r1, [pc, #440]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d010      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	4b69      	ldr	r3, [pc, #420]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001f64:	6a1b      	ldr	r3, [r3, #32]
 8001f66:	f003 030f 	and.w	r3, r3, #15
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d908      	bls.n	8001f80 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001f6e:	4b66      	ldr	r3, [pc, #408]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	f023 020f 	bic.w	r2, r3, #15
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	4963      	ldr	r1, [pc, #396]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 80d2 	beq.w	8002132 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d143      	bne.n	8002022 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f9a:	4b5b      	ldr	r3, [pc, #364]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001f9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d110      	bne.n	8001fca <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001fa8:	4b57      	ldr	r3, [pc, #348]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fae:	4a56      	ldr	r2, [pc, #344]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001fb0:	f043 0304 	orr.w	r3, r3, #4
 8001fb4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001fb8:	4b53      	ldr	r3, [pc, #332]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8001fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fbe:	f003 0304 	and.w	r3, r3, #4
 8001fc2:	60bb      	str	r3, [r7, #8]
 8001fc4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8001fca:	f7fe fc47 	bl	800085c <HAL_GetTick>
 8001fce:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8001fd0:	4b4e      	ldr	r3, [pc, #312]	; (800210c <HAL_RCC_ClockConfig+0x28c>)
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00f      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001fdc:	e008      	b.n	8001ff0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8001fde:	f7fe fc3d 	bl	800085c <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d901      	bls.n	8001ff0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e12b      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001ff0:	4b46      	ldr	r3, [pc, #280]	; (800210c <HAL_RCC_ClockConfig+0x28c>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d0f0      	beq.n	8001fde <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001ffc:	7dfb      	ldrb	r3, [r7, #23]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d107      	bne.n	8002012 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002002:	4b41      	ldr	r3, [pc, #260]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8002004:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002008:	4a3f      	ldr	r2, [pc, #252]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 800200a:	f023 0304 	bic.w	r3, r3, #4
 800200e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002012:	4b3d      	ldr	r3, [pc, #244]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d121      	bne.n	8002062 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e112      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	2b02      	cmp	r3, #2
 8002028:	d107      	bne.n	800203a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800202a:	4b37      	ldr	r3, [pc, #220]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d115      	bne.n	8002062 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e106      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d107      	bne.n	8002052 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002042:	4b31      	ldr	r3, [pc, #196]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0304 	and.w	r3, r3, #4
 800204a:	2b00      	cmp	r3, #0
 800204c:	d109      	bne.n	8002062 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e0fa      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002052:	4b2d      	ldr	r3, [pc, #180]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e0f2      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8002062:	4b29      	ldr	r3, [pc, #164]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	f023 0203 	bic.w	r2, r3, #3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	4926      	ldr	r1, [pc, #152]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 8002070:	4313      	orrs	r3, r2
 8002072:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8002074:	f7fe fbf2 	bl	800085c <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	2b03      	cmp	r3, #3
 8002080:	d112      	bne.n	80020a8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002082:	e00a      	b.n	800209a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002084:	f7fe fbea 	bl	800085c <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002092:	4293      	cmp	r3, r2
 8002094:	d901      	bls.n	800209a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e0d6      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800209a:	4b1b      	ldr	r3, [pc, #108]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	f003 030c 	and.w	r3, r3, #12
 80020a2:	2b0c      	cmp	r3, #12
 80020a4:	d1ee      	bne.n	8002084 <HAL_RCC_ClockConfig+0x204>
 80020a6:	e044      	b.n	8002132 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d112      	bne.n	80020d6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80020b0:	e00a      	b.n	80020c8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b2:	f7fe fbd3 	bl	800085c <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e0bf      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80020c8:	4b0f      	ldr	r3, [pc, #60]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 80020ca:	69db      	ldr	r3, [r3, #28]
 80020cc:	f003 030c 	and.w	r3, r3, #12
 80020d0:	2b08      	cmp	r3, #8
 80020d2:	d1ee      	bne.n	80020b2 <HAL_RCC_ClockConfig+0x232>
 80020d4:	e02d      	b.n	8002132 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d123      	bne.n	8002126 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80020de:	e00a      	b.n	80020f6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e0:	f7fe fbbc 	bl	800085c <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e0a8      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80020f6:	4b04      	ldr	r3, [pc, #16]	; (8002108 <HAL_RCC_ClockConfig+0x288>)
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	f003 030c 	and.w	r3, r3, #12
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1ee      	bne.n	80020e0 <HAL_RCC_ClockConfig+0x260>
 8002102:	e016      	b.n	8002132 <HAL_RCC_ClockConfig+0x2b2>
 8002104:	40022000 	.word	0x40022000
 8002108:	46020c00 	.word	0x46020c00
 800210c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002110:	f7fe fba4 	bl	800085c <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	f241 3288 	movw	r2, #5000	; 0x1388
 800211e:	4293      	cmp	r3, r2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e090      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002126:	4b4a      	ldr	r3, [pc, #296]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	f003 030c 	and.w	r3, r3, #12
 800212e:	2b04      	cmp	r3, #4
 8002130:	d1ee      	bne.n	8002110 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d010      	beq.n	8002160 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	4b43      	ldr	r3, [pc, #268]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	f003 030f 	and.w	r3, r3, #15
 800214a:	429a      	cmp	r2, r3
 800214c:	d208      	bcs.n	8002160 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800214e:	4b40      	ldr	r3, [pc, #256]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	f023 020f 	bic.w	r2, r3, #15
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	493d      	ldr	r1, [pc, #244]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 800215c:	4313      	orrs	r3, r2
 800215e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002160:	4b3c      	ldr	r3, [pc, #240]	; (8002254 <HAL_RCC_ClockConfig+0x3d4>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 030f 	and.w	r3, r3, #15
 8002168:	683a      	ldr	r2, [r7, #0]
 800216a:	429a      	cmp	r2, r3
 800216c:	d210      	bcs.n	8002190 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800216e:	4b39      	ldr	r3, [pc, #228]	; (8002254 <HAL_RCC_ClockConfig+0x3d4>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f023 020f 	bic.w	r2, r3, #15
 8002176:	4937      	ldr	r1, [pc, #220]	; (8002254 <HAL_RCC_ClockConfig+0x3d4>)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	4313      	orrs	r3, r2
 800217c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800217e:	4b35      	ldr	r3, [pc, #212]	; (8002254 <HAL_RCC_ClockConfig+0x3d4>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	683a      	ldr	r2, [r7, #0]
 8002188:	429a      	cmp	r2, r3
 800218a:	d001      	beq.n	8002190 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e05b      	b.n	8002248 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0304 	and.w	r3, r3, #4
 8002198:	2b00      	cmp	r3, #0
 800219a:	d010      	beq.n	80021be <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	4b2b      	ldr	r3, [pc, #172]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 80021a2:	6a1b      	ldr	r3, [r3, #32]
 80021a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d208      	bcs.n	80021be <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80021ac:	4b28      	ldr	r3, [pc, #160]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	4925      	ldr	r1, [pc, #148]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0308 	and.w	r3, r3, #8
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d012      	beq.n	80021f0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	691a      	ldr	r2, [r3, #16]
 80021ce:	4b20      	ldr	r3, [pc, #128]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	091b      	lsrs	r3, r3, #4
 80021d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80021d8:	429a      	cmp	r2, r3
 80021da:	d209      	bcs.n	80021f0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80021dc:	4b1c      	ldr	r3, [pc, #112]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	011b      	lsls	r3, r3, #4
 80021ea:	4919      	ldr	r1, [pc, #100]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0310 	and.w	r3, r3, #16
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d010      	beq.n	800221e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	695a      	ldr	r2, [r3, #20]
 8002200:	4b13      	ldr	r3, [pc, #76]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 8002202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002204:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002208:	429a      	cmp	r2, r3
 800220a:	d208      	bcs.n	800221e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800220c:	4b10      	ldr	r3, [pc, #64]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 800220e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002210:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	490d      	ldr	r1, [pc, #52]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 800221a:	4313      	orrs	r3, r2
 800221c:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800221e:	f000 f821 	bl	8002264 <HAL_RCC_GetSysClockFreq>
 8002222:	4602      	mov	r2, r0
 8002224:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <HAL_RCC_ClockConfig+0x3d0>)
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	f003 030f 	and.w	r3, r3, #15
 800222c:	490a      	ldr	r1, [pc, #40]	; (8002258 <HAL_RCC_ClockConfig+0x3d8>)
 800222e:	5ccb      	ldrb	r3, [r1, r3]
 8002230:	fa22 f303 	lsr.w	r3, r2, r3
 8002234:	4a09      	ldr	r2, [pc, #36]	; (800225c <HAL_RCC_ClockConfig+0x3dc>)
 8002236:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002238:	4b09      	ldr	r3, [pc, #36]	; (8002260 <HAL_RCC_ClockConfig+0x3e0>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4618      	mov	r0, r3
 800223e:	f7fe f9c3 	bl	80005c8 <HAL_InitTick>
 8002242:	4603      	mov	r3, r0
 8002244:	73fb      	strb	r3, [r7, #15]

  return status;
 8002246:	7bfb      	ldrb	r3, [r7, #15]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3718      	adds	r7, #24
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	46020c00 	.word	0x46020c00
 8002254:	40022000 	.word	0x40022000
 8002258:	08002e90 	.word	0x08002e90
 800225c:	20000000 	.word	0x20000000
 8002260:	20000004 	.word	0x20000004

08002264 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002264:	b480      	push	{r7}
 8002266:	b08b      	sub	sp, #44	; 0x2c
 8002268:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800226a:	2300      	movs	r3, #0
 800226c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800226e:	2300      	movs	r3, #0
 8002270:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002272:	4b7b      	ldr	r3, [pc, #492]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	f003 030c 	and.w	r3, r3, #12
 800227a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800227c:	4b78      	ldr	r3, [pc, #480]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800227e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002280:	f003 0303 	and.w	r3, r3, #3
 8002284:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d005      	beq.n	8002298 <HAL_RCC_GetSysClockFreq+0x34>
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	2b0c      	cmp	r3, #12
 8002290:	d121      	bne.n	80022d6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d11e      	bne.n	80022d6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8002298:	4b71      	ldr	r3, [pc, #452]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d107      	bne.n	80022b4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80022a4:	4b6e      	ldr	r3, [pc, #440]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80022a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80022aa:	0b1b      	lsrs	r3, r3, #12
 80022ac:	f003 030f 	and.w	r3, r3, #15
 80022b0:	627b      	str	r3, [r7, #36]	; 0x24
 80022b2:	e005      	b.n	80022c0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80022b4:	4b6a      	ldr	r3, [pc, #424]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	0f1b      	lsrs	r3, r3, #28
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80022c0:	4a68      	ldr	r2, [pc, #416]	; (8002464 <HAL_RCC_GetSysClockFreq+0x200>)
 80022c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022c8:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d110      	bne.n	80022f2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80022d4:	e00d      	b.n	80022f2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022d6:	4b62      	ldr	r3, [pc, #392]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	f003 030c 	and.w	r3, r3, #12
 80022de:	2b04      	cmp	r3, #4
 80022e0:	d102      	bne.n	80022e8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022e2:	4b61      	ldr	r3, [pc, #388]	; (8002468 <HAL_RCC_GetSysClockFreq+0x204>)
 80022e4:	623b      	str	r3, [r7, #32]
 80022e6:	e004      	b.n	80022f2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	2b08      	cmp	r3, #8
 80022ec:	d101      	bne.n	80022f2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022ee:	4b5e      	ldr	r3, [pc, #376]	; (8002468 <HAL_RCC_GetSysClockFreq+0x204>)
 80022f0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	2b0c      	cmp	r3, #12
 80022f6:	f040 80ac 	bne.w	8002452 <HAL_RCC_GetSysClockFreq+0x1ee>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80022fa:	4b59      	ldr	r3, [pc, #356]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80022fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fe:	f003 0303 	and.w	r3, r3, #3
 8002302:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002304:	4b56      	ldr	r3, [pc, #344]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8002306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002308:	0a1b      	lsrs	r3, r3, #8
 800230a:	f003 030f 	and.w	r3, r3, #15
 800230e:	3301      	adds	r3, #1
 8002310:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002312:	4b53      	ldr	r3, [pc, #332]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8002314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002316:	091b      	lsrs	r3, r3, #4
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800231e:	4b50      	ldr	r3, [pc, #320]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8002320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002322:	08db      	lsrs	r3, r3, #3
 8002324:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002328:	68ba      	ldr	r2, [r7, #8]
 800232a:	fb02 f303 	mul.w	r3, r2, r3
 800232e:	ee07 3a90 	vmov	s15, r3
 8002332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002336:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    if (pllm != 0U)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2b00      	cmp	r3, #0
 800233e:	f000 8086 	beq.w	800244e <HAL_RCC_GetSysClockFreq+0x1ea>
    {
      switch (pllsource)
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	2b02      	cmp	r3, #2
 8002346:	d003      	beq.n	8002350 <HAL_RCC_GetSysClockFreq+0xec>
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	2b03      	cmp	r3, #3
 800234c:	d022      	beq.n	8002394 <HAL_RCC_GetSysClockFreq+0x130>
 800234e:	e043      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x174>
      {
        case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	ee07 3a90 	vmov	s15, r3
 8002356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800235a:	eddf 6a44 	vldr	s13, [pc, #272]	; 800246c <HAL_RCC_GetSysClockFreq+0x208>
 800235e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002362:	4b3f      	ldr	r3, [pc, #252]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8002364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800236a:	ee07 3a90 	vmov	s15, r3
 800236e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002372:	ed97 6a01 	vldr	s12, [r7, #4]
 8002376:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8002470 <HAL_RCC_GetSysClockFreq+0x20c>
 800237a:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800237e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002382:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002386:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800238a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800238e:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 8002392:	e046      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	ee07 3a90 	vmov	s15, r3
 800239a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800239e:	eddf 6a33 	vldr	s13, [pc, #204]	; 800246c <HAL_RCC_GetSysClockFreq+0x208>
 80023a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023a6:	4b2e      	ldr	r3, [pc, #184]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80023a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023ae:	ee07 3a90 	vmov	s15, r3
 80023b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 80023b6:	ed97 6a01 	vldr	s12, [r7, #4]
 80023ba:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8002470 <HAL_RCC_GetSysClockFreq+0x20c>
 80023be:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80023c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 80023c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80023ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80023ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023d2:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 80023d6:	e024      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        default:
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80023d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023da:	ee07 3a90 	vmov	s15, r3
 80023de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	ee07 3a90 	vmov	s15, r3
 80023e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023f0:	4b1b      	ldr	r3, [pc, #108]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80023f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023f8:	ee07 3a90 	vmov	s15, r3
 80023fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002400:	ed97 6a01 	vldr	s12, [r7, #4]
 8002404:	eddf 5a1a 	vldr	s11, [pc, #104]	; 8002470 <HAL_RCC_GetSysClockFreq+0x20c>
 8002408:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800240c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002410:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002414:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800241c:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 8002420:	bf00      	nop
      }

      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8002422:	4b0f      	ldr	r3, [pc, #60]	; (8002460 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8002424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002426:	0e1b      	lsrs	r3, r3, #24
 8002428:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800242c:	3301      	adds	r3, #1
 800242e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	ee07 3a90 	vmov	s15, r3
 8002436:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800243a:	edd7 6a07 	vldr	s13, [r7, #28]
 800243e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002442:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002446:	ee17 3a90 	vmov	r3, s15
 800244a:	623b      	str	r3, [r7, #32]
 800244c:	e001      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0x1ee>
    }
    else
    {
      sysclockfreq = 0;
 800244e:	2300      	movs	r3, #0
 8002450:	623b      	str	r3, [r7, #32]
    }
  }

  return sysclockfreq;
 8002452:	6a3b      	ldr	r3, [r7, #32]
}
 8002454:	4618      	mov	r0, r3
 8002456:	372c      	adds	r7, #44	; 0x2c
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	46020c00 	.word	0x46020c00
 8002464:	08002ea8 	.word	0x08002ea8
 8002468:	00f42400 	.word	0x00f42400
 800246c:	4b742400 	.word	0x4b742400
 8002470:	46000000 	.word	0x46000000

08002474 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002478:	f7ff fef4 	bl	8002264 <HAL_RCC_GetSysClockFreq>
 800247c:	4602      	mov	r2, r0
 800247e:	4b07      	ldr	r3, [pc, #28]	; (800249c <HAL_RCC_GetHCLKFreq+0x28>)
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	f003 030f 	and.w	r3, r3, #15
 8002486:	4906      	ldr	r1, [pc, #24]	; (80024a0 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002488:	5ccb      	ldrb	r3, [r1, r3]
 800248a:	fa22 f303 	lsr.w	r3, r2, r3
 800248e:	4a05      	ldr	r2, [pc, #20]	; (80024a4 <HAL_RCC_GetHCLKFreq+0x30>)
 8002490:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8002492:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <HAL_RCC_GetHCLKFreq+0x30>)
 8002494:	681b      	ldr	r3, [r3, #0]
}
 8002496:	4618      	mov	r0, r3
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	46020c00 	.word	0x46020c00
 80024a0:	08002e90 	.word	0x08002e90
 80024a4:	20000000 	.word	0x20000000

080024a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80024ac:	f7ff ffe2 	bl	8002474 <HAL_RCC_GetHCLKFreq>
 80024b0:	4602      	mov	r2, r0
 80024b2:	4b05      	ldr	r3, [pc, #20]	; (80024c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	0a1b      	lsrs	r3, r3, #8
 80024b8:	f003 0307 	and.w	r3, r3, #7
 80024bc:	4903      	ldr	r1, [pc, #12]	; (80024cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80024be:	5ccb      	ldrb	r3, [r1, r3]
 80024c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	46020c00 	.word	0x46020c00
 80024cc:	08002ea0 	.word	0x08002ea0

080024d0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	221f      	movs	r2, #31
 80024de:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 80024e0:	4b15      	ldr	r3, [pc, #84]	; (8002538 <HAL_RCC_GetClockConfig+0x68>)
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	f003 0203 	and.w	r2, r3, #3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 80024ec:	4b12      	ldr	r3, [pc, #72]	; (8002538 <HAL_RCC_GetClockConfig+0x68>)
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	f003 020f 	and.w	r2, r3, #15
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 80024f8:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <HAL_RCC_GetClockConfig+0x68>)
 80024fa:	6a1b      	ldr	r3, [r3, #32]
 80024fc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 8002504:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <HAL_RCC_GetClockConfig+0x68>)
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	091b      	lsrs	r3, r3, #4
 800250a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 8002512:	4b09      	ldr	r3, [pc, #36]	; (8002538 <HAL_RCC_GetClockConfig+0x68>)
 8002514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002516:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800251e:	4b07      	ldr	r3, [pc, #28]	; (800253c <HAL_RCC_GetClockConfig+0x6c>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 020f 	and.w	r2, r3, #15
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	601a      	str	r2, [r3, #0]
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	46020c00 	.word	0x46020c00
 800253c:	40022000 	.word	0x40022000

08002540 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002548:	4b3e      	ldr	r3, [pc, #248]	; (8002644 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800254a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002556:	f7fe fd3f 	bl	8000fd8 <HAL_PWREx_GetVoltageRange>
 800255a:	6178      	str	r0, [r7, #20]
 800255c:	e019      	b.n	8002592 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800255e:	4b39      	ldr	r3, [pc, #228]	; (8002644 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002560:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002564:	4a37      	ldr	r2, [pc, #220]	; (8002644 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002566:	f043 0304 	orr.w	r3, r3, #4
 800256a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800256e:	4b35      	ldr	r3, [pc, #212]	; (8002644 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002570:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002574:	f003 0304 	and.w	r3, r3, #4
 8002578:	60fb      	str	r3, [r7, #12]
 800257a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800257c:	f7fe fd2c 	bl	8000fd8 <HAL_PWREx_GetVoltageRange>
 8002580:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002582:	4b30      	ldr	r3, [pc, #192]	; (8002644 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002584:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002588:	4a2e      	ldr	r2, [pc, #184]	; (8002644 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800258a:	f023 0304 	bic.w	r3, r3, #4
 800258e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002598:	d003      	beq.n	80025a2 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80025a0:	d109      	bne.n	80025b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80025a8:	d202      	bcs.n	80025b0 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80025aa:	2301      	movs	r3, #1
 80025ac:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80025ae:	e033      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80025b0:	2300      	movs	r3, #0
 80025b2:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80025b4:	e030      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80025bc:	d208      	bcs.n	80025d0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025c4:	d102      	bne.n	80025cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80025c6:	2303      	movs	r3, #3
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	e025      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e035      	b.n	800263c <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80025d6:	d90f      	bls.n	80025f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d109      	bne.n	80025f2 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80025e4:	d902      	bls.n	80025ec <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80025e6:	2300      	movs	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	e015      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80025ec:	2301      	movs	r3, #1
 80025ee:	613b      	str	r3, [r7, #16]
 80025f0:	e012      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
 80025f6:	e00f      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80025fe:	d109      	bne.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002606:	d102      	bne.n	800260e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8002608:	2301      	movs	r3, #1
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	e004      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800260e:	2302      	movs	r3, #2
 8002610:	613b      	str	r3, [r7, #16]
 8002612:	e001      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8002614:	2301      	movs	r3, #1
 8002616:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002618:	4b0b      	ldr	r3, [pc, #44]	; (8002648 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f023 020f 	bic.w	r2, r3, #15
 8002620:	4909      	ldr	r1, [pc, #36]	; (8002648 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	4313      	orrs	r3, r2
 8002626:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002628:	4b07      	ldr	r3, [pc, #28]	; (8002648 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 030f 	and.w	r3, r3, #15
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	429a      	cmp	r2, r3
 8002634:	d001      	beq.n	800263a <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e000      	b.n	800263c <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	46020c00 	.word	0x46020c00
 8002648:	40022000 	.word	0x40022000

0800264c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e049      	b.n	80026f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d106      	bne.n	8002678 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 f841 	bl	80026fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2202      	movs	r2, #2
 800267c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3304      	adds	r3, #4
 8002688:	4619      	mov	r1, r3
 800268a:	4610      	mov	r0, r2
 800268c:	f000 fa88 	bl	8002ba0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b083      	sub	sp, #12
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
	...

08002710 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b01      	cmp	r3, #1
 8002722:	d001      	beq.n	8002728 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e072      	b.n	800280e <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2202      	movs	r2, #2
 800272c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f042 0201 	orr.w	r2, r2, #1
 800273e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a35      	ldr	r2, [pc, #212]	; (800281c <HAL_TIM_Base_Start_IT+0x10c>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d040      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a34      	ldr	r2, [pc, #208]	; (8002820 <HAL_TIM_Base_Start_IT+0x110>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d03b      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800275c:	d036      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002766:	d031      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a2d      	ldr	r2, [pc, #180]	; (8002824 <HAL_TIM_Base_Start_IT+0x114>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d02c      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a2c      	ldr	r2, [pc, #176]	; (8002828 <HAL_TIM_Base_Start_IT+0x118>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d027      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a2a      	ldr	r2, [pc, #168]	; (800282c <HAL_TIM_Base_Start_IT+0x11c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d022      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a29      	ldr	r2, [pc, #164]	; (8002830 <HAL_TIM_Base_Start_IT+0x120>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d01d      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a27      	ldr	r2, [pc, #156]	; (8002834 <HAL_TIM_Base_Start_IT+0x124>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d018      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a26      	ldr	r2, [pc, #152]	; (8002838 <HAL_TIM_Base_Start_IT+0x128>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d013      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a24      	ldr	r2, [pc, #144]	; (800283c <HAL_TIM_Base_Start_IT+0x12c>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d00e      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a23      	ldr	r2, [pc, #140]	; (8002840 <HAL_TIM_Base_Start_IT+0x130>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d009      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a21      	ldr	r2, [pc, #132]	; (8002844 <HAL_TIM_Base_Start_IT+0x134>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d004      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0xbc>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a20      	ldr	r2, [pc, #128]	; (8002848 <HAL_TIM_Base_Start_IT+0x138>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d115      	bne.n	80027f8 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	689a      	ldr	r2, [r3, #8]
 80027d2:	4b1e      	ldr	r3, [pc, #120]	; (800284c <HAL_TIM_Base_Start_IT+0x13c>)
 80027d4:	4013      	ands	r3, r2
 80027d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2b06      	cmp	r3, #6
 80027dc:	d015      	beq.n	800280a <HAL_TIM_Base_Start_IT+0xfa>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027e4:	d011      	beq.n	800280a <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f042 0201 	orr.w	r2, r2, #1
 80027f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027f6:	e008      	b.n	800280a <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f042 0201 	orr.w	r2, r2, #1
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	e000      	b.n	800280c <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800280a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3714      	adds	r7, #20
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	40012c00 	.word	0x40012c00
 8002820:	50012c00 	.word	0x50012c00
 8002824:	40000400 	.word	0x40000400
 8002828:	50000400 	.word	0x50000400
 800282c:	40000800 	.word	0x40000800
 8002830:	50000800 	.word	0x50000800
 8002834:	40000c00 	.word	0x40000c00
 8002838:	50000c00 	.word	0x50000c00
 800283c:	40013400 	.word	0x40013400
 8002840:	50013400 	.word	0x50013400
 8002844:	40014000 	.word	0x40014000
 8002848:	50014000 	.word	0x50014000
 800284c:	00010007 	.word	0x00010007

08002850 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b02      	cmp	r3, #2
 8002864:	d122      	bne.n	80028ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b02      	cmp	r3, #2
 8002872:	d11b      	bne.n	80028ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f06f 0202 	mvn.w	r2, #2
 800287c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	f003 0303 	and.w	r3, r3, #3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f965 	bl	8002b62 <HAL_TIM_IC_CaptureCallback>
 8002898:	e005      	b.n	80028a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 f957 	bl	8002b4e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f000 f968 	bl	8002b76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	2b04      	cmp	r3, #4
 80028b8:	d122      	bne.n	8002900 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f003 0304 	and.w	r3, r3, #4
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d11b      	bne.n	8002900 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f06f 0204 	mvn.w	r2, #4
 80028d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2202      	movs	r2, #2
 80028d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 f93b 	bl	8002b62 <HAL_TIM_IC_CaptureCallback>
 80028ec:	e005      	b.n	80028fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 f92d 	bl	8002b4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f93e 	bl	8002b76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	f003 0308 	and.w	r3, r3, #8
 800290a:	2b08      	cmp	r3, #8
 800290c:	d122      	bne.n	8002954 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f003 0308 	and.w	r3, r3, #8
 8002918:	2b08      	cmp	r3, #8
 800291a:	d11b      	bne.n	8002954 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f06f 0208 	mvn.w	r2, #8
 8002924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2204      	movs	r2, #4
 800292a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	69db      	ldr	r3, [r3, #28]
 8002932:	f003 0303 	and.w	r3, r3, #3
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 f911 	bl	8002b62 <HAL_TIM_IC_CaptureCallback>
 8002940:	e005      	b.n	800294e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 f903 	bl	8002b4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 f914 	bl	8002b76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	f003 0310 	and.w	r3, r3, #16
 800295e:	2b10      	cmp	r3, #16
 8002960:	d122      	bne.n	80029a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f003 0310 	and.w	r3, r3, #16
 800296c:	2b10      	cmp	r3, #16
 800296e:	d11b      	bne.n	80029a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f06f 0210 	mvn.w	r2, #16
 8002978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2208      	movs	r2, #8
 800297e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	69db      	ldr	r3, [r3, #28]
 8002986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f8e7 	bl	8002b62 <HAL_TIM_IC_CaptureCallback>
 8002994:	e005      	b.n	80029a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f8d9 	bl	8002b4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f000 f8ea 	bl	8002b76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d10e      	bne.n	80029d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	f003 0301 	and.w	r3, r3, #1
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d107      	bne.n	80029d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f06f 0201 	mvn.w	r2, #1
 80029cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7fd fdc6 	bl	8000560 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	691b      	ldr	r3, [r3, #16]
 80029da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029de:	2b80      	cmp	r3, #128	; 0x80
 80029e0:	d10e      	bne.n	8002a00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ec:	2b80      	cmp	r3, #128	; 0x80
 80029ee:	d107      	bne.n	8002a00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80029f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 f9d4 	bl	8002da8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a0e:	d10e      	bne.n	8002a2e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a1a:	2b80      	cmp	r3, #128	; 0x80
 8002a1c:	d107      	bne.n	8002a2e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002a26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f000 f9c7 	bl	8002dbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	691b      	ldr	r3, [r3, #16]
 8002a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a38:	2b40      	cmp	r3, #64	; 0x40
 8002a3a:	d10e      	bne.n	8002a5a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a46:	2b40      	cmp	r3, #64	; 0x40
 8002a48:	d107      	bne.n	8002a5a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f000 f898 	bl	8002b8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	f003 0320 	and.w	r3, r3, #32
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d10e      	bne.n	8002a86 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	f003 0320 	and.w	r3, r3, #32
 8002a72:	2b20      	cmp	r3, #32
 8002a74:	d107      	bne.n	8002a86 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f06f 0220 	mvn.w	r2, #32
 8002a7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 f987 	bl	8002d94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a94:	d10f      	bne.n	8002ab6 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aa0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002aa4:	d107      	bne.n	8002ab6 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8002aae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f000 f98d 	bl	8002dd0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	691b      	ldr	r3, [r3, #16]
 8002abc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ac0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ac4:	d10f      	bne.n	8002ae6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ad0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ad4:	d107      	bne.n	8002ae6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8002ade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 f97f 	bl	8002de4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	691b      	ldr	r3, [r3, #16]
 8002aec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002af0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002af4:	d10f      	bne.n	8002b16 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b04:	d107      	bne.n	8002b16 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8002b0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 f971 	bl	8002df8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	691b      	ldr	r3, [r3, #16]
 8002b1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b20:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b24:	d10f      	bne.n	8002b46 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b30:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b34:	d107      	bne.n	8002b46 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8002b3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 f963 	bl	8002e0c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b46:	bf00      	nop
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	b083      	sub	sp, #12
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
	...

08002ba0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a68      	ldr	r2, [pc, #416]	; (8002d54 <TIM_Base_SetConfig+0x1b4>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d02b      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a67      	ldr	r2, [pc, #412]	; (8002d58 <TIM_Base_SetConfig+0x1b8>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d027      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bc6:	d023      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bce:	d01f      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a62      	ldr	r2, [pc, #392]	; (8002d5c <TIM_Base_SetConfig+0x1bc>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d01b      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a61      	ldr	r2, [pc, #388]	; (8002d60 <TIM_Base_SetConfig+0x1c0>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d017      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a60      	ldr	r2, [pc, #384]	; (8002d64 <TIM_Base_SetConfig+0x1c4>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d013      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a5f      	ldr	r2, [pc, #380]	; (8002d68 <TIM_Base_SetConfig+0x1c8>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d00f      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a5e      	ldr	r2, [pc, #376]	; (8002d6c <TIM_Base_SetConfig+0x1cc>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d00b      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a5d      	ldr	r2, [pc, #372]	; (8002d70 <TIM_Base_SetConfig+0x1d0>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d007      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a5c      	ldr	r2, [pc, #368]	; (8002d74 <TIM_Base_SetConfig+0x1d4>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d003      	beq.n	8002c10 <TIM_Base_SetConfig+0x70>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a5b      	ldr	r2, [pc, #364]	; (8002d78 <TIM_Base_SetConfig+0x1d8>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d108      	bne.n	8002c22 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a4b      	ldr	r2, [pc, #300]	; (8002d54 <TIM_Base_SetConfig+0x1b4>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d043      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a4a      	ldr	r2, [pc, #296]	; (8002d58 <TIM_Base_SetConfig+0x1b8>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d03f      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c38:	d03b      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c40:	d037      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a45      	ldr	r2, [pc, #276]	; (8002d5c <TIM_Base_SetConfig+0x1bc>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d033      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a44      	ldr	r2, [pc, #272]	; (8002d60 <TIM_Base_SetConfig+0x1c0>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d02f      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a43      	ldr	r2, [pc, #268]	; (8002d64 <TIM_Base_SetConfig+0x1c4>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d02b      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a42      	ldr	r2, [pc, #264]	; (8002d68 <TIM_Base_SetConfig+0x1c8>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d027      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a41      	ldr	r2, [pc, #260]	; (8002d6c <TIM_Base_SetConfig+0x1cc>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d023      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a40      	ldr	r2, [pc, #256]	; (8002d70 <TIM_Base_SetConfig+0x1d0>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d01f      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a3f      	ldr	r2, [pc, #252]	; (8002d74 <TIM_Base_SetConfig+0x1d4>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d01b      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a3e      	ldr	r2, [pc, #248]	; (8002d78 <TIM_Base_SetConfig+0x1d8>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d017      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a3d      	ldr	r2, [pc, #244]	; (8002d7c <TIM_Base_SetConfig+0x1dc>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d013      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a3c      	ldr	r2, [pc, #240]	; (8002d80 <TIM_Base_SetConfig+0x1e0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d00f      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a3b      	ldr	r2, [pc, #236]	; (8002d84 <TIM_Base_SetConfig+0x1e4>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d00b      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a3a      	ldr	r2, [pc, #232]	; (8002d88 <TIM_Base_SetConfig+0x1e8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d007      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a39      	ldr	r2, [pc, #228]	; (8002d8c <TIM_Base_SetConfig+0x1ec>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d003      	beq.n	8002cb2 <TIM_Base_SetConfig+0x112>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a38      	ldr	r2, [pc, #224]	; (8002d90 <TIM_Base_SetConfig+0x1f0>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d108      	bne.n	8002cc4 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a1a      	ldr	r2, [pc, #104]	; (8002d54 <TIM_Base_SetConfig+0x1b4>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d023      	beq.n	8002d38 <TIM_Base_SetConfig+0x198>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a19      	ldr	r2, [pc, #100]	; (8002d58 <TIM_Base_SetConfig+0x1b8>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d01f      	beq.n	8002d38 <TIM_Base_SetConfig+0x198>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4a1e      	ldr	r2, [pc, #120]	; (8002d74 <TIM_Base_SetConfig+0x1d4>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d01b      	beq.n	8002d38 <TIM_Base_SetConfig+0x198>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4a1d      	ldr	r2, [pc, #116]	; (8002d78 <TIM_Base_SetConfig+0x1d8>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d017      	beq.n	8002d38 <TIM_Base_SetConfig+0x198>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a1c      	ldr	r2, [pc, #112]	; (8002d7c <TIM_Base_SetConfig+0x1dc>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d013      	beq.n	8002d38 <TIM_Base_SetConfig+0x198>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a1b      	ldr	r2, [pc, #108]	; (8002d80 <TIM_Base_SetConfig+0x1e0>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d00f      	beq.n	8002d38 <TIM_Base_SetConfig+0x198>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a1a      	ldr	r2, [pc, #104]	; (8002d84 <TIM_Base_SetConfig+0x1e4>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d00b      	beq.n	8002d38 <TIM_Base_SetConfig+0x198>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a19      	ldr	r2, [pc, #100]	; (8002d88 <TIM_Base_SetConfig+0x1e8>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d007      	beq.n	8002d38 <TIM_Base_SetConfig+0x198>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a18      	ldr	r2, [pc, #96]	; (8002d8c <TIM_Base_SetConfig+0x1ec>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d003      	beq.n	8002d38 <TIM_Base_SetConfig+0x198>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a17      	ldr	r2, [pc, #92]	; (8002d90 <TIM_Base_SetConfig+0x1f0>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d103      	bne.n	8002d40 <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	691a      	ldr	r2, [r3, #16]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	615a      	str	r2, [r3, #20]
}
 8002d46:	bf00      	nop
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	40012c00 	.word	0x40012c00
 8002d58:	50012c00 	.word	0x50012c00
 8002d5c:	40000400 	.word	0x40000400
 8002d60:	50000400 	.word	0x50000400
 8002d64:	40000800 	.word	0x40000800
 8002d68:	50000800 	.word	0x50000800
 8002d6c:	40000c00 	.word	0x40000c00
 8002d70:	50000c00 	.word	0x50000c00
 8002d74:	40013400 	.word	0x40013400
 8002d78:	50013400 	.word	0x50013400
 8002d7c:	40014000 	.word	0x40014000
 8002d80:	50014000 	.word	0x50014000
 8002d84:	40014400 	.word	0x40014400
 8002d88:	50014400 	.word	0x50014400
 8002d8c:	40014800 	.word	0x40014800
 8002d90:	50014800 	.word	0x50014800

08002d94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <__libc_init_array>:
 8002e20:	b570      	push	{r4, r5, r6, lr}
 8002e22:	4d0d      	ldr	r5, [pc, #52]	; (8002e58 <__libc_init_array+0x38>)
 8002e24:	2600      	movs	r6, #0
 8002e26:	4c0d      	ldr	r4, [pc, #52]	; (8002e5c <__libc_init_array+0x3c>)
 8002e28:	1b64      	subs	r4, r4, r5
 8002e2a:	10a4      	asrs	r4, r4, #2
 8002e2c:	42a6      	cmp	r6, r4
 8002e2e:	d109      	bne.n	8002e44 <__libc_init_array+0x24>
 8002e30:	4d0b      	ldr	r5, [pc, #44]	; (8002e60 <__libc_init_array+0x40>)
 8002e32:	2600      	movs	r6, #0
 8002e34:	4c0b      	ldr	r4, [pc, #44]	; (8002e64 <__libc_init_array+0x44>)
 8002e36:	f000 f81f 	bl	8002e78 <_init>
 8002e3a:	1b64      	subs	r4, r4, r5
 8002e3c:	10a4      	asrs	r4, r4, #2
 8002e3e:	42a6      	cmp	r6, r4
 8002e40:	d105      	bne.n	8002e4e <__libc_init_array+0x2e>
 8002e42:	bd70      	pop	{r4, r5, r6, pc}
 8002e44:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e48:	3601      	adds	r6, #1
 8002e4a:	4798      	blx	r3
 8002e4c:	e7ee      	b.n	8002e2c <__libc_init_array+0xc>
 8002e4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e52:	3601      	adds	r6, #1
 8002e54:	4798      	blx	r3
 8002e56:	e7f2      	b.n	8002e3e <__libc_init_array+0x1e>
 8002e58:	08002f68 	.word	0x08002f68
 8002e5c:	08002f68 	.word	0x08002f68
 8002e60:	08002f68 	.word	0x08002f68
 8002e64:	08002f6c 	.word	0x08002f6c

08002e68 <memset>:
 8002e68:	4402      	add	r2, r0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d100      	bne.n	8002e72 <memset+0xa>
 8002e70:	4770      	bx	lr
 8002e72:	f803 1b01 	strb.w	r1, [r3], #1
 8002e76:	e7f9      	b.n	8002e6c <memset+0x4>

08002e78 <_init>:
 8002e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e7a:	bf00      	nop
 8002e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e7e:	bc08      	pop	{r3}
 8002e80:	469e      	mov	lr, r3
 8002e82:	4770      	bx	lr

08002e84 <_fini>:
 8002e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e86:	bf00      	nop
 8002e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e8a:	bc08      	pop	{r3}
 8002e8c:	469e      	mov	lr, r3
 8002e8e:	4770      	bx	lr
