#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Sep 23 16:50:44 2024
# Process ID: 7044
# Current directory: G:/newCNNZ7/newCNNZ7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10280 G:\newCNNZ7\newCNNZ7\newCNNZ7.xpr
# Log file: G:/newCNNZ7/newCNNZ7/vivado.log
# Journal file: G:/newCNNZ7/newCNNZ7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/newCNNZ7/newCNNZ7/newCNNZ7.xpr
INFO: [Project 1-313] Project file moved from 'F:/newCNNZ7/newCNNZ7' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_cnnRandomMem_0_0' generated file not found 'g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_cnnRandomMem_0_0/design_1_cnnRandomMem_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_cnnRandomMem_0_0' generated file not found 'g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_cnnRandomMem_0_0/design_1_cnnRandomMem_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_cnnRandomMem_0_0' generated file not found 'g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_cnnRandomMem_0_0/design_1_cnnRandomMem_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_cnnRandomMem_0_0' generated file not found 'g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_cnnRandomMem_0_0/design_1_cnnRandomMem_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_cnnRandomMem_0_0' generated file not found 'g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_cnnRandomMem_0_0/design_1_cnnRandomMem_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1281.430 ; gain = 0.000
updatINFO: [Common 17-206] Exiting Vivadreset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/newCNNZ7/newCNNZ7/newCNNZ7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Sep 23 16:51:21 2024] Launched design_1_cnnRandomMem_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_cnnRandomMem_0_0_synth_1: G:/newCNNZ7/newCNNZ7/newCNNZ7.runs/design_1_cnnRandomMem_0_0_synth_1/runme.log
synth_1: G:/newCNNZ7/newCNNZ7/newCNNZ7.runs/synth_1/runme.log
[Mon Sep 23 16:51:21 2024] Launched impl_1...
Run output will be captured here: G:/newCNNZ7/newCNNZ7/newCNNZ7.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'topsim'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'topsim'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'topsim'...
Generating merged BMM file for the design top 'topsim'...
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/c3e9/src/CNNAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixLoadStore
INFO: [VRFC 10-311] analyzing module resultStore
INFO: [VRFC 10-311] analyzing module fifo_in
INFO: [VRFC 10-311] analyzing module fifo_in_16
INFO: [VRFC 10-311] analyzing module memBank
INFO: [VRFC 10-311] analyzing module PriorArbiter
INFO: [VRFC 10-311] analyzing module Pos2Bin
INFO: [VRFC 10-311] analyzing module PriorMux
INFO: [VRFC 10-311] analyzing module ArbiterPow2
INFO: [VRFC 10-311] analyzing module HEArbiter
INFO: [VRFC 10-311] analyzing module memSys
INFO: [VRFC 10-311] analyzing module pipeFPUMul32
INFO: [VRFC 10-311] analyzing module combFPUSub32
INFO: [VRFC 10-311] analyzing module MACCNN
INFO: [VRFC 10-311] analyzing module VectorMAC
INFO: [VRFC 10-311] analyzing module FloatMax
INFO: [VRFC 10-311] analyzing module VectorCompare
INFO: [VRFC 10-311] analyzing module distinctReadWrite
INFO: [VRFC 10-311] analyzing module CNNAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/c3e9/src/CNNAccelerator_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/c3e9/src/CNNAccelerator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_cnnRandomMem_0_0/sim/design_1_cnnRandomMem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cnnRandomMem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj topsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_clk_wiz_1_100M_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.367 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xelab -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:748]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:752]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:140]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:170]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:310]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1211]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1257]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mdm_v3_2_21.mdm_funcs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package microblaze_v11_0_6.microblaze_types
Compiling package microblaze_v11_0_6.microblaze_isa
Compiling package microblaze_v11_0_6.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_funcs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=19.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_1_0
Compiling module xil_defaultlib.matrixLoadStore
Compiling module xil_defaultlib.resultStore
Compiling module xil_defaultlib.fifo_in
Compiling module xil_defaultlib.fifo_in_16
Compiling module xil_defaultlib.memBank
Compiling module xil_defaultlib.PriorArbiter
Compiling module xil_defaultlib.Pos2Bin
Compiling module xil_defaultlib.PriorMux
Compiling module xil_defaultlib.ArbiterPow2
Compiling module xil_defaultlib.HEArbiter
Compiling module xil_defaultlib.memSys
Compiling module xil_defaultlib.pipeFPUMul32
Compiling module xil_defaultlib.combFPUSub32
Compiling module xil_defaultlib.MACCNN
Compiling module xil_defaultlib.VectorMAC
Compiling module xil_defaultlib.FloatMax
Compiling module xil_defaultlib.VectorCompare
Compiling module xil_defaultlib.distinctReadWrite
Compiling module xil_defaultlib.CNNAccelerator
Compiling module xil_defaultlib.CNNAccelerator_v1_0_S00_AXI_defa...
Compiling module xil_defaultlib.CNNAccelerator_v1_0
Compiling module xil_defaultlib.design_1_cnnRandomMem_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_BSCANE2 [\MB_BSCANE2(c_target=zynq,jtag_c...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_LUT1 [\MB_LUT1(c_target=zynq,init="10"...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_BUFG [\MB_BUFG(c_target=zynq)\]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity mdm_v3_2_21.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDC_1 [\MB_FDC_1(c_target=zynq)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE_1 [\MB_FDRE_1(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRSE [\MB_FDRSE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_XORCY [\MB_XORCY(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq)(1,3)(0...]
Compiling architecture imp of entity mdm_v3_2_21.SRL_FIFO [\SRL_FIFO(c_target=zynq)(1,3)\]
Compiling architecture imp of entity mdm_v3_2_21.JTAG_CONTROL [\JTAG_CONTROL(c_target=zynq,c_us...]
Compiling architecture imp of entity mdm_v3_2_21.MDM_Core [\MDM_Core(c_target=zynq,c_jtag_c...]
Compiling architecture imp of entity mdm_v3_2_21.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_6.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_6.address_hit [\address_hit(c_target=zynq,c_use...]
Compiling architecture imp of entity microblaze_v11_0_6.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_6.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_6.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_6.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_6.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_6.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_6.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_6.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_6.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_6.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_6.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_6.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_6.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_Core [\MicroBlaze_Core(c_freq=30000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze [\MicroBlaze(c_freq=30000000,c_en...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter(C_...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_decerr_slav...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_crossbar_sa...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_11.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:04:39 . Memory (MB): peak = 1282.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '279' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//cnnRandomMem_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//mdm_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module topsim.dw.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2732.285 ; gain = 1449.918
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:05:01 . Memory (MB): peak = 2732.285 ; gain = 1449.918
run 100 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:07:15 ; elapsed = 00:19:21 . Memory (MB): peak = 3405.109 ; gain = 672.824
save_wave_config {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'topsim'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'topsim'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'topsim'...
Generating merged BMM file for the design top 'topsim'...
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
"xvhdl --incr --relax -prj topsim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xelab -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:748]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:752]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:140]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:170]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:310]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1211]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1257]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3854.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//cnnRandomMem_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//mdm_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module topsim.dw.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3854.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 3854.785 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:10:59 ; elapsed = 00:26:12 . Memory (MB): peak = 4174.691 ; gain = 319.906
run 500 ms
run: Time (s): cpu = 00:16:03 ; elapsed = 01:02:12 . Memory (MB): peak = 4191.914 ; gain = 17.223
current_wave_config {topsim_behav.wcfg}
topsim_behav.wcfg
add_wave {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_5}} 
save_wave_config {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg}
current_wave_config {topsim_behav.wcfg}
G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg
add_wave {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_5/forRowCnt}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_5/forColCnt}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_5/forLRowCnt}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_5/forLColCnt}} 
save_wave_config {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 4191.914 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'topsim'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'topsim'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'topsim'...
Generating merged BMM file for the design top 'topsim'...
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
"xvhdl --incr --relax -prj topsim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xelab -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:748]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:752]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:140]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:170]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:310]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1211]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1257]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 4191.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '64' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//cnnRandomMem_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//mdm_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module topsim.dw.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 4191.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:55 . Memory (MB): peak = 4191.914 ; gain = 0.000
current_wave_config {topsim_behav.wcfg}
topsim_behav.wcfg
add_wave {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/clock}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/reset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_predicate_in0_ready}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_predicate_in0_valid}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_predicate_in0_bits}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_predicate_in1_ready}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_predicate_in1_valid}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_predicate_in1_bits}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_subMatrixSteps}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_instructions}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_baseAddr}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_instruction_valid}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_data_out_ready}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_data_out_valid}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_data_out_bits}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_predicate_out_ready}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_predicate_out_valid}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_predicate_out_bits}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_rerun}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_start}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_load_port_ready}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_load_port_valid}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_load_port_bits}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_load_data_ready}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_load_data_valid}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/io_load_data_bits}} 
current_wave_config {topsim_behav.wcfg}
topsim_behav.wcfg
add_wave {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/nxtforRowCnt}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/nxtforColCnt}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/nxtforLRowCnt}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/nxtforLColCnt}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/nextrunningState}} 
current_wave_config {topsim_behav.wcfg}
topsim_behav.wcfg
add_wave {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/forRowCnt}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/forColCnt}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/forLRowCnt}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4/forLColCnt}} 
save_wave_config {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg}
run 500 ms
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: Index -2 out of bounds for length 10 (See G:/newCNNZ7/newCNNZ7/vivado_pid11100.debug)
run: Time (s): cpu = 00:19:23 ; elapsed = 01:03:28 . Memory (MB): peak = 4191.914 ; gain = 0.000
ERROR: [Common 17-39] 'run' failed due to earlier errors.
save_wave_config {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4191.914 ; gain = 0.000
open_bd_design {G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:user:cnnRandomMem:1.0 - cnnRandomMem_0
Successfully read diagram <design_1> from block design file <G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name cnnRandomMem_v1_0_project -directory G:/newCNNZ7/newCNNZ7/newCNNZ7.tmp/cnnRandomMem_v1_0_project g:/newCNNZ7/ip_repo/cnnRandomMem_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
current_project newCNNZ7
current_project cnnRandomMem_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0/component.xml' ignored by IP packager.
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path g:/newCNNZ7/ip_repo/cnnRandomMem_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cnnRandomMem:1.0 [get_ips  design_1_cnnRandomMem_0_0] -log ip_upgrade.log
Upgrading 'G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_cnnRandomMem_0_0 (cnnRandomMem_v1.0 1.0) from revision 17 to revision 18
Wrote  : <G:\newCNNZ7\newCNNZ7\newCNNZ7.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/newCNNZ7/newCNNZ7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_cnnRandomMem_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <G:\newCNNZ7\newCNNZ7\newCNNZ7.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block cnnRandomMem_0 .
Exporting to file g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4191.914 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_cnnRandomMem_0_0] }
export_ip_user_files -of_objects [get_files G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_cnnRandomMem_0_0_synth_1 -jobs 8
[Mon Sep 23 21:07:01 2024] Launched design_1_cnnRandomMem_0_0_synth_1...
Run output will be captured here: G:/newCNNZ7/newCNNZ7/newCNNZ7.runs/design_1_cnnRandomMem_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd] -directory G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/sim_scripts -ip_user_files_dir G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files -ipstatic_source_dir G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/modelsim} {questa=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/questa} {riviera=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/riviera} {activehdl=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'topsim'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'topsim'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'topsim'...
Generating merged BMM file for the design top 'topsim'...
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/f6c9/src/CNNAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixLoadStore
INFO: [VRFC 10-311] analyzing module resultStore
INFO: [VRFC 10-311] analyzing module fifo_in
INFO: [VRFC 10-311] analyzing module fifo_in_16
INFO: [VRFC 10-311] analyzing module memBank
INFO: [VRFC 10-311] analyzing module PriorArbiter
INFO: [VRFC 10-311] analyzing module Pos2Bin
INFO: [VRFC 10-311] analyzing module PriorMux
INFO: [VRFC 10-311] analyzing module ArbiterPow2
INFO: [VRFC 10-311] analyzing module HEArbiter
INFO: [VRFC 10-311] analyzing module memSys
INFO: [VRFC 10-311] analyzing module pipeFPUMul32
INFO: [VRFC 10-311] analyzing module combFPUSub32
INFO: [VRFC 10-311] analyzing module MACCNN
INFO: [VRFC 10-311] analyzing module VectorMAC
INFO: [VRFC 10-311] analyzing module FloatMax
INFO: [VRFC 10-311] analyzing module VectorCompare
INFO: [VRFC 10-311] analyzing module distinctReadWrite
INFO: [VRFC 10-311] analyzing module CNNAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/f6c9/src/CNNAccelerator_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/f6c9/src/CNNAccelerator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_cnnRandomMem_0_0/sim/design_1_cnnRandomMem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cnnRandomMem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
"xvhdl --incr --relax -prj topsim_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4191.914 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xelab -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:748]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:752]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:140]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:170]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:310]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1211]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1257]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mdm_v3_2_21.mdm_funcs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package microblaze_v11_0_6.microblaze_types
Compiling package microblaze_v11_0_6.microblaze_isa
Compiling package microblaze_v11_0_6.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_funcs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=19.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_1_0
Compiling module xil_defaultlib.matrixLoadStore
Compiling module xil_defaultlib.resultStore
Compiling module xil_defaultlib.fifo_in
Compiling module xil_defaultlib.fifo_in_16
Compiling module xil_defaultlib.memBank
Compiling module xil_defaultlib.PriorArbiter
Compiling module xil_defaultlib.Pos2Bin
Compiling module xil_defaultlib.PriorMux
Compiling module xil_defaultlib.ArbiterPow2
Compiling module xil_defaultlib.HEArbiter
Compiling module xil_defaultlib.memSys
Compiling module xil_defaultlib.pipeFPUMul32
Compiling module xil_defaultlib.combFPUSub32
Compiling module xil_defaultlib.MACCNN
Compiling module xil_defaultlib.VectorMAC
Compiling module xil_defaultlib.FloatMax
Compiling module xil_defaultlib.VectorCompare
Compiling module xil_defaultlib.distinctReadWrite
Compiling module xil_defaultlib.CNNAccelerator
Compiling module xil_defaultlib.CNNAccelerator_v1_0_S00_AXI_defa...
Compiling module xil_defaultlib.CNNAccelerator_v1_0
Compiling module xil_defaultlib.design_1_cnnRandomMem_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_BSCANE2 [\MB_BSCANE2(c_target=zynq,jtag_c...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_LUT1 [\MB_LUT1(c_target=zynq,init="10"...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_BUFG [\MB_BUFG(c_target=zynq)\]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity mdm_v3_2_21.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDC_1 [\MB_FDC_1(c_target=zynq)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE_1 [\MB_FDRE_1(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRSE [\MB_FDRSE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_XORCY [\MB_XORCY(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq)(1,3)(0...]
Compiling architecture imp of entity mdm_v3_2_21.SRL_FIFO [\SRL_FIFO(c_target=zynq)(1,3)\]
Compiling architecture imp of entity mdm_v3_2_21.JTAG_CONTROL [\JTAG_CONTROL(c_target=zynq,c_us...]
Compiling architecture imp of entity mdm_v3_2_21.MDM_Core [\MDM_Core(c_target=zynq,c_jtag_c...]
Compiling architecture imp of entity mdm_v3_2_21.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_6.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_6.address_hit [\address_hit(c_target=zynq,c_use...]
Compiling architecture imp of entity microblaze_v11_0_6.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_6.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_6.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_6.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_6.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_6.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_6.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_6.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_6.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_6.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_6.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_6.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_6.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_Core [\MicroBlaze_Core(c_freq=30000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze [\MicroBlaze(c_freq=30000000,c_en...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter(C_...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_decerr_slav...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_crossbar_sa...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_11.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:03:48 . Memory (MB): peak = 4191.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '228' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//cnnRandomMem_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//mdm_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore/io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore/_GEN_1 was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore/_T_7 was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_1_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_2_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_3_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_4_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_5_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_6_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_7_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_8_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_9_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_10_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_11_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_12_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_13_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_14_io_storeStep was not found in the design.
WARNING: Simulation object /topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_15_io_storeStep was not found in the design.
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module topsim.dw.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4191.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:04:05 . Memory (MB): peak = 4191.914 ; gain = 0.000
run 200 ms
run: Time (s): cpu = 00:04:49 ; elapsed = 00:11:30 . Memory (MB): peak = 4360.906 ; gain = 168.992
save_wave_config {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4366.551 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name cnnRandomMem_v1_0_project -directory G:/newCNNZ7/newCNNZ7/newCNNZ7.tmp/cnnRandomMem_v1_0_project g:/newCNNZ7/ip_repo/cnnRandomMem_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path g:/newCNNZ7/ip_repo/cnnRandomMem_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cnnRandomMem:1.0 [get_ips  design_1_cnnRandomMem_0_0] -log ip_upgrade.log
Upgrading 'G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_cnnRandomMem_0_0 (cnnRandomMem_v1.0 1.0) from revision 18 to revision 19
Wrote  : <G:\newCNNZ7\newCNNZ7\newCNNZ7.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/newCNNZ7/newCNNZ7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_cnnRandomMem_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <G:\newCNNZ7\newCNNZ7\newCNNZ7.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block cnnRandomMem_0 .
Exporting to file g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_cnnRandomMem_0_0] }
export_ip_user_files -of_objects [get_files G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_cnnRandomMem_0_0_synth_1 -jobs 8
[Mon Sep 23 21:44:41 2024] Launched design_1_cnnRandomMem_0_0_synth_1...
Run output will be captured here: G:/newCNNZ7/newCNNZ7/newCNNZ7.runs/design_1_cnnRandomMem_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd] -directory G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/sim_scripts -ip_user_files_dir G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files -ipstatic_source_dir G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/modelsim} {questa=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/questa} {riviera=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/riviera} {activehdl=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'topsim'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'topsim'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'topsim'...
Generating merged BMM file for the design top 'topsim'...
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/04b4/src/CNNAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixLoadStore
INFO: [VRFC 10-311] analyzing module resultStore
INFO: [VRFC 10-311] analyzing module fifo_in
INFO: [VRFC 10-311] analyzing module fifo_in_16
INFO: [VRFC 10-311] analyzing module memBank
INFO: [VRFC 10-311] analyzing module PriorArbiter
INFO: [VRFC 10-311] analyzing module Pos2Bin
INFO: [VRFC 10-311] analyzing module PriorMux
INFO: [VRFC 10-311] analyzing module ArbiterPow2
INFO: [VRFC 10-311] analyzing module HEArbiter
INFO: [VRFC 10-311] analyzing module memSys
INFO: [VRFC 10-311] analyzing module pipeFPUMul32
INFO: [VRFC 10-311] analyzing module combFPUSub32
INFO: [VRFC 10-311] analyzing module MACCNN
INFO: [VRFC 10-311] analyzing module VectorMAC
INFO: [VRFC 10-311] analyzing module FloatMax
INFO: [VRFC 10-311] analyzing module VectorCompare
INFO: [VRFC 10-311] analyzing module distinctReadWrite
INFO: [VRFC 10-311] analyzing module CNNAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/04b4/src/CNNAccelerator_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/04b4/src/CNNAccelerator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_cnnRandomMem_0_0/sim/design_1_cnnRandomMem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cnnRandomMem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
"xvhdl --incr --relax -prj topsim_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4366.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xelab -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:748]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:752]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:140]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:170]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:310]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1211]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1257]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mdm_v3_2_21.mdm_funcs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package microblaze_v11_0_6.microblaze_types
Compiling package microblaze_v11_0_6.microblaze_isa
Compiling package microblaze_v11_0_6.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_funcs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=19.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_1_0
Compiling module xil_defaultlib.matrixLoadStore
Compiling module xil_defaultlib.resultStore
Compiling module xil_defaultlib.fifo_in
Compiling module xil_defaultlib.fifo_in_16
Compiling module xil_defaultlib.memBank
Compiling module xil_defaultlib.PriorArbiter
Compiling module xil_defaultlib.Pos2Bin
Compiling module xil_defaultlib.PriorMux
Compiling module xil_defaultlib.ArbiterPow2
Compiling module xil_defaultlib.HEArbiter
Compiling module xil_defaultlib.memSys
Compiling module xil_defaultlib.pipeFPUMul32
Compiling module xil_defaultlib.combFPUSub32
Compiling module xil_defaultlib.MACCNN
Compiling module xil_defaultlib.VectorMAC
Compiling module xil_defaultlib.FloatMax
Compiling module xil_defaultlib.VectorCompare
Compiling module xil_defaultlib.distinctReadWrite
Compiling module xil_defaultlib.CNNAccelerator
Compiling module xil_defaultlib.CNNAccelerator_v1_0_S00_AXI_defa...
Compiling module xil_defaultlib.CNNAccelerator_v1_0
Compiling module xil_defaultlib.design_1_cnnRandomMem_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_BSCANE2 [\MB_BSCANE2(c_target=zynq,jtag_c...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_LUT1 [\MB_LUT1(c_target=zynq,init="10"...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_BUFG [\MB_BUFG(c_target=zynq)\]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity mdm_v3_2_21.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDC_1 [\MB_FDC_1(c_target=zynq)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE_1 [\MB_FDRE_1(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRSE [\MB_FDRSE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_XORCY [\MB_XORCY(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq)(1,3)(0...]
Compiling architecture imp of entity mdm_v3_2_21.SRL_FIFO [\SRL_FIFO(c_target=zynq)(1,3)\]
Compiling architecture imp of entity mdm_v3_2_21.JTAG_CONTROL [\JTAG_CONTROL(c_target=zynq,c_us...]
Compiling architecture imp of entity mdm_v3_2_21.MDM_Core [\MDM_Core(c_target=zynq,c_jtag_c...]
Compiling architecture imp of entity mdm_v3_2_21.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_6.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_6.address_hit [\address_hit(c_target=zynq,c_use...]
Compiling architecture imp of entity microblaze_v11_0_6.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_6.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_6.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_6.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_6.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_6.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_6.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_6.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_6.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_6.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_6.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_6.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_6.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_Core [\MicroBlaze_Core(c_freq=30000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze [\MicroBlaze(c_freq=30000000,c_en...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter(C_...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_decerr_slav...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_crossbar_sa...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_11.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim/xsim.dir/topsim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 23 21:48:41 2024...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:03:42 . Memory (MB): peak = 4366.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '223' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//cnnRandomMem_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//mdm_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module topsim.dw.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4366.551 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:03:59 . Memory (MB): peak = 4366.551 ; gain = 0.000
run 200 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v: file does not exist.
run: Time (s): cpu = 00:04:22 ; elapsed = 00:10:43 . Memory (MB): peak = 4463.691 ; gain = 97.141
current_wave_config {topsim_behav.wcfg}
topsim_behav.wcfg
add_wave {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_1_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_2_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_3_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_4_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_5_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_6_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_7_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_8_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_9_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_10_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_11_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_12_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_13_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_14_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/matrixLoadStore_15_io_store_offset}} 
current_wave_config {topsim_behav.wcfg}
topsim_behav.wcfg
add_wave {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_1_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_2_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_3_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_4_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_5_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_6_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_7_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_8_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_9_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_10_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_11_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_12_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_13_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_14_io_store_offset}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/resultStore_15_io_store_offset}} 
current_wave_config {topsim_behav.wcfg}
topsim_behav.wcfg
add_wave {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offset_0}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offset_1}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offset_2}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offset_3}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offset_4}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offset_5}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offset_6}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offset_7}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offsetOut_0}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offsetOut_1}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offsetOut_2}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offsetOut_3}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offsetOut_4}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offsetOut_5}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offsetOut_6}} {{/topsim/dw/design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/vecMACInst_io_store_offsetOut_7}} 
save_wave_config {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4481.586 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'topsim'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'topsim'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'topsim'...
Generating merged BMM file for the design top 'topsim'...
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/04b4/src/CNNAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixLoadStore
INFO: [VRFC 10-311] analyzing module resultStore
INFO: [VRFC 10-311] analyzing module fifo_in
INFO: [VRFC 10-311] analyzing module fifo_in_16
INFO: [VRFC 10-311] analyzing module memBank
INFO: [VRFC 10-311] analyzing module PriorArbiter
INFO: [VRFC 10-311] analyzing module Pos2Bin
INFO: [VRFC 10-311] analyzing module PriorMux
INFO: [VRFC 10-311] analyzing module ArbiterPow2
INFO: [VRFC 10-311] analyzing module HEArbiter
INFO: [VRFC 10-311] analyzing module memSys
INFO: [VRFC 10-311] analyzing module pipeFPUMul32
INFO: [VRFC 10-311] analyzing module combFPUSub32
INFO: [VRFC 10-311] analyzing module MACCNN
INFO: [VRFC 10-311] analyzing module VectorMAC
INFO: [VRFC 10-311] analyzing module FloatMax
INFO: [VRFC 10-311] analyzing module VectorCompare
INFO: [VRFC 10-311] analyzing module distinctReadWrite
INFO: [VRFC 10-311] analyzing module CNNAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/04b4/src/CNNAccelerator_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/04b4/src/CNNAccelerator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_cnnRandomMem_0_0/sim/design_1_cnnRandomMem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cnnRandomMem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
"xvhdl --incr --relax -prj topsim_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4481.586 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xelab -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:748]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:752]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:140]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:170]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:310]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1211]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1257]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mdm_v3_2_21.mdm_funcs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package microblaze_v11_0_6.microblaze_types
Compiling package microblaze_v11_0_6.microblaze_isa
Compiling package microblaze_v11_0_6.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_funcs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=19.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_1_0
Compiling module xil_defaultlib.matrixLoadStore
Compiling module xil_defaultlib.resultStore
Compiling module xil_defaultlib.fifo_in
Compiling module xil_defaultlib.fifo_in_16
Compiling module xil_defaultlib.memBank
Compiling module xil_defaultlib.PriorArbiter
Compiling module xil_defaultlib.Pos2Bin
Compiling module xil_defaultlib.PriorMux
Compiling module xil_defaultlib.ArbiterPow2
Compiling module xil_defaultlib.HEArbiter
Compiling module xil_defaultlib.memSys
Compiling module xil_defaultlib.pipeFPUMul32
Compiling module xil_defaultlib.combFPUSub32
Compiling module xil_defaultlib.MACCNN
Compiling module xil_defaultlib.VectorMAC
Compiling module xil_defaultlib.FloatMax
Compiling module xil_defaultlib.VectorCompare
Compiling module xil_defaultlib.distinctReadWrite
Compiling module xil_defaultlib.CNNAccelerator
Compiling module xil_defaultlib.CNNAccelerator_v1_0_S00_AXI_defa...
Compiling module xil_defaultlib.CNNAccelerator_v1_0
Compiling module xil_defaultlib.design_1_cnnRandomMem_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_BSCANE2 [\MB_BSCANE2(c_target=zynq,jtag_c...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_LUT1 [\MB_LUT1(c_target=zynq,init="10"...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_BUFG [\MB_BUFG(c_target=zynq)\]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity mdm_v3_2_21.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDC_1 [\MB_FDC_1(c_target=zynq)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE_1 [\MB_FDRE_1(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRSE [\MB_FDRSE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_XORCY [\MB_XORCY(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq)(1,3)(0...]
Compiling architecture imp of entity mdm_v3_2_21.SRL_FIFO [\SRL_FIFO(c_target=zynq)(1,3)\]
Compiling architecture imp of entity mdm_v3_2_21.JTAG_CONTROL [\JTAG_CONTROL(c_target=zynq,c_us...]
Compiling architecture imp of entity mdm_v3_2_21.MDM_Core [\MDM_Core(c_target=zynq,c_jtag_c...]
Compiling architecture imp of entity mdm_v3_2_21.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_6.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_6.address_hit [\address_hit(c_target=zynq,c_use...]
Compiling architecture imp of entity microblaze_v11_0_6.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_6.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_6.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_6.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_6.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_6.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_6.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_6.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_6.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_6.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_6.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_6.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_6.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_Core [\MicroBlaze_Core(c_freq=30000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze [\MicroBlaze(c_freq=30000000,c_en...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter(C_...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_decerr_slav...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_crossbar_sa...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_11.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:03:25 . Memory (MB): peak = 4481.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '205' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//cnnRandomMem_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//mdm_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module topsim.dw.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4481.586 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:03:45 . Memory (MB): peak = 4481.586 ; gain = 0.000
run 200 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/lmb_bram_if_cntlr_v4_0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd: file does not exist.
run: Time (s): cpu = 00:01:15 ; elapsed = 00:02:55 . Memory (MB): peak = 4481.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'topsim'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'topsim'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'topsim'...
Generating merged BMM file for the design top 'topsim'...
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/04b4/src/CNNAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixLoadStore
INFO: [VRFC 10-311] analyzing module resultStore
INFO: [VRFC 10-311] analyzing module fifo_in
INFO: [VRFC 10-311] analyzing module fifo_in_16
INFO: [VRFC 10-311] analyzing module memBank
INFO: [VRFC 10-311] analyzing module PriorArbiter
INFO: [VRFC 10-311] analyzing module Pos2Bin
INFO: [VRFC 10-311] analyzing module PriorMux
INFO: [VRFC 10-311] analyzing module ArbiterPow2
INFO: [VRFC 10-311] analyzing module HEArbiter
INFO: [VRFC 10-311] analyzing module memSys
INFO: [VRFC 10-311] analyzing module pipeFPUMul32
INFO: [VRFC 10-311] analyzing module combFPUSub32
INFO: [VRFC 10-311] analyzing module MACCNN
INFO: [VRFC 10-311] analyzing module VectorMAC
INFO: [VRFC 10-311] analyzing module FloatMax
INFO: [VRFC 10-311] analyzing module VectorCompare
INFO: [VRFC 10-311] analyzing module distinctReadWrite
INFO: [VRFC 10-311] analyzing module CNNAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/04b4/src/CNNAccelerator_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/04b4/src/CNNAccelerator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_cnnRandomMem_0_0/sim/design_1_cnnRandomMem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cnnRandomMem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
"xvhdl --incr --relax -prj topsim_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4481.586 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xelab -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:748]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:752]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:140]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:170]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:310]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1211]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1257]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mdm_v3_2_21.mdm_funcs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package microblaze_v11_0_6.microblaze_types
Compiling package microblaze_v11_0_6.microblaze_isa
Compiling package microblaze_v11_0_6.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_funcs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=19.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_1_0
Compiling module xil_defaultlib.matrixLoadStore
Compiling module xil_defaultlib.resultStore
Compiling module xil_defaultlib.fifo_in
Compiling module xil_defaultlib.fifo_in_16
Compiling module xil_defaultlib.memBank
Compiling module xil_defaultlib.PriorArbiter
Compiling module xil_defaultlib.Pos2Bin
Compiling module xil_defaultlib.PriorMux
Compiling module xil_defaultlib.ArbiterPow2
Compiling module xil_defaultlib.HEArbiter
Compiling module xil_defaultlib.memSys
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:56 . Memory (MB): peak = 4481.586 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:02:03 . Memory (MB): peak = 4481.586 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
ipx::edit_ip_in_project -upgrade true -name cnnRandomMem_v1_0_project -directory G:/newCNNZ7/newCNNZ7/newCNNZ7.tmp/cnnRandomMem_v1_0_project g:/newCNNZ7/ip_repo/cnnRandomMem_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:coreExtensions' : Unable to read element value
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path g:/newCNNZ7/ip_repo/cnnRandomMem_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cnnRandomMem:1.0 [get_ips  design_1_cnnRandomMem_0_0] -log ip_upgrade.log
Upgrading 'G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_cnnRandomMem_0_0 (cnnRandomMem_v1.0 1.0) from revision 19 to revision 20
Wrote  : <G:\newCNNZ7\newCNNZ7\newCNNZ7.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/newCNNZ7/newCNNZ7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_cnnRandomMem_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <G:\newCNNZ7\newCNNZ7\newCNNZ7.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block cnnRandomMem_0 .
Exporting to file g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4481.586 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_cnnRandomMem_0_0] }
export_ip_user_files -of_objects [get_files G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_cnnRandomMem_0_0_synth_1 -jobs 8
[Mon Sep 23 22:26:30 2024] Launched design_1_cnnRandomMem_0_0_synth_1...
Run output will be captured here: G:/newCNNZ7/newCNNZ7/newCNNZ7.runs/design_1_cnnRandomMem_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd] -directory G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/sim_scripts -ip_user_files_dir G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files -ipstatic_source_dir G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/modelsim} {questa=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/questa} {riviera=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/riviera} {activehdl=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'topsim'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'topsim'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'topsim'...
Generating merged BMM file for the design top 'topsim'...
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/235c/src/CNNAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixLoadStore
INFO: [VRFC 10-311] analyzing module resultStore
INFO: [VRFC 10-311] analyzing module fifo_in
INFO: [VRFC 10-311] analyzing module fifo_in_16
INFO: [VRFC 10-311] analyzing module memBank
INFO: [VRFC 10-311] analyzing module PriorArbiter
INFO: [VRFC 10-311] analyzing module Pos2Bin
INFO: [VRFC 10-311] analyzing module PriorMux
INFO: [VRFC 10-311] analyzing module ArbiterPow2
INFO: [VRFC 10-311] analyzing module HEArbiter
INFO: [VRFC 10-311] analyzing module memSys
INFO: [VRFC 10-311] analyzing module pipeFPUMul32
INFO: [VRFC 10-311] analyzing module combFPUSub32
INFO: [VRFC 10-311] analyzing module MACCNN
INFO: [VRFC 10-311] analyzing module VectorMAC
INFO: [VRFC 10-311] analyzing module FloatMax
INFO: [VRFC 10-311] analyzing module VectorCompare
INFO: [VRFC 10-311] analyzing module distinctReadWrite
INFO: [VRFC 10-311] analyzing module CNNAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/235c/src/CNNAccelerator_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/235c/src/CNNAccelerator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_cnnRandomMem_0_0/sim/design_1_cnnRandomMem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cnnRandomMem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
"xvhdl --incr --relax -prj topsim_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4481.586 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xelab -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:748]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:752]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:140]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:170]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:310]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1211]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1257]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mdm_v3_2_21.mdm_funcs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package microblaze_v11_0_6.microblaze_types
Compiling package microblaze_v11_0_6.microblaze_isa
Compiling package microblaze_v11_0_6.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_funcs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=19.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_1_0
Compiling module xil_defaultlib.matrixLoadStore
Compiling module xil_defaultlib.resultStore
Compiling module xil_defaultlib.fifo_in
Compiling module xil_defaultlib.fifo_in_16
Compiling module xil_defaultlib.memBank
Compiling module xil_defaultlib.PriorArbiter
Compiling module xil_defaultlib.Pos2Bin
Compiling module xil_defaultlib.PriorMux
Compiling module xil_defaultlib.ArbiterPow2
Compiling module xil_defaultlib.HEArbiter
Compiling module xil_defaultlib.memSys
Compiling module xil_defaultlib.pipeFPUMul32
Compiling module xil_defaultlib.combFPUSub32
Compiling module xil_defaultlib.MACCNN
Compiling module xil_defaultlib.VectorMAC
Compiling module xil_defaultlib.FloatMax
Compiling module xil_defaultlib.VectorCompare
Compiling module xil_defaultlib.distinctReadWrite
Compiling module xil_defaultlib.CNNAccelerator
Compiling module xil_defaultlib.CNNAccelerator_v1_0_S00_AXI_defa...
Compiling module xil_defaultlib.CNNAccelerator_v1_0
Compiling module xil_defaultlib.design_1_cnnRandomMem_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_BSCANE2 [\MB_BSCANE2(c_target=zynq,jtag_c...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_LUT1 [\MB_LUT1(c_target=zynq,init="10"...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_BUFG [\MB_BUFG(c_target=zynq)\]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity mdm_v3_2_21.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDC_1 [\MB_FDC_1(c_target=zynq)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE_1 [\MB_FDRE_1(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRSE [\MB_FDRSE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_XORCY [\MB_XORCY(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq)(1,3)(0...]
Compiling architecture imp of entity mdm_v3_2_21.SRL_FIFO [\SRL_FIFO(c_target=zynq)(1,3)\]
Compiling architecture imp of entity mdm_v3_2_21.JTAG_CONTROL [\JTAG_CONTROL(c_target=zynq,c_us...]
Compiling architecture imp of entity mdm_v3_2_21.MDM_Core [\MDM_Core(c_target=zynq,c_jtag_c...]
Compiling architecture imp of entity mdm_v3_2_21.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_6.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_6.address_hit [\address_hit(c_target=zynq,c_use...]
Compiling architecture imp of entity microblaze_v11_0_6.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_6.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_6.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_6.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_6.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_6.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_6.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_6.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_6.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_6.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_6.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_6.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_6.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_Core [\MicroBlaze_Core(c_freq=30000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze [\MicroBlaze(c_freq=30000000,c_en...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter(C_...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_decerr_slav...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_crossbar_sa...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_11.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:03:41 . Memory (MB): peak = 4481.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '221' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//cnnRandomMem_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//mdm_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module topsim.dw.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4481.586 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:03:57 . Memory (MB): peak = 4481.586 ; gain = 0.000
run 200 ms
run: Time (s): cpu = 00:05:40 ; elapsed = 00:12:37 . Memory (MB): peak = 5051.922 ; gain = 570.336
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5051.922 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name cnnRandomMem_v1_0_project -directory G:/newCNNZ7/newCNNZ7/newCNNZ7.tmp/cnnRandomMem_v1_0_project g:/newCNNZ7/ip_repo/cnnRandomMem_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path g:/newCNNZ7/ip_repo/cnnRandomMem_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/newCNNZ7/ip_repo/cnnRandomMem_1.0'
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5051.922 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cnnRandomMem:1.0 [get_ips  design_1_cnnRandomMem_0_0] -log ip_upgrade.log
Upgrading 'G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_cnnRandomMem_0_0 (cnnRandomMem_v1.0 1.0) from revision 20 to revision 21
Wrote  : <G:\newCNNZ7\newCNNZ7\newCNNZ7.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/newCNNZ7/newCNNZ7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_cnnRandomMem_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <G:\newCNNZ7\newCNNZ7\newCNNZ7.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block cnnRandomMem_0 .
Exporting to file g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File g:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5051.922 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_cnnRandomMem_0_0] }
export_ip_user_files -of_objects [get_files G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_cnnRandomMem_0_0_synth_1 -jobs 8
[Mon Sep 23 22:54:14 2024] Launched design_1_cnnRandomMem_0_0_synth_1...
Run output will be captured here: G:/newCNNZ7/newCNNZ7/newCNNZ7.runs/design_1_cnnRandomMem_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sources_1/bd/design_1/design_1.bd] -directory G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/sim_scripts -ip_user_files_dir G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files -ipstatic_source_dir G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/modelsim} {questa=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/questa} {riviera=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/riviera} {activehdl=G:/newCNNZ7/newCNNZ7/newCNNZ7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'topsim'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Generating merged BMM file for the design top 'topsim'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'topsim'...
Generating merged BMM file for the design top 'topsim'...
INFO: [SIM-utils-54] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/cb4d/src/CNNAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixLoadStore
INFO: [VRFC 10-311] analyzing module resultStore
INFO: [VRFC 10-311] analyzing module fifo_in
INFO: [VRFC 10-311] analyzing module fifo_in_16
INFO: [VRFC 10-311] analyzing module memBank
INFO: [VRFC 10-311] analyzing module PriorArbiter
INFO: [VRFC 10-311] analyzing module Pos2Bin
INFO: [VRFC 10-311] analyzing module PriorMux
INFO: [VRFC 10-311] analyzing module ArbiterPow2
INFO: [VRFC 10-311] analyzing module HEArbiter
INFO: [VRFC 10-311] analyzing module memSys
INFO: [VRFC 10-311] analyzing module pipeFPUMul32
INFO: [VRFC 10-311] analyzing module combFPUSub32
INFO: [VRFC 10-311] analyzing module MACCNN
INFO: [VRFC 10-311] analyzing module VectorMAC
INFO: [VRFC 10-311] analyzing module FloatMax
INFO: [VRFC 10-311] analyzing module VectorCompare
INFO: [VRFC 10-311] analyzing module distinctReadWrite
INFO: [VRFC 10-311] analyzing module CNNAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/cb4d/src/CNNAccelerator_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/cb4d/src/CNNAccelerator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_cnnRandomMem_0_0/sim/design_1_cnnRandomMem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cnnRandomMem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
"xvhdl --incr --relax -prj topsim_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5051.922 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
"xelab -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e712b508950e42c0ae8491170d26f95b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_6 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_21 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_arprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:748]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 6 for port 'm_axi_awprot' [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:752]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:140]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:170]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:310]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1211]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v:1257]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mdm_v3_2_21.mdm_funcs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package microblaze_v11_0_6.microblaze_types
Compiling package microblaze_v11_0_6.microblaze_isa
Compiling package microblaze_v11_0_6.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_funcs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=19.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_1_0
Compiling module xil_defaultlib.matrixLoadStore
Compiling module xil_defaultlib.resultStore
Compiling module xil_defaultlib.fifo_in
Compiling module xil_defaultlib.fifo_in_16
Compiling module xil_defaultlib.memBank
Compiling module xil_defaultlib.PriorArbiter
Compiling module xil_defaultlib.Pos2Bin
Compiling module xil_defaultlib.PriorMux
Compiling module xil_defaultlib.ArbiterPow2
Compiling module xil_defaultlib.HEArbiter
Compiling module xil_defaultlib.memSys
Compiling module xil_defaultlib.pipeFPUMul32
Compiling module xil_defaultlib.combFPUSub32
Compiling module xil_defaultlib.MACCNN
Compiling module xil_defaultlib.VectorMAC
Compiling module xil_defaultlib.FloatMax
Compiling module xil_defaultlib.VectorCompare
Compiling module xil_defaultlib.distinctReadWrite
Compiling module xil_defaultlib.CNNAccelerator
Compiling module xil_defaultlib.CNNAccelerator_v1_0_S00_AXI_defa...
Compiling module xil_defaultlib.CNNAccelerator_v1_0
Compiling module xil_defaultlib.design_1_cnnRandomMem_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_BSCANE2 [\MB_BSCANE2(c_target=zynq,jtag_c...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_LUT1 [\MB_LUT1(c_target=zynq,init="10"...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_BUFG [\MB_BUFG(c_target=zynq)\]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity mdm_v3_2_21.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDC_1 [\MB_FDC_1(c_target=zynq)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRE_1 [\MB_FDRE_1(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010100111")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_stati...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_FDRSE [\MB_FDRSE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity mdm_v3_2_21.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_XORCY [\MB_XORCY(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity mdm_v3_2_21.MB_SRL16E [\MB_SRL16E(c_target=zynq)(1,3)(0...]
Compiling architecture imp of entity mdm_v3_2_21.SRL_FIFO [\SRL_FIFO(c_target=zynq)(1,3)\]
Compiling architecture imp of entity mdm_v3_2_21.JTAG_CONTROL [\JTAG_CONTROL(c_target=zynq,c_us...]
Compiling architecture imp of entity mdm_v3_2_21.MDM_Core [\MDM_Core(c_target=zynq,c_jtag_c...]
Compiling architecture imp of entity mdm_v3_2_21.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_6.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_6.address_hit [\address_hit(c_target=zynq,c_use...]
Compiling architecture imp of entity microblaze_v11_0_6.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_6.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_6.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_6.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_6.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_6.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_6.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_6.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_6.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_6.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_6.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_6.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_6.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_6.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_6.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_6.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_6.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_6.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_6.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_6.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_6.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_6.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_6.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_6.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze_Core [\MicroBlaze_Core(c_freq=30000000...]
Compiling architecture imp of entity microblaze_v11_0_6.MicroBlaze [\MicroBlaze(c_freq=30000000,c_en...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter(C_...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_decerr_slav...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_crossbar_sa...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_11.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_19.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:03:40 . Memory (MB): peak = 5051.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '220' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/newCNNZ7/newCNNZ7/newCNNZ7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//cnnRandomMem_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//mdm_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /topsim/dw/design_1_i//microblaze_0_axi_periph/xbar/S00_AXI
Time resolution is 1 ps
open_wave_config G:/newCNNZ7/newCNNZ7/topsim_behav.wcfg
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module topsim.dw.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5051.922 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:03:56 . Memory (MB): peak = 5051.922 ; gain = 0.000
run 200 ms
