	
	assign {out_hi, out_lo} = in;
	
endmodule
