;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; DS_Pin
DS_Pin__0__DR EQU CYREG_GPIO_PRT1_DR
DS_Pin__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DS_Pin__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DS_Pin__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DS_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DS_Pin__0__HSIOM_MASK EQU 0x0000000F
DS_Pin__0__HSIOM_SHIFT EQU 0
DS_Pin__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DS_Pin__0__INTR EQU CYREG_GPIO_PRT1_INTR
DS_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DS_Pin__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DS_Pin__0__MASK EQU 0x01
DS_Pin__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DS_Pin__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DS_Pin__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DS_Pin__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DS_Pin__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DS_Pin__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DS_Pin__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DS_Pin__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DS_Pin__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DS_Pin__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DS_Pin__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DS_Pin__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DS_Pin__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DS_Pin__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DS_Pin__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DS_Pin__0__PC EQU CYREG_GPIO_PRT1_PC
DS_Pin__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DS_Pin__0__PORT EQU 1
DS_Pin__0__PS EQU CYREG_GPIO_PRT1_PS
DS_Pin__0__SHIFT EQU 0
DS_Pin__DR EQU CYREG_GPIO_PRT1_DR
DS_Pin__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DS_Pin__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DS_Pin__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DS_Pin__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DS_Pin__INTR EQU CYREG_GPIO_PRT1_INTR
DS_Pin__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DS_Pin__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DS_Pin__MASK EQU 0x01
DS_Pin__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DS_Pin__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DS_Pin__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DS_Pin__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DS_Pin__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DS_Pin__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DS_Pin__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DS_Pin__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DS_Pin__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DS_Pin__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DS_Pin__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DS_Pin__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DS_Pin__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DS_Pin__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DS_Pin__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DS_Pin__PC EQU CYREG_GPIO_PRT1_PC
DS_Pin__PC2 EQU CYREG_GPIO_PRT1_PC2
DS_Pin__PORT EQU 1
DS_Pin__PS EQU CYREG_GPIO_PRT1_PS
DS_Pin__SHIFT EQU 0

; LED_OK
LED_OK__0__DR EQU CYREG_GPIO_PRT3_DR
LED_OK__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_OK__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_OK__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_OK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_OK__0__HSIOM_MASK EQU 0x0F000000
LED_OK__0__HSIOM_SHIFT EQU 24
LED_OK__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_OK__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_OK__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_OK__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_OK__0__MASK EQU 0x40
LED_OK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_OK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_OK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_OK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_OK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_OK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_OK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_OK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_OK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_OK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_OK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_OK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_OK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_OK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_OK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_OK__0__PC EQU CYREG_GPIO_PRT3_PC
LED_OK__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_OK__0__PORT EQU 3
LED_OK__0__PS EQU CYREG_GPIO_PRT3_PS
LED_OK__0__SHIFT EQU 6
LED_OK__DR EQU CYREG_GPIO_PRT3_DR
LED_OK__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_OK__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_OK__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_OK__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_OK__INTR EQU CYREG_GPIO_PRT3_INTR
LED_OK__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_OK__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_OK__MASK EQU 0x40
LED_OK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_OK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_OK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_OK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_OK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_OK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_OK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_OK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_OK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_OK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_OK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_OK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_OK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_OK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_OK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_OK__PC EQU CYREG_GPIO_PRT3_PC
LED_OK__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_OK__PORT EQU 3
LED_OK__PS EQU CYREG_GPIO_PRT3_PS
LED_OK__SHIFT EQU 6

; MR_Pin
MR_Pin__0__DR EQU CYREG_GPIO_PRT1_DR
MR_Pin__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MR_Pin__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MR_Pin__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MR_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MR_Pin__0__HSIOM_MASK EQU 0x000000F0
MR_Pin__0__HSIOM_SHIFT EQU 4
MR_Pin__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MR_Pin__0__INTR EQU CYREG_GPIO_PRT1_INTR
MR_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MR_Pin__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MR_Pin__0__MASK EQU 0x02
MR_Pin__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MR_Pin__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MR_Pin__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MR_Pin__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MR_Pin__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MR_Pin__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MR_Pin__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MR_Pin__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MR_Pin__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MR_Pin__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MR_Pin__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MR_Pin__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MR_Pin__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MR_Pin__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MR_Pin__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MR_Pin__0__PC EQU CYREG_GPIO_PRT1_PC
MR_Pin__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MR_Pin__0__PORT EQU 1
MR_Pin__0__PS EQU CYREG_GPIO_PRT1_PS
MR_Pin__0__SHIFT EQU 1
MR_Pin__DR EQU CYREG_GPIO_PRT1_DR
MR_Pin__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MR_Pin__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MR_Pin__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MR_Pin__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MR_Pin__INTR EQU CYREG_GPIO_PRT1_INTR
MR_Pin__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MR_Pin__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MR_Pin__MASK EQU 0x02
MR_Pin__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MR_Pin__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MR_Pin__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MR_Pin__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MR_Pin__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MR_Pin__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MR_Pin__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MR_Pin__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MR_Pin__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MR_Pin__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MR_Pin__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MR_Pin__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MR_Pin__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MR_Pin__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MR_Pin__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MR_Pin__PC EQU CYREG_GPIO_PRT1_PC
MR_Pin__PC2 EQU CYREG_GPIO_PRT1_PC2
MR_Pin__PORT EQU 1
MR_Pin__PS EQU CYREG_GPIO_PRT1_PS
MR_Pin__SHIFT EQU 1

; OE_Pin
OE_Pin__0__DR EQU CYREG_GPIO_PRT1_DR
OE_Pin__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OE_Pin__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OE_Pin__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OE_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OE_Pin__0__HSIOM_MASK EQU 0x00000F00
OE_Pin__0__HSIOM_SHIFT EQU 8
OE_Pin__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OE_Pin__0__INTR EQU CYREG_GPIO_PRT1_INTR
OE_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OE_Pin__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OE_Pin__0__MASK EQU 0x04
OE_Pin__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OE_Pin__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OE_Pin__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OE_Pin__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OE_Pin__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OE_Pin__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OE_Pin__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OE_Pin__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OE_Pin__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OE_Pin__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OE_Pin__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OE_Pin__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OE_Pin__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OE_Pin__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OE_Pin__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OE_Pin__0__PC EQU CYREG_GPIO_PRT1_PC
OE_Pin__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OE_Pin__0__PORT EQU 1
OE_Pin__0__PS EQU CYREG_GPIO_PRT1_PS
OE_Pin__0__SHIFT EQU 2
OE_Pin__DR EQU CYREG_GPIO_PRT1_DR
OE_Pin__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OE_Pin__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OE_Pin__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OE_Pin__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OE_Pin__INTR EQU CYREG_GPIO_PRT1_INTR
OE_Pin__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OE_Pin__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OE_Pin__MASK EQU 0x04
OE_Pin__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OE_Pin__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OE_Pin__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OE_Pin__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OE_Pin__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OE_Pin__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OE_Pin__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OE_Pin__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OE_Pin__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OE_Pin__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OE_Pin__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OE_Pin__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OE_Pin__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OE_Pin__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OE_Pin__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OE_Pin__PC EQU CYREG_GPIO_PRT1_PC
OE_Pin__PC2 EQU CYREG_GPIO_PRT1_PC2
OE_Pin__PORT EQU 1
OE_Pin__PS EQU CYREG_GPIO_PRT1_PS
OE_Pin__SHIFT EQU 2

; Q0_Pin
Q0_Pin__0__DR EQU CYREG_GPIO_PRT1_DR
Q0_Pin__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Q0_Pin__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Q0_Pin__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Q0_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Q0_Pin__0__HSIOM_MASK EQU 0x0000F000
Q0_Pin__0__HSIOM_SHIFT EQU 12
Q0_Pin__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Q0_Pin__0__INTR EQU CYREG_GPIO_PRT1_INTR
Q0_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Q0_Pin__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Q0_Pin__0__MASK EQU 0x08
Q0_Pin__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Q0_Pin__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Q0_Pin__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Q0_Pin__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Q0_Pin__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Q0_Pin__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Q0_Pin__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Q0_Pin__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Q0_Pin__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Q0_Pin__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Q0_Pin__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Q0_Pin__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Q0_Pin__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Q0_Pin__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Q0_Pin__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Q0_Pin__0__PC EQU CYREG_GPIO_PRT1_PC
Q0_Pin__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Q0_Pin__0__PORT EQU 1
Q0_Pin__0__PS EQU CYREG_GPIO_PRT1_PS
Q0_Pin__0__SHIFT EQU 3
Q0_Pin__DR EQU CYREG_GPIO_PRT1_DR
Q0_Pin__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Q0_Pin__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Q0_Pin__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Q0_Pin__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Q0_Pin__INTR EQU CYREG_GPIO_PRT1_INTR
Q0_Pin__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Q0_Pin__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Q0_Pin__MASK EQU 0x08
Q0_Pin__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Q0_Pin__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Q0_Pin__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Q0_Pin__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Q0_Pin__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Q0_Pin__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Q0_Pin__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Q0_Pin__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Q0_Pin__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Q0_Pin__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Q0_Pin__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Q0_Pin__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Q0_Pin__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Q0_Pin__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Q0_Pin__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Q0_Pin__PC EQU CYREG_GPIO_PRT1_PC
Q0_Pin__PC2 EQU CYREG_GPIO_PRT1_PC2
Q0_Pin__PORT EQU 1
Q0_Pin__PS EQU CYREG_GPIO_PRT1_PS
Q0_Pin__SHIFT EQU 3

; Q1_Pin
Q1_Pin__0__DR EQU CYREG_GPIO_PRT2_DR
Q1_Pin__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q1_Pin__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q1_Pin__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q1_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Q1_Pin__0__HSIOM_MASK EQU 0x000000F0
Q1_Pin__0__HSIOM_SHIFT EQU 4
Q1_Pin__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q1_Pin__0__INTR EQU CYREG_GPIO_PRT2_INTR
Q1_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q1_Pin__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q1_Pin__0__MASK EQU 0x02
Q1_Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q1_Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q1_Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q1_Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q1_Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q1_Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q1_Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q1_Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q1_Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q1_Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q1_Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q1_Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q1_Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q1_Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q1_Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q1_Pin__0__PC EQU CYREG_GPIO_PRT2_PC
Q1_Pin__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Q1_Pin__0__PORT EQU 2
Q1_Pin__0__PS EQU CYREG_GPIO_PRT2_PS
Q1_Pin__0__SHIFT EQU 1
Q1_Pin__DR EQU CYREG_GPIO_PRT2_DR
Q1_Pin__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q1_Pin__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q1_Pin__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q1_Pin__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q1_Pin__INTR EQU CYREG_GPIO_PRT2_INTR
Q1_Pin__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q1_Pin__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q1_Pin__MASK EQU 0x02
Q1_Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q1_Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q1_Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q1_Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q1_Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q1_Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q1_Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q1_Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q1_Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q1_Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q1_Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q1_Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q1_Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q1_Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q1_Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q1_Pin__PC EQU CYREG_GPIO_PRT2_PC
Q1_Pin__PC2 EQU CYREG_GPIO_PRT2_PC2
Q1_Pin__PORT EQU 2
Q1_Pin__PS EQU CYREG_GPIO_PRT2_PS
Q1_Pin__SHIFT EQU 1

; Q2_Pin
Q2_Pin__0__DR EQU CYREG_GPIO_PRT2_DR
Q2_Pin__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q2_Pin__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q2_Pin__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q2_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Q2_Pin__0__HSIOM_MASK EQU 0x00000F00
Q2_Pin__0__HSIOM_SHIFT EQU 8
Q2_Pin__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q2_Pin__0__INTR EQU CYREG_GPIO_PRT2_INTR
Q2_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q2_Pin__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q2_Pin__0__MASK EQU 0x04
Q2_Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q2_Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q2_Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q2_Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q2_Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q2_Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q2_Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q2_Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q2_Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q2_Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q2_Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q2_Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q2_Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q2_Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q2_Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q2_Pin__0__PC EQU CYREG_GPIO_PRT2_PC
Q2_Pin__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Q2_Pin__0__PORT EQU 2
Q2_Pin__0__PS EQU CYREG_GPIO_PRT2_PS
Q2_Pin__0__SHIFT EQU 2
Q2_Pin__DR EQU CYREG_GPIO_PRT2_DR
Q2_Pin__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q2_Pin__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q2_Pin__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q2_Pin__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q2_Pin__INTR EQU CYREG_GPIO_PRT2_INTR
Q2_Pin__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q2_Pin__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q2_Pin__MASK EQU 0x04
Q2_Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q2_Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q2_Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q2_Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q2_Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q2_Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q2_Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q2_Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q2_Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q2_Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q2_Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q2_Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q2_Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q2_Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q2_Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q2_Pin__PC EQU CYREG_GPIO_PRT2_PC
Q2_Pin__PC2 EQU CYREG_GPIO_PRT2_PC2
Q2_Pin__PORT EQU 2
Q2_Pin__PS EQU CYREG_GPIO_PRT2_PS
Q2_Pin__SHIFT EQU 2

; Q3_Pin
Q3_Pin__0__DR EQU CYREG_GPIO_PRT2_DR
Q3_Pin__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q3_Pin__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q3_Pin__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q3_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Q3_Pin__0__HSIOM_MASK EQU 0x0000F000
Q3_Pin__0__HSIOM_SHIFT EQU 12
Q3_Pin__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q3_Pin__0__INTR EQU CYREG_GPIO_PRT2_INTR
Q3_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q3_Pin__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q3_Pin__0__MASK EQU 0x08
Q3_Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q3_Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q3_Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q3_Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q3_Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q3_Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q3_Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q3_Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q3_Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q3_Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q3_Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q3_Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q3_Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q3_Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q3_Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q3_Pin__0__PC EQU CYREG_GPIO_PRT2_PC
Q3_Pin__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Q3_Pin__0__PORT EQU 2
Q3_Pin__0__PS EQU CYREG_GPIO_PRT2_PS
Q3_Pin__0__SHIFT EQU 3
Q3_Pin__DR EQU CYREG_GPIO_PRT2_DR
Q3_Pin__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q3_Pin__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q3_Pin__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q3_Pin__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q3_Pin__INTR EQU CYREG_GPIO_PRT2_INTR
Q3_Pin__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q3_Pin__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q3_Pin__MASK EQU 0x08
Q3_Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q3_Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q3_Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q3_Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q3_Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q3_Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q3_Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q3_Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q3_Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q3_Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q3_Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q3_Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q3_Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q3_Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q3_Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q3_Pin__PC EQU CYREG_GPIO_PRT2_PC
Q3_Pin__PC2 EQU CYREG_GPIO_PRT2_PC2
Q3_Pin__PORT EQU 2
Q3_Pin__PS EQU CYREG_GPIO_PRT2_PS
Q3_Pin__SHIFT EQU 3

; Q4_Pin
Q4_Pin__0__DR EQU CYREG_GPIO_PRT2_DR
Q4_Pin__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q4_Pin__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q4_Pin__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q4_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Q4_Pin__0__HSIOM_MASK EQU 0x000F0000
Q4_Pin__0__HSIOM_SHIFT EQU 16
Q4_Pin__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q4_Pin__0__INTR EQU CYREG_GPIO_PRT2_INTR
Q4_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q4_Pin__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q4_Pin__0__MASK EQU 0x10
Q4_Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q4_Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q4_Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q4_Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q4_Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q4_Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q4_Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q4_Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q4_Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q4_Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q4_Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q4_Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q4_Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q4_Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q4_Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q4_Pin__0__PC EQU CYREG_GPIO_PRT2_PC
Q4_Pin__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Q4_Pin__0__PORT EQU 2
Q4_Pin__0__PS EQU CYREG_GPIO_PRT2_PS
Q4_Pin__0__SHIFT EQU 4
Q4_Pin__DR EQU CYREG_GPIO_PRT2_DR
Q4_Pin__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q4_Pin__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q4_Pin__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q4_Pin__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q4_Pin__INTR EQU CYREG_GPIO_PRT2_INTR
Q4_Pin__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q4_Pin__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q4_Pin__MASK EQU 0x10
Q4_Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q4_Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q4_Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q4_Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q4_Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q4_Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q4_Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q4_Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q4_Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q4_Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q4_Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q4_Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q4_Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q4_Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q4_Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q4_Pin__PC EQU CYREG_GPIO_PRT2_PC
Q4_Pin__PC2 EQU CYREG_GPIO_PRT2_PC2
Q4_Pin__PORT EQU 2
Q4_Pin__PS EQU CYREG_GPIO_PRT2_PS
Q4_Pin__SHIFT EQU 4

; Q5_Pin
Q5_Pin__0__DR EQU CYREG_GPIO_PRT2_DR
Q5_Pin__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q5_Pin__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q5_Pin__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q5_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Q5_Pin__0__HSIOM_MASK EQU 0x00F00000
Q5_Pin__0__HSIOM_SHIFT EQU 20
Q5_Pin__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q5_Pin__0__INTR EQU CYREG_GPIO_PRT2_INTR
Q5_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q5_Pin__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q5_Pin__0__MASK EQU 0x20
Q5_Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q5_Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q5_Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q5_Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q5_Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q5_Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q5_Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q5_Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q5_Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q5_Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q5_Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q5_Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q5_Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q5_Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q5_Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q5_Pin__0__PC EQU CYREG_GPIO_PRT2_PC
Q5_Pin__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Q5_Pin__0__PORT EQU 2
Q5_Pin__0__PS EQU CYREG_GPIO_PRT2_PS
Q5_Pin__0__SHIFT EQU 5
Q5_Pin__DR EQU CYREG_GPIO_PRT2_DR
Q5_Pin__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q5_Pin__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q5_Pin__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q5_Pin__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q5_Pin__INTR EQU CYREG_GPIO_PRT2_INTR
Q5_Pin__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q5_Pin__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q5_Pin__MASK EQU 0x20
Q5_Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q5_Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q5_Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q5_Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q5_Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q5_Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q5_Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q5_Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q5_Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q5_Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q5_Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q5_Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q5_Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q5_Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q5_Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q5_Pin__PC EQU CYREG_GPIO_PRT2_PC
Q5_Pin__PC2 EQU CYREG_GPIO_PRT2_PC2
Q5_Pin__PORT EQU 2
Q5_Pin__PS EQU CYREG_GPIO_PRT2_PS
Q5_Pin__SHIFT EQU 5

; Q6_Pin
Q6_Pin__0__DR EQU CYREG_GPIO_PRT2_DR
Q6_Pin__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q6_Pin__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q6_Pin__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q6_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Q6_Pin__0__HSIOM_MASK EQU 0x0000000F
Q6_Pin__0__HSIOM_SHIFT EQU 0
Q6_Pin__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q6_Pin__0__INTR EQU CYREG_GPIO_PRT2_INTR
Q6_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q6_Pin__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q6_Pin__0__MASK EQU 0x01
Q6_Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q6_Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q6_Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q6_Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q6_Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q6_Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q6_Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q6_Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q6_Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q6_Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q6_Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q6_Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q6_Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q6_Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q6_Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q6_Pin__0__PC EQU CYREG_GPIO_PRT2_PC
Q6_Pin__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Q6_Pin__0__PORT EQU 2
Q6_Pin__0__PS EQU CYREG_GPIO_PRT2_PS
Q6_Pin__0__SHIFT EQU 0
Q6_Pin__DR EQU CYREG_GPIO_PRT2_DR
Q6_Pin__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Q6_Pin__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Q6_Pin__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Q6_Pin__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q6_Pin__INTR EQU CYREG_GPIO_PRT2_INTR
Q6_Pin__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Q6_Pin__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Q6_Pin__MASK EQU 0x01
Q6_Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Q6_Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Q6_Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Q6_Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Q6_Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Q6_Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Q6_Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Q6_Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Q6_Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Q6_Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Q6_Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Q6_Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Q6_Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Q6_Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Q6_Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Q6_Pin__PC EQU CYREG_GPIO_PRT2_PC
Q6_Pin__PC2 EQU CYREG_GPIO_PRT2_PC2
Q6_Pin__PORT EQU 2
Q6_Pin__PS EQU CYREG_GPIO_PRT2_PS
Q6_Pin__SHIFT EQU 0

; Q7_Pin
Q7_Pin__0__DR EQU CYREG_GPIO_PRT3_DR
Q7_Pin__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Q7_Pin__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Q7_Pin__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Q7_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Q7_Pin__0__HSIOM_MASK EQU 0x0000000F
Q7_Pin__0__HSIOM_SHIFT EQU 0
Q7_Pin__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Q7_Pin__0__INTR EQU CYREG_GPIO_PRT3_INTR
Q7_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Q7_Pin__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Q7_Pin__0__MASK EQU 0x01
Q7_Pin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Q7_Pin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Q7_Pin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Q7_Pin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Q7_Pin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Q7_Pin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Q7_Pin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Q7_Pin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Q7_Pin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Q7_Pin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Q7_Pin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Q7_Pin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Q7_Pin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Q7_Pin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Q7_Pin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Q7_Pin__0__PC EQU CYREG_GPIO_PRT3_PC
Q7_Pin__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Q7_Pin__0__PORT EQU 3
Q7_Pin__0__PS EQU CYREG_GPIO_PRT3_PS
Q7_Pin__0__SHIFT EQU 0
Q7_Pin__DR EQU CYREG_GPIO_PRT3_DR
Q7_Pin__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Q7_Pin__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Q7_Pin__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Q7_Pin__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Q7_Pin__INTR EQU CYREG_GPIO_PRT3_INTR
Q7_Pin__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Q7_Pin__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Q7_Pin__MASK EQU 0x01
Q7_Pin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Q7_Pin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Q7_Pin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Q7_Pin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Q7_Pin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Q7_Pin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Q7_Pin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Q7_Pin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Q7_Pin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Q7_Pin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Q7_Pin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Q7_Pin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Q7_Pin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Q7_Pin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Q7_Pin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Q7_Pin__PC EQU CYREG_GPIO_PRT3_PC
Q7_Pin__PC2 EQU CYREG_GPIO_PRT3_PC2
Q7_Pin__PORT EQU 3
Q7_Pin__PS EQU CYREG_GPIO_PRT3_PS
Q7_Pin__SHIFT EQU 0

; UART_1
UART_1_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_1_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_1_rx__0__HSIOM_GPIO EQU 0
UART_1_rx__0__HSIOM_I2C EQU 14
UART_1_rx__0__HSIOM_I2C_SDA EQU 14
UART_1_rx__0__HSIOM_MASK EQU 0x000F0000
UART_1_rx__0__HSIOM_SHIFT EQU 16
UART_1_rx__0__HSIOM_SPI EQU 15
UART_1_rx__0__HSIOM_SPI_MOSI EQU 15
UART_1_rx__0__HSIOM_UART EQU 9
UART_1_rx__0__HSIOM_UART_RX EQU 9
UART_1_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_rx__0__MASK EQU 0x10
UART_1_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_1_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_1_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_1_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_1_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_1_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_1_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_1_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_1_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_1_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_1_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_1_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_1_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_1_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_1_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_1_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_1_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_rx__0__PORT EQU 1
UART_1_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_1_rx__0__SHIFT EQU 4
UART_1_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_1_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_rx__MASK EQU 0x10
UART_1_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_1_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_1_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_1_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_1_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_1_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_1_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_1_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_1_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_1_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_1_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_1_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_1_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_1_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_1_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_1_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_1_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_rx__PORT EQU 1
UART_1_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_1_rx__SHIFT EQU 4
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_1_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_1_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_1_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_1_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_1_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_1_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_1_SCBCLK__DIV_ID EQU 0x00000040
UART_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
UART_1_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_1_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_1_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_1_tx__0__HSIOM_GPIO EQU 0
UART_1_tx__0__HSIOM_I2C EQU 14
UART_1_tx__0__HSIOM_I2C_SCL EQU 14
UART_1_tx__0__HSIOM_MASK EQU 0x00F00000
UART_1_tx__0__HSIOM_SHIFT EQU 20
UART_1_tx__0__HSIOM_SPI EQU 15
UART_1_tx__0__HSIOM_SPI_MISO EQU 15
UART_1_tx__0__HSIOM_UART EQU 9
UART_1_tx__0__HSIOM_UART_TX EQU 9
UART_1_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_tx__0__MASK EQU 0x20
UART_1_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_1_tx__0__OUT_SEL_SHIFT EQU 10
UART_1_tx__0__OUT_SEL_VAL EQU -1
UART_1_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_1_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_1_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_1_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_1_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_1_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_1_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_1_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_1_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_1_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_1_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_1_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_1_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_1_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_1_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_1_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_1_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_tx__0__PORT EQU 1
UART_1_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_1_tx__0__SHIFT EQU 5
UART_1_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_1_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_tx__MASK EQU 0x20
UART_1_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_1_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_1_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_1_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_1_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_1_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_1_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_1_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_1_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_1_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_1_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_1_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_1_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_1_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_1_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_1_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_1_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_tx__PORT EQU 1
UART_1_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_1_tx__SHIFT EQU 5

; SHCP_Pin
SHCP_Pin__0__DR EQU CYREG_GPIO_PRT1_DR
SHCP_Pin__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SHCP_Pin__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SHCP_Pin__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SHCP_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SHCP_Pin__0__HSIOM_MASK EQU 0x0F000000
SHCP_Pin__0__HSIOM_SHIFT EQU 24
SHCP_Pin__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SHCP_Pin__0__INTR EQU CYREG_GPIO_PRT1_INTR
SHCP_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SHCP_Pin__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SHCP_Pin__0__MASK EQU 0x40
SHCP_Pin__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SHCP_Pin__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SHCP_Pin__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SHCP_Pin__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SHCP_Pin__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SHCP_Pin__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SHCP_Pin__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SHCP_Pin__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SHCP_Pin__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SHCP_Pin__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SHCP_Pin__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SHCP_Pin__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SHCP_Pin__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SHCP_Pin__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SHCP_Pin__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SHCP_Pin__0__PC EQU CYREG_GPIO_PRT1_PC
SHCP_Pin__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SHCP_Pin__0__PORT EQU 1
SHCP_Pin__0__PS EQU CYREG_GPIO_PRT1_PS
SHCP_Pin__0__SHIFT EQU 6
SHCP_Pin__DR EQU CYREG_GPIO_PRT1_DR
SHCP_Pin__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SHCP_Pin__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SHCP_Pin__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SHCP_Pin__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SHCP_Pin__INTR EQU CYREG_GPIO_PRT1_INTR
SHCP_Pin__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SHCP_Pin__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SHCP_Pin__MASK EQU 0x40
SHCP_Pin__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SHCP_Pin__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SHCP_Pin__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SHCP_Pin__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SHCP_Pin__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SHCP_Pin__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SHCP_Pin__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SHCP_Pin__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SHCP_Pin__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SHCP_Pin__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SHCP_Pin__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SHCP_Pin__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SHCP_Pin__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SHCP_Pin__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SHCP_Pin__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SHCP_Pin__PC EQU CYREG_GPIO_PRT1_PC
SHCP_Pin__PC2 EQU CYREG_GPIO_PRT1_PC2
SHCP_Pin__PORT EQU 1
SHCP_Pin__PS EQU CYREG_GPIO_PRT1_PS
SHCP_Pin__SHIFT EQU 6

; STCP_Pin
STCP_Pin__0__DR EQU CYREG_GPIO_PRT1_DR
STCP_Pin__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
STCP_Pin__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
STCP_Pin__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
STCP_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
STCP_Pin__0__HSIOM_MASK EQU 0xF0000000
STCP_Pin__0__HSIOM_SHIFT EQU 28
STCP_Pin__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
STCP_Pin__0__INTR EQU CYREG_GPIO_PRT1_INTR
STCP_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
STCP_Pin__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
STCP_Pin__0__MASK EQU 0x80
STCP_Pin__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STCP_Pin__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STCP_Pin__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STCP_Pin__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STCP_Pin__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STCP_Pin__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STCP_Pin__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STCP_Pin__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STCP_Pin__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STCP_Pin__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STCP_Pin__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STCP_Pin__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STCP_Pin__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STCP_Pin__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STCP_Pin__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STCP_Pin__0__PC EQU CYREG_GPIO_PRT1_PC
STCP_Pin__0__PC2 EQU CYREG_GPIO_PRT1_PC2
STCP_Pin__0__PORT EQU 1
STCP_Pin__0__PS EQU CYREG_GPIO_PRT1_PS
STCP_Pin__0__SHIFT EQU 7
STCP_Pin__DR EQU CYREG_GPIO_PRT1_DR
STCP_Pin__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
STCP_Pin__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
STCP_Pin__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
STCP_Pin__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
STCP_Pin__INTR EQU CYREG_GPIO_PRT1_INTR
STCP_Pin__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
STCP_Pin__INTSTAT EQU CYREG_GPIO_PRT1_INTR
STCP_Pin__MASK EQU 0x80
STCP_Pin__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STCP_Pin__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STCP_Pin__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STCP_Pin__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STCP_Pin__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STCP_Pin__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STCP_Pin__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STCP_Pin__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STCP_Pin__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STCP_Pin__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STCP_Pin__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STCP_Pin__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STCP_Pin__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STCP_Pin__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STCP_Pin__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STCP_Pin__PC EQU CYREG_GPIO_PRT1_PC
STCP_Pin__PC2 EQU CYREG_GPIO_PRT1_PC2
STCP_Pin__PORT EQU 1
STCP_Pin__PS EQU CYREG_GPIO_PRT1_PS
STCP_Pin__SHIFT EQU 7

; LED_ERROR
LED_ERROR__0__DR EQU CYREG_GPIO_PRT2_DR
LED_ERROR__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_ERROR__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_ERROR__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_ERROR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_ERROR__0__HSIOM_MASK EQU 0x0F000000
LED_ERROR__0__HSIOM_SHIFT EQU 24
LED_ERROR__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_ERROR__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_ERROR__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_ERROR__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_ERROR__0__MASK EQU 0x40
LED_ERROR__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_ERROR__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_ERROR__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_ERROR__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_ERROR__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_ERROR__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_ERROR__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_ERROR__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_ERROR__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_ERROR__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_ERROR__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_ERROR__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_ERROR__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_ERROR__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_ERROR__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_ERROR__0__PC EQU CYREG_GPIO_PRT2_PC
LED_ERROR__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_ERROR__0__PORT EQU 2
LED_ERROR__0__PS EQU CYREG_GPIO_PRT2_PS
LED_ERROR__0__SHIFT EQU 6
LED_ERROR__DR EQU CYREG_GPIO_PRT2_DR
LED_ERROR__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_ERROR__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_ERROR__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_ERROR__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_ERROR__INTR EQU CYREG_GPIO_PRT2_INTR
LED_ERROR__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_ERROR__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_ERROR__MASK EQU 0x40
LED_ERROR__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_ERROR__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_ERROR__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_ERROR__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_ERROR__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_ERROR__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_ERROR__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_ERROR__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_ERROR__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_ERROR__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_ERROR__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_ERROR__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_ERROR__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_ERROR__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_ERROR__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_ERROR__PC EQU CYREG_GPIO_PRT2_PC
LED_ERROR__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_ERROR__PORT EQU 2
LED_ERROR__PS EQU CYREG_GPIO_PRT2_PS
LED_ERROR__SHIFT EQU 6

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 5000000
CYDEV_BCLK__HFCLK__KHZ EQU 5000
CYDEV_BCLK__HFCLK__MHZ EQU 5
CYDEV_BCLK__SYSCLK__HZ EQU 5000000
CYDEV_BCLK__SYSCLK__KHZ EQU 5000
CYDEV_BCLK__SYSCLK__MHZ EQU 5
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
