<stg><name>kernel_stage0_Pipeline_Output_Channel</name>


<trans_list>

<trans id="725" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %out_ch = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_ch"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten40"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten457 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten457"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %Y_se_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Y_se

]]></Node>
<StgValue><ssdm name="Y_se_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %Y_proj_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Y_proj

]]></Node>
<StgValue><ssdm name="Y_proj_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:7 %sext_ln25_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln25

]]></Node>
<StgValue><ssdm name="sext_ln25_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:8 %sext_ln25_cast = sext i62 %sext_ln25_read

]]></Node>
<StgValue><ssdm name="sext_ln25_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_51, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 648, void @empty_48, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i19 0, i19 %indvar_flatten457

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i7 0, i7 %row

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i12 0, i12 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i7 0, i7 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i5 0, i5 %out_ch

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %In_Channel.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
In_Channel.i:0 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %In_Channel.i.split

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
In_Channel.i:1 %col_1 = load i7 %col

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
In_Channel.i:2 %row_1 = load i7 %row

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
In_Channel.i:3 %indvar_flatten457_load = load i19 %indvar_flatten457

]]></Node>
<StgValue><ssdm name="indvar_flatten457_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
In_Channel.i:8 %p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %row_1, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="14">
<![CDATA[
In_Channel.i:9 %p_shl_cast = zext i14 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
In_Channel.i:10 %p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %row_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="11">
<![CDATA[
In_Channel.i:11 %p_shl1_cast = zext i11 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
In_Channel.i:12 %empty = sub i15 %p_shl_cast, i15 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="7">
<![CDATA[
In_Channel.i:13 %zext_ln30 = zext i7 %col_1

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
In_Channel.i:14 %add_ln30 = add i15 %zext_ln30, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
In_Channel.i:16 %icmp_ln19 = icmp_eq  i19 %indvar_flatten457_load, i19 301056

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
In_Channel.i:17 %add_ln19 = add i19 %indvar_flatten457_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
In_Channel.i:18 %br_ln19 = br i1 %icmp_ln19, void %for.inc61.loopexit.i, void %Pointwise_conv.9.17.18.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc61.loopexit.i:0 %out_ch_load = load i5 %out_ch

]]></Node>
<StgValue><ssdm name="out_ch_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc61.loopexit.i:1 %indvar_flatten40_load_1 = load i12 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="indvar_flatten40_load_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61.loopexit.i:4 %icmp_ln22 = icmp_eq  i12 %indvar_flatten40_load_1, i12 2688

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc61.loopexit.i:5 %select_ln19 = select i1 %icmp_ln22, i7 0, i7 %col_1

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61.loopexit.i:6 %or_ln19 = or i1 %icmp_ln22, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61.loopexit.i:7 %add_ln19_1 = add i7 %row_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln19_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc61.loopexit.i:8 %p_shl_mid1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln19_1, i7 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="14">
<![CDATA[
for.inc61.loopexit.i:9 %p_shl_cast_mid1 = zext i14 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc61.loopexit.i:10 %p_shl1_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln19_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="11">
<![CDATA[
for.inc61.loopexit.i:11 %p_shl1_cast_mid1 = zext i11 %p_shl1_mid1

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc61.loopexit.i:12 %p_mid1 = sub i15 %p_shl_cast_mid1, i15 %p_shl1_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc61.loopexit.i:13 %select_ln19_1 = select i1 %icmp_ln22, i15 %p_mid1, i15 %empty

]]></Node>
<StgValue><ssdm name="select_ln19_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc61.loopexit.i:15 %select_ln19_2 = select i1 %icmp_ln22, i15 %p_mid1, i15 %add_ln30

]]></Node>
<StgValue><ssdm name="select_ln19_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61.loopexit.i:17 %xor_ln19 = xor i1 %icmp_ln22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc61.loopexit.i:18 %icmp_ln25 = icmp_eq  i5 %out_ch_load, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61.loopexit.i:19 %and_ln19 = and i1 %icmp_ln25, i1 %xor_ln19

]]></Node>
<StgValue><ssdm name="and_ln19"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc61.loopexit.i:20 %select_ln19_3 = select i1 %icmp_ln22, i7 %add_ln19_1, i7 %row_1

]]></Node>
<StgValue><ssdm name="select_ln19_3"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61.loopexit.i:21 %add_ln22 = add i7 %select_ln19, i7 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61.loopexit.i:23 %or_ln22 = or i1 %and_ln19, i1 %or_ln19

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61.loopexit.i:24 %or_ln22_1 = or i1 %and_ln19, i1 %icmp_ln22

]]></Node>
<StgValue><ssdm name="or_ln22_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc61.loopexit.i:25 %select_ln22 = select i1 %or_ln22_1, i5 0, i5 %out_ch_load

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc61.loopexit.i:26 %select_ln22_1 = select i1 %and_ln19, i7 %add_ln22, i7 %select_ln19

]]></Node>
<StgValue><ssdm name="select_ln22_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="7">
<![CDATA[
for.inc61.loopexit.i:28 %zext_ln30_1 = zext i7 %add_ln22

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc61.loopexit.i:29 %add_ln30_1 = add i15 %zext_ln30_1, i15 %select_ln19_1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc61.loopexit.i:30 %select_ln22_2 = select i1 %and_ln19, i15 %add_ln30_1, i15 %select_ln19_2

]]></Node>
<StgValue><ssdm name="select_ln22_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:31 %tmp_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %select_ln22_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="17">
<![CDATA[
for.inc61.loopexit.i:32 %sext_ln22 = sext i17 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:33 %add_ln22_1 = add i64 %sext_ln22, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:34 %sext_ln30_1_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_1_mid2_v"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:35 %sext_ln22_1 = sext i62 %sext_ln30_1_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="19" op_0_bw="5">
<![CDATA[
for.inc61.loopexit.i:182 %out_ch_cast = zext i5 %select_ln22

]]></Node>
<StgValue><ssdm name="out_ch_cast"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc61.loopexit.i:183 %br_ln25 = br i1 %or_ln22, void %In_Channel.i.split, void %for.first.iter.In_Channel.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
In_Channel.i.split:0 %indvar_flatten40_load = load i12 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="indvar_flatten40_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
In_Channel.i.split:2 %empty_59 = mul i19 %out_ch_cast, i19 12544

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:15 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln22_1

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
In_Channel.i.split:211 %add_ln25 = add i5 %select_ln22, i5 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
In_Channel.i.split:212 %add_ln22_48 = add i12 %indvar_flatten40_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln22_48"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
In_Channel.i.split:213 %select_ln22_3 = select i1 %icmp_ln22, i12 1, i12 %add_ln22_48

]]></Node>
<StgValue><ssdm name="select_ln22_3"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:214 %store_ln25 = store i19 %add_ln19, i19 %indvar_flatten457

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:215 %store_ln25 = store i7 %select_ln19_3, i7 %row

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
In_Channel.i.split:216 %store_ln25 = store i12 %select_ln22_3, i12 %indvar_flatten40

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:217 %store_ln25 = store i7 %select_ln22_1, i7 %col

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:218 %store_ln25 = store i5 %add_ln25, i5 %out_ch

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
In_Channel.i.split:219 %br_ln25 = br void %In_Channel.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
In_Channel.i:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
In_Channel.i:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
In_Channel.i:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i:7 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln25_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
In_Channel.i:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc61.loopexit.i:36 %add_ln22_2 = add i15 %select_ln22_2, i15 12544

]]></Node>
<StgValue><ssdm name="add_ln22_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:37 %sext_ln30_2_mid2_v_v_v_v_v = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln22_2, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_2_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="17">
<![CDATA[
for.inc61.loopexit.i:38 %zext_ln22 = zext i17 %sext_ln30_2_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:39 %add_ln22_3 = add i64 %zext_ln22, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:40 %sext_ln30_2_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_2_mid2_v"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:41 %sext_ln22_2 = sext i62 %sext_ln30_2_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_2"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.In_Channel.i:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 576

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
In_Channel.i.split:2 %empty_59 = mul i19 %out_ch_cast, i19 12544

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:16 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:23 %gmem3_addr_1 = getelementptr i32 %gmem3, i64 %sext_ln22_2

]]></Node>
<StgValue><ssdm name="gmem3_addr_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="20" op_0_bw="15">
<![CDATA[
for.inc61.loopexit.i:14 %sext_ln19 = sext i15 %select_ln19_1

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="15">
<![CDATA[
for.inc61.loopexit.i:42 %sext_ln22_3 = sext i15 %select_ln22_2

]]></Node>
<StgValue><ssdm name="sext_ln22_3"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61.loopexit.i:43 %add_ln22_4 = add i16 %sext_ln22_3, i16 25088

]]></Node>
<StgValue><ssdm name="add_ln22_4"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:44 %sext_ln30_3_mid2_v_v_v_v_v = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln22_4, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_3_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="18">
<![CDATA[
for.inc61.loopexit.i:45 %zext_ln22_1 = zext i18 %sext_ln30_3_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:46 %add_ln22_5 = add i64 %zext_ln22_1, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_5"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:47 %sext_ln30_3_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_3_mid2_v"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:48 %sext_ln22_4 = sext i62 %sext_ln30_3_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_4"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.In_Channel.i:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 576

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
In_Channel.i.split:2 %empty_59 = mul i19 %out_ch_cast, i19 12544

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="20" op_0_bw="19">
<![CDATA[
In_Channel.i.split:3 %p_cast6 = zext i19 %empty_59

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
In_Channel.i.split:4 %tmp1 = add i20 %sext_ln19, i20 %p_cast6

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:16 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:24 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:31 %gmem3_addr_2 = getelementptr i32 %gmem3, i64 %sext_ln22_4

]]></Node>
<StgValue><ssdm name="gmem3_addr_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="20" op_0_bw="7">
<![CDATA[
for.inc61.loopexit.i:27 %zext_ln30_2 = zext i7 %select_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61.loopexit.i:49 %add_ln22_6 = add i16 %sext_ln22_3, i16 37632

]]></Node>
<StgValue><ssdm name="add_ln22_6"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:50 %sext_ln30_4_mid2_v_v_v_v_v = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln22_6, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_4_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="18">
<![CDATA[
for.inc61.loopexit.i:51 %zext_ln22_2 = zext i18 %sext_ln30_4_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:52 %add_ln22_7 = add i64 %zext_ln22_2, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_7"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:53 %sext_ln30_4_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_7, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_4_mid2_v"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:54 %sext_ln22_5 = sext i62 %sext_ln30_4_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_5"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.In_Channel.i:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 576

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
In_Channel.i.split:4 %tmp1 = add i20 %sext_ln19, i20 %p_cast6

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
In_Channel.i.split:5 %empty_60 = add i20 %tmp1, i20 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
In_Channel.i.split:6 %tmp_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %empty_60, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="22">
<![CDATA[
In_Channel.i.split:7 %tmp_8_cast = sext i22 %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.i.split:8 %empty_61 = add i64 %tmp_8_cast, i64 %Y_proj_read

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
In_Channel.i.split:9 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_61, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="62">
<![CDATA[
In_Channel.i.split:10 %sext_ln30 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:11 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln30

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:16 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:24 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:32 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:39 %gmem3_addr_3 = getelementptr i32 %gmem3, i64 %sext_ln22_5

]]></Node>
<StgValue><ssdm name="gmem3_addr_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="196" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61.loopexit.i:55 %add_ln22_8 = add i16 %sext_ln22_3, i16 50176

]]></Node>
<StgValue><ssdm name="add_ln22_8"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:56 %sext_ln30_5_mid2_v_v_v_v_v = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln22_8, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_5_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="18">
<![CDATA[
for.inc61.loopexit.i:57 %zext_ln22_3 = zext i18 %sext_ln30_5_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:58 %add_ln22_9 = add i64 %zext_ln22_3, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_9"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:59 %sext_ln30_5_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_5_mid2_v"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:60 %sext_ln22_6 = sext i62 %sext_ln30_5_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_6"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.In_Channel.i:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 576

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:16 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:24 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:32 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:40 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:47 %gmem3_addr_4 = getelementptr i32 %gmem3, i64 %sext_ln22_6

]]></Node>
<StgValue><ssdm name="gmem3_addr_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="15">
<![CDATA[
for.inc61.loopexit.i:61 %sext_ln22_7 = sext i15 %select_ln22_2

]]></Node>
<StgValue><ssdm name="sext_ln22_7"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61.loopexit.i:62 %add_ln22_10 = add i17 %sext_ln22_7, i17 62720

]]></Node>
<StgValue><ssdm name="add_ln22_10"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:63 %sext_ln30_6_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln22_10, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_6_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="19">
<![CDATA[
for.inc61.loopexit.i:64 %zext_ln22_4 = zext i19 %sext_ln30_6_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_4"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:65 %add_ln22_11 = add i64 %zext_ln22_4, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_11"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:66 %sext_ln30_6_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_6_mid2_v"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:67 %sext_ln22_8 = sext i62 %sext_ln30_6_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_8"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.In_Channel.i:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 576

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:16 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:24 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:32 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:40 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:48 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:55 %gmem3_addr_5 = getelementptr i32 %gmem3, i64 %sext_ln22_8

]]></Node>
<StgValue><ssdm name="gmem3_addr_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="224" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61.loopexit.i:68 %add_ln22_12 = add i17 %sext_ln22_7, i17 75264

]]></Node>
<StgValue><ssdm name="add_ln22_12"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:69 %sext_ln30_7_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln22_12, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_7_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="19">
<![CDATA[
for.inc61.loopexit.i:70 %zext_ln22_5 = zext i19 %sext_ln30_7_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_5"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:71 %add_ln22_13 = add i64 %zext_ln22_5, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_13"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:72 %sext_ln30_7_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_7_mid2_v"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:73 %sext_ln22_9 = sext i62 %sext_ln30_7_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_9"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.In_Channel.i:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 576

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:16 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:24 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:32 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:40 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:48 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:56 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:63 %gmem3_addr_6 = getelementptr i32 %gmem3, i64 %sext_ln22_9

]]></Node>
<StgValue><ssdm name="gmem3_addr_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="239" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61.loopexit.i:74 %add_ln22_14 = add i17 %sext_ln22_7, i17 87808

]]></Node>
<StgValue><ssdm name="add_ln22_14"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:75 %sext_ln30_8_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln22_14, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_8_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="19">
<![CDATA[
for.inc61.loopexit.i:76 %zext_ln22_6 = zext i19 %sext_ln30_8_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_6"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:77 %add_ln22_15 = add i64 %zext_ln22_6, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_15"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:78 %sext_ln30_8_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_8_mid2_v"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:79 %sext_ln22_10 = sext i62 %sext_ln30_8_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_10"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.In_Channel.i:0 %empty_62 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 576

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
<literal name="or_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.In_Channel.i:1 %br_ln25 = br void %In_Channel.i.split

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:16 %gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_1_req"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:24 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:32 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:40 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:48 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:56 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:64 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:71 %gmem3_addr_7 = getelementptr i32 %gmem3, i64 %sext_ln22_10

]]></Node>
<StgValue><ssdm name="gmem3_addr_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="256" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61.loopexit.i:80 %add_ln22_16 = add i17 %sext_ln22_7, i17 100352

]]></Node>
<StgValue><ssdm name="add_ln22_16"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:81 %sext_ln30_9_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln22_16, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_9_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="19">
<![CDATA[
for.inc61.loopexit.i:82 %zext_ln22_7 = zext i19 %sext_ln30_9_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_7"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:83 %add_ln22_17 = add i64 %zext_ln22_7, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_17"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:84 %sext_ln30_9_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_17, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_9_mid2_v"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:85 %sext_ln22_11 = sext i62 %sext_ln30_9_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_11"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.i.split:17 %gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_read"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.i.split:19 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:24 %gmem3_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_2_req"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:32 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:40 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:48 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:56 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:64 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:72 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:79 %gmem3_addr_8 = getelementptr i32 %gmem3, i64 %sext_ln22_11

]]></Node>
<StgValue><ssdm name="gmem3_addr_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="273" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61.loopexit.i:86 %add_ln22_18 = add i17 %sext_ln22_7, i17 112896

]]></Node>
<StgValue><ssdm name="add_ln22_18"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:87 %sext_ln30_10_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln22_18, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_10_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="19">
<![CDATA[
for.inc61.loopexit.i:88 %zext_ln22_8 = zext i19 %sext_ln30_10_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_8"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:89 %add_ln22_19 = add i64 %zext_ln22_8, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_19"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:90 %sext_ln30_10_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_10_mid2_v"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:91 %sext_ln22_12 = sext i62 %sext_ln30_10_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_12"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:18 %bitcast_ln30_2 = bitcast i32 %gmem3_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_2"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:20 %bitcast_ln30_3 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_3"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:21 %mul28_i1 = fmul i32 %bitcast_ln30_2, i32 %bitcast_ln30_3

]]></Node>
<StgValue><ssdm name="mul28_i1"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:25 %gmem3_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_1

]]></Node>
<StgValue><ssdm name="gmem3_addr_1_read"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:27 %gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:32 %gmem3_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_3_req"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:40 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:48 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:56 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:64 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:72 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:80 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:87 %gmem3_addr_9 = getelementptr i32 %gmem3, i64 %sext_ln22_12

]]></Node>
<StgValue><ssdm name="gmem3_addr_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="15">
<![CDATA[
for.inc61.loopexit.i:92 %sext_ln22_13 = sext i15 %select_ln22_2

]]></Node>
<StgValue><ssdm name="sext_ln22_13"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc61.loopexit.i:93 %add_ln22_20 = add i18 %sext_ln22_13, i18 125440

]]></Node>
<StgValue><ssdm name="add_ln22_20"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:94 %sext_ln30_11_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln22_20, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_11_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="20">
<![CDATA[
for.inc61.loopexit.i:95 %zext_ln22_9 = zext i20 %sext_ln30_11_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_9"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:96 %add_ln22_21 = add i64 %zext_ln22_9, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_21"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:97 %sext_ln30_11_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_21, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_11_mid2_v"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:98 %sext_ln22_14 = sext i62 %sext_ln30_11_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_14"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
In_Channel.i.split:12 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:21 %mul28_i1 = fmul i32 %bitcast_ln30_2, i32 %bitcast_ln30_3

]]></Node>
<StgValue><ssdm name="mul28_i1"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:26 %bitcast_ln30_4 = bitcast i32 %gmem3_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_4"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:28 %bitcast_ln30_5 = bitcast i32 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln30_5"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:29 %mul28_i1_1 = fmul i32 %bitcast_ln30_4, i32 %bitcast_ln30_5

]]></Node>
<StgValue><ssdm name="mul28_i1_1"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:33 %gmem3_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_2

]]></Node>
<StgValue><ssdm name="gmem3_addr_2_read"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:35 %gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:40 %gmem3_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_4_req"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:48 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:56 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:64 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:72 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:80 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:88 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:95 %gmem3_addr_10 = getelementptr i32 %gmem3, i64 %sext_ln22_14

]]></Node>
<StgValue><ssdm name="gmem3_addr_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="315" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc61.loopexit.i:99 %add_ln22_22 = add i18 %sext_ln22_13, i18 137984

]]></Node>
<StgValue><ssdm name="add_ln22_22"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:100 %sext_ln30_12_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln22_22, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_12_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="20">
<![CDATA[
for.inc61.loopexit.i:101 %zext_ln22_10 = zext i20 %sext_ln30_12_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_10"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:102 %add_ln22_23 = add i64 %zext_ln22_10, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_23"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:103 %sext_ln30_12_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_23, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_12_mid2_v"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:104 %sext_ln22_15 = sext i62 %sext_ln30_12_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_15"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.i.split:13 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:29 %mul28_i1_1 = fmul i32 %bitcast_ln30_4, i32 %bitcast_ln30_5

]]></Node>
<StgValue><ssdm name="mul28_i1_1"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:34 %bitcast_ln30_6 = bitcast i32 %gmem3_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_6"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:36 %bitcast_ln30_7 = bitcast i32 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln30_7"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:37 %mul28_i1_2 = fmul i32 %bitcast_ln30_6, i32 %bitcast_ln30_7

]]></Node>
<StgValue><ssdm name="mul28_i1_2"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:41 %gmem3_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_3

]]></Node>
<StgValue><ssdm name="gmem3_addr_3_read"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:43 %gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:48 %gmem3_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_5_req"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:56 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:64 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:72 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:80 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:88 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:96 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:103 %gmem3_addr_11 = getelementptr i32 %gmem3, i64 %sext_ln22_15

]]></Node>
<StgValue><ssdm name="gmem3_addr_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="336" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc61.loopexit.i:105 %add_ln22_24 = add i18 %sext_ln22_13, i18 150528

]]></Node>
<StgValue><ssdm name="add_ln22_24"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:106 %sext_ln30_13_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln22_24, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_13_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="20">
<![CDATA[
for.inc61.loopexit.i:107 %zext_ln22_11 = zext i20 %sext_ln30_13_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_11"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:108 %add_ln22_25 = add i64 %zext_ln22_11, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_25"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:109 %sext_ln30_13_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_25, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_13_mid2_v"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:110 %sext_ln22_16 = sext i62 %sext_ln30_13_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_16"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:14 %bitcast_ln30 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:22 %add40_i = fadd i32 %bitcast_ln30, i32 %mul28_i1

]]></Node>
<StgValue><ssdm name="add40_i"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:37 %mul28_i1_2 = fmul i32 %bitcast_ln30_6, i32 %bitcast_ln30_7

]]></Node>
<StgValue><ssdm name="mul28_i1_2"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:42 %bitcast_ln30_8 = bitcast i32 %gmem3_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_8"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:44 %bitcast_ln30_9 = bitcast i32 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln30_9"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:45 %mul28_i1_3 = fmul i32 %bitcast_ln30_8, i32 %bitcast_ln30_9

]]></Node>
<StgValue><ssdm name="mul28_i1_3"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:49 %gmem3_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_4

]]></Node>
<StgValue><ssdm name="gmem3_addr_4_read"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:51 %gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:56 %gmem3_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_6_req"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:64 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:72 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:80 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:88 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:96 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:104 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:111 %gmem3_addr_12 = getelementptr i32 %gmem3, i64 %sext_ln22_16

]]></Node>
<StgValue><ssdm name="gmem3_addr_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="358" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc61.loopexit.i:111 %add_ln22_26 = add i18 %sext_ln22_13, i18 163072

]]></Node>
<StgValue><ssdm name="add_ln22_26"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:112 %sext_ln30_14_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln22_26, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_14_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="20">
<![CDATA[
for.inc61.loopexit.i:113 %zext_ln22_12 = zext i20 %sext_ln30_14_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_12"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:114 %add_ln22_27 = add i64 %zext_ln22_12, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_27"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:115 %sext_ln30_14_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_14_mid2_v"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:116 %sext_ln22_17 = sext i62 %sext_ln30_14_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_17"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:22 %add40_i = fadd i32 %bitcast_ln30, i32 %mul28_i1

]]></Node>
<StgValue><ssdm name="add40_i"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:45 %mul28_i1_3 = fmul i32 %bitcast_ln30_8, i32 %bitcast_ln30_9

]]></Node>
<StgValue><ssdm name="mul28_i1_3"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:50 %bitcast_ln30_10 = bitcast i32 %gmem3_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_10"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:52 %bitcast_ln30_11 = bitcast i32 %gmem_addr_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln30_11"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:53 %mul28_i1_4 = fmul i32 %bitcast_ln30_10, i32 %bitcast_ln30_11

]]></Node>
<StgValue><ssdm name="mul28_i1_4"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:57 %gmem3_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_5

]]></Node>
<StgValue><ssdm name="gmem3_addr_5_read"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:59 %gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_5"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:64 %gmem3_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_7_req"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:72 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:80 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:88 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:96 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:104 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:112 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:119 %gmem3_addr_13 = getelementptr i32 %gmem3, i64 %sext_ln22_17

]]></Node>
<StgValue><ssdm name="gmem3_addr_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="379" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc61.loopexit.i:117 %add_ln22_28 = add i18 %sext_ln22_13, i18 175616

]]></Node>
<StgValue><ssdm name="add_ln22_28"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:118 %sext_ln30_15_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln22_28, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_15_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="20">
<![CDATA[
for.inc61.loopexit.i:119 %zext_ln22_13 = zext i20 %sext_ln30_15_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_13"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:120 %add_ln22_29 = add i64 %zext_ln22_13, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_29"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:121 %sext_ln30_15_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_15_mid2_v"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:122 %sext_ln22_18 = sext i62 %sext_ln30_15_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_18"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:30 %add40_i_1 = fadd i32 %add40_i, i32 %mul28_i1_1

]]></Node>
<StgValue><ssdm name="add40_i_1"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:53 %mul28_i1_4 = fmul i32 %bitcast_ln30_10, i32 %bitcast_ln30_11

]]></Node>
<StgValue><ssdm name="mul28_i1_4"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:58 %bitcast_ln30_12 = bitcast i32 %gmem3_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_12"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:60 %bitcast_ln30_13 = bitcast i32 %gmem_addr_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln30_13"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:61 %mul28_i1_5 = fmul i32 %bitcast_ln30_12, i32 %bitcast_ln30_13

]]></Node>
<StgValue><ssdm name="mul28_i1_5"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:65 %gmem3_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_6

]]></Node>
<StgValue><ssdm name="gmem3_addr_6_read"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:67 %gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_6"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:72 %gmem3_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_8_req"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:80 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:88 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:96 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:104 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:112 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:120 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:127 %gmem3_addr_14 = getelementptr i32 %gmem3, i64 %sext_ln22_18

]]></Node>
<StgValue><ssdm name="gmem3_addr_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="400" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc61.loopexit.i:123 %add_ln22_30 = add i18 %sext_ln22_13, i18 188160

]]></Node>
<StgValue><ssdm name="add_ln22_30"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:124 %sext_ln30_16_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln22_30, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_16_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="20">
<![CDATA[
for.inc61.loopexit.i:125 %zext_ln22_14 = zext i20 %sext_ln30_16_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_14"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:126 %add_ln22_31 = add i64 %zext_ln22_14, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_31"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:127 %sext_ln30_16_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_16_mid2_v"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:128 %sext_ln22_19 = sext i62 %sext_ln30_16_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_19"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:30 %add40_i_1 = fadd i32 %add40_i, i32 %mul28_i1_1

]]></Node>
<StgValue><ssdm name="add40_i_1"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:61 %mul28_i1_5 = fmul i32 %bitcast_ln30_12, i32 %bitcast_ln30_13

]]></Node>
<StgValue><ssdm name="mul28_i1_5"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:66 %bitcast_ln30_14 = bitcast i32 %gmem3_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_14"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:68 %bitcast_ln30_15 = bitcast i32 %gmem_addr_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln30_15"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:69 %mul28_i1_6 = fmul i32 %bitcast_ln30_14, i32 %bitcast_ln30_15

]]></Node>
<StgValue><ssdm name="mul28_i1_6"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:73 %gmem3_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_7

]]></Node>
<StgValue><ssdm name="gmem3_addr_7_read"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:75 %gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_7"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:80 %gmem3_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_9_req"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:88 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:96 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:104 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:112 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:120 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:128 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:135 %gmem3_addr_15 = getelementptr i32 %gmem3, i64 %sext_ln22_19

]]></Node>
<StgValue><ssdm name="gmem3_addr_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="421" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc61.loopexit.i:129 %add_ln22_32 = add i18 %sext_ln22_13, i18 200704

]]></Node>
<StgValue><ssdm name="add_ln22_32"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:130 %sext_ln30_17_mid2_v_v_v_v_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %add_ln22_32, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_17_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="20">
<![CDATA[
for.inc61.loopexit.i:131 %zext_ln22_15 = zext i20 %sext_ln30_17_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_15"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:132 %add_ln22_33 = add i64 %zext_ln22_15, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_33"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:133 %sext_ln30_17_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_33, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_17_mid2_v"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:134 %sext_ln22_20 = sext i62 %sext_ln30_17_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_20"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:38 %add40_i_2 = fadd i32 %add40_i_1, i32 %mul28_i1_2

]]></Node>
<StgValue><ssdm name="add40_i_2"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:69 %mul28_i1_6 = fmul i32 %bitcast_ln30_14, i32 %bitcast_ln30_15

]]></Node>
<StgValue><ssdm name="mul28_i1_6"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:74 %bitcast_ln30_16 = bitcast i32 %gmem3_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_16"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:76 %bitcast_ln30_17 = bitcast i32 %gmem_addr_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln30_17"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:77 %mul28_i1_7 = fmul i32 %bitcast_ln30_16, i32 %bitcast_ln30_17

]]></Node>
<StgValue><ssdm name="mul28_i1_7"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:81 %gmem3_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_8

]]></Node>
<StgValue><ssdm name="gmem3_addr_8_read"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:83 %gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_8"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:88 %gmem3_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_10_req"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:96 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:104 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:112 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:120 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:128 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:136 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:143 %gmem3_addr_16 = getelementptr i32 %gmem3, i64 %sext_ln22_20

]]></Node>
<StgValue><ssdm name="gmem3_addr_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="442" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61.loopexit.i:135 %add_ln22_34 = add i17 %sext_ln22_7, i17 82176

]]></Node>
<StgValue><ssdm name="add_ln22_34"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:136 %tmp_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln22_34, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="20" op_0_bw="19">
<![CDATA[
for.inc61.loopexit.i:137 %sext_ln22_21 = sext i19 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln22_21"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="20">
<![CDATA[
for.inc61.loopexit.i:138 %zext_ln22_16 = zext i20 %sext_ln22_21

]]></Node>
<StgValue><ssdm name="zext_ln22_16"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:139 %add_ln22_35 = add i64 %zext_ln22_16, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_35"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:140 %sext_ln30_18_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_35, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_18_mid2_v"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:141 %sext_ln22_22 = sext i62 %sext_ln30_18_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_22"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:38 %add40_i_2 = fadd i32 %add40_i_1, i32 %mul28_i1_2

]]></Node>
<StgValue><ssdm name="add40_i_2"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:77 %mul28_i1_7 = fmul i32 %bitcast_ln30_16, i32 %bitcast_ln30_17

]]></Node>
<StgValue><ssdm name="mul28_i1_7"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:82 %bitcast_ln30_18 = bitcast i32 %gmem3_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_18"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:84 %bitcast_ln30_19 = bitcast i32 %gmem_addr_read_8

]]></Node>
<StgValue><ssdm name="bitcast_ln30_19"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:85 %mul28_i1_8 = fmul i32 %bitcast_ln30_18, i32 %bitcast_ln30_19

]]></Node>
<StgValue><ssdm name="mul28_i1_8"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:89 %gmem3_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_9

]]></Node>
<StgValue><ssdm name="gmem3_addr_9_read"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:91 %gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_9"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:96 %gmem3_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_11_req"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:104 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:112 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:120 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:128 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:136 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:144 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:151 %gmem3_addr_17 = getelementptr i32 %gmem3, i64 %sext_ln22_22

]]></Node>
<StgValue><ssdm name="gmem3_addr_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="464" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61.loopexit.i:142 %add_ln22_36 = add i17 %sext_ln22_7, i17 94720

]]></Node>
<StgValue><ssdm name="add_ln22_36"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:143 %tmp_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln22_36, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="20" op_0_bw="19">
<![CDATA[
for.inc61.loopexit.i:144 %sext_ln22_23 = sext i19 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln22_23"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="20">
<![CDATA[
for.inc61.loopexit.i:145 %zext_ln22_17 = zext i20 %sext_ln22_23

]]></Node>
<StgValue><ssdm name="zext_ln22_17"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:146 %add_ln22_37 = add i64 %zext_ln22_17, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_37"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:147 %sext_ln30_19_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_37, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_19_mid2_v"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:148 %sext_ln22_24 = sext i62 %sext_ln30_19_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_24"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:46 %add40_i_3 = fadd i32 %add40_i_2, i32 %mul28_i1_3

]]></Node>
<StgValue><ssdm name="add40_i_3"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:85 %mul28_i1_8 = fmul i32 %bitcast_ln30_18, i32 %bitcast_ln30_19

]]></Node>
<StgValue><ssdm name="mul28_i1_8"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:90 %bitcast_ln30_20 = bitcast i32 %gmem3_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_20"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:92 %bitcast_ln30_21 = bitcast i32 %gmem_addr_read_9

]]></Node>
<StgValue><ssdm name="bitcast_ln30_21"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:93 %mul28_i1_9 = fmul i32 %bitcast_ln30_20, i32 %bitcast_ln30_21

]]></Node>
<StgValue><ssdm name="mul28_i1_9"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:97 %gmem3_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_10

]]></Node>
<StgValue><ssdm name="gmem3_addr_10_read"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:99 %gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_10"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:104 %gmem3_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_12_req"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:112 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:120 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:128 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:136 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:144 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:152 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:159 %gmem3_addr_18 = getelementptr i32 %gmem3, i64 %sext_ln22_24

]]></Node>
<StgValue><ssdm name="gmem3_addr_18"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="486" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61.loopexit.i:149 %add_ln22_38 = add i17 %sext_ln22_7, i17 107264

]]></Node>
<StgValue><ssdm name="add_ln22_38"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:150 %tmp_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln22_38, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="20" op_0_bw="19">
<![CDATA[
for.inc61.loopexit.i:151 %sext_ln22_25 = sext i19 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln22_25"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="20">
<![CDATA[
for.inc61.loopexit.i:152 %zext_ln22_18 = zext i20 %sext_ln22_25

]]></Node>
<StgValue><ssdm name="zext_ln22_18"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:153 %add_ln22_39 = add i64 %zext_ln22_18, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_39"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:154 %sext_ln30_20_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_39, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_20_mid2_v"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:155 %sext_ln22_26 = sext i62 %sext_ln30_20_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_26"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:46 %add40_i_3 = fadd i32 %add40_i_2, i32 %mul28_i1_3

]]></Node>
<StgValue><ssdm name="add40_i_3"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:93 %mul28_i1_9 = fmul i32 %bitcast_ln30_20, i32 %bitcast_ln30_21

]]></Node>
<StgValue><ssdm name="mul28_i1_9"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:98 %bitcast_ln30_22 = bitcast i32 %gmem3_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_22"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:100 %bitcast_ln30_23 = bitcast i32 %gmem_addr_read_10

]]></Node>
<StgValue><ssdm name="bitcast_ln30_23"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:101 %mul28_i1_s = fmul i32 %bitcast_ln30_22, i32 %bitcast_ln30_23

]]></Node>
<StgValue><ssdm name="mul28_i1_s"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:105 %gmem3_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_11

]]></Node>
<StgValue><ssdm name="gmem3_addr_11_read"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:107 %gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_11"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:112 %gmem3_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_13_req"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:120 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:128 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:136 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:144 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:152 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:160 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:167 %gmem3_addr_19 = getelementptr i32 %gmem3, i64 %sext_ln22_26

]]></Node>
<StgValue><ssdm name="gmem3_addr_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="19" op_0_bw="15">
<![CDATA[
for.inc61.loopexit.i:156 %sext_ln22_27 = sext i15 %select_ln22_2

]]></Node>
<StgValue><ssdm name="sext_ln22_27"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc61.loopexit.i:157 %add_ln22_40 = add i19 %sext_ln22_27, i19 250880

]]></Node>
<StgValue><ssdm name="add_ln22_40"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:158 %sext_ln30_21_mid2_v_v_v_v_v = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln22_40, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_21_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="21">
<![CDATA[
for.inc61.loopexit.i:159 %zext_ln22_19 = zext i21 %sext_ln30_21_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_19"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:160 %add_ln22_41 = add i64 %zext_ln22_19, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_41"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:161 %sext_ln30_21_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_41, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_21_mid2_v"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:162 %sext_ln22_28 = sext i62 %sext_ln30_21_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_28"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:54 %add40_i_4 = fadd i32 %add40_i_3, i32 %mul28_i1_4

]]></Node>
<StgValue><ssdm name="add40_i_4"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:101 %mul28_i1_s = fmul i32 %bitcast_ln30_22, i32 %bitcast_ln30_23

]]></Node>
<StgValue><ssdm name="mul28_i1_s"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:106 %bitcast_ln30_24 = bitcast i32 %gmem3_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_24"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:108 %bitcast_ln30_25 = bitcast i32 %gmem_addr_read_11

]]></Node>
<StgValue><ssdm name="bitcast_ln30_25"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:109 %mul28_i1_10 = fmul i32 %bitcast_ln30_24, i32 %bitcast_ln30_25

]]></Node>
<StgValue><ssdm name="mul28_i1_10"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:113 %gmem3_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_12

]]></Node>
<StgValue><ssdm name="gmem3_addr_12_read"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:115 %gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_12"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:120 %gmem3_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_14_req"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:128 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:136 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:144 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:152 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:160 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:168 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:175 %gmem3_addr_20 = getelementptr i32 %gmem3, i64 %sext_ln22_28

]]></Node>
<StgValue><ssdm name="gmem3_addr_20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="530" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc61.loopexit.i:163 %add_ln22_42 = add i19 %sext_ln22_27, i19 263424

]]></Node>
<StgValue><ssdm name="add_ln22_42"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:164 %sext_ln30_22_mid2_v_v_v_v_v = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln22_42, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_22_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="21">
<![CDATA[
for.inc61.loopexit.i:165 %zext_ln22_20 = zext i21 %sext_ln30_22_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_20"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:166 %add_ln22_43 = add i64 %zext_ln22_20, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_43"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:167 %sext_ln30_22_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_43, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_22_mid2_v"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:168 %sext_ln22_29 = sext i62 %sext_ln30_22_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_29"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:54 %add40_i_4 = fadd i32 %add40_i_3, i32 %mul28_i1_4

]]></Node>
<StgValue><ssdm name="add40_i_4"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:109 %mul28_i1_10 = fmul i32 %bitcast_ln30_24, i32 %bitcast_ln30_25

]]></Node>
<StgValue><ssdm name="mul28_i1_10"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:114 %bitcast_ln30_26 = bitcast i32 %gmem3_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_26"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:116 %bitcast_ln30_27 = bitcast i32 %gmem_addr_read_12

]]></Node>
<StgValue><ssdm name="bitcast_ln30_27"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:117 %mul28_i1_11 = fmul i32 %bitcast_ln30_26, i32 %bitcast_ln30_27

]]></Node>
<StgValue><ssdm name="mul28_i1_11"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:121 %gmem3_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_13

]]></Node>
<StgValue><ssdm name="gmem3_addr_13_read"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:123 %gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_13"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:128 %gmem3_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_15_req"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:136 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:144 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:152 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:160 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:168 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:176 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:183 %gmem3_addr_21 = getelementptr i32 %gmem3, i64 %sext_ln22_29

]]></Node>
<StgValue><ssdm name="gmem3_addr_21"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="551" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61.loopexit.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Row_Out_Column_Output_Channel_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc61.loopexit.i:3 %empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 301056, i64 301056, i64 301056

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61.loopexit.i:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61.loopexit.i:22 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Column_Output_Channel_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc61.loopexit.i:169 %add_ln22_44 = add i19 %sext_ln22_27, i19 275968

]]></Node>
<StgValue><ssdm name="add_ln22_44"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:170 %sext_ln30_23_mid2_v_v_v_v_v = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln22_44, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_23_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="21">
<![CDATA[
for.inc61.loopexit.i:171 %zext_ln22_21 = zext i21 %sext_ln30_23_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_21"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:172 %add_ln22_45 = add i64 %zext_ln22_21, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_45"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:173 %sext_ln30_23_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_45, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_23_mid2_v"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:174 %sext_ln22_30 = sext i62 %sext_ln30_23_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_30"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc61.loopexit.i:175 %add_ln22_46 = add i19 %sext_ln22_27, i19 288512

]]></Node>
<StgValue><ssdm name="add_ln22_46"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="21" op_0_bw="21" op_1_bw="19" op_2_bw="2">
<![CDATA[
for.inc61.loopexit.i:176 %sext_ln30_24_mid2_v_v_v_v_v = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln22_46, i2 0

]]></Node>
<StgValue><ssdm name="sext_ln30_24_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="21">
<![CDATA[
for.inc61.loopexit.i:177 %zext_ln22_22 = zext i21 %sext_ln30_24_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln22_22"/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61.loopexit.i:178 %add_ln22_47 = add i64 %zext_ln22_22, i64 %Y_se_read

]]></Node>
<StgValue><ssdm name="add_ln22_47"/></StgValue>
</operation>

<operation id="565" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61.loopexit.i:179 %sext_ln30_24_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22_47, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln30_24_mid2_v"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="62">
<![CDATA[
for.inc61.loopexit.i:180 %sext_ln22_31 = sext i62 %sext_ln30_24_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln22_31"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61.loopexit.i:181 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:62 %add40_i_5 = fadd i32 %add40_i_4, i32 %mul28_i1_5

]]></Node>
<StgValue><ssdm name="add40_i_5"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:117 %mul28_i1_11 = fmul i32 %bitcast_ln30_26, i32 %bitcast_ln30_27

]]></Node>
<StgValue><ssdm name="mul28_i1_11"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:122 %bitcast_ln30_28 = bitcast i32 %gmem3_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_28"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:124 %bitcast_ln30_29 = bitcast i32 %gmem_addr_read_13

]]></Node>
<StgValue><ssdm name="bitcast_ln30_29"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:125 %mul28_i1_12 = fmul i32 %bitcast_ln30_28, i32 %bitcast_ln30_29

]]></Node>
<StgValue><ssdm name="mul28_i1_12"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:129 %gmem3_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_14

]]></Node>
<StgValue><ssdm name="gmem3_addr_14_read"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:131 %gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_14"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:136 %gmem3_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_16_req"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:144 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:152 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:160 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:168 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:176 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:184 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:191 %gmem3_addr_22 = getelementptr i32 %gmem3, i64 %sext_ln22_30

]]></Node>
<StgValue><ssdm name="gmem3_addr_22"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
In_Channel.i.split:199 %gmem3_addr_23 = getelementptr i32 %gmem3, i64 %sext_ln22_31

]]></Node>
<StgValue><ssdm name="gmem3_addr_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="584" st_id="25" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:62 %add40_i_5 = fadd i32 %add40_i_4, i32 %mul28_i1_5

]]></Node>
<StgValue><ssdm name="add40_i_5"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:125 %mul28_i1_12 = fmul i32 %bitcast_ln30_28, i32 %bitcast_ln30_29

]]></Node>
<StgValue><ssdm name="mul28_i1_12"/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:130 %bitcast_ln30_30 = bitcast i32 %gmem3_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_30"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:132 %bitcast_ln30_31 = bitcast i32 %gmem_addr_read_14

]]></Node>
<StgValue><ssdm name="bitcast_ln30_31"/></StgValue>
</operation>

<operation id="588" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:133 %mul28_i1_13 = fmul i32 %bitcast_ln30_30, i32 %bitcast_ln30_31

]]></Node>
<StgValue><ssdm name="mul28_i1_13"/></StgValue>
</operation>

<operation id="589" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:137 %gmem3_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_15

]]></Node>
<StgValue><ssdm name="gmem3_addr_15_read"/></StgValue>
</operation>

<operation id="590" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:139 %gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_15"/></StgValue>
</operation>

<operation id="591" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:144 %gmem3_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_17_req"/></StgValue>
</operation>

<operation id="592" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:152 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>

<operation id="593" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:160 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>

<operation id="594" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:168 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>

<operation id="595" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:176 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>

<operation id="596" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:184 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>

<operation id="597" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:192 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="598" st_id="26" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:70 %add40_i_6 = fadd i32 %add40_i_5, i32 %mul28_i1_6

]]></Node>
<StgValue><ssdm name="add40_i_6"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:133 %mul28_i1_13 = fmul i32 %bitcast_ln30_30, i32 %bitcast_ln30_31

]]></Node>
<StgValue><ssdm name="mul28_i1_13"/></StgValue>
</operation>

<operation id="600" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:138 %bitcast_ln30_32 = bitcast i32 %gmem3_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_32"/></StgValue>
</operation>

<operation id="601" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:140 %bitcast_ln30_33 = bitcast i32 %gmem_addr_read_15

]]></Node>
<StgValue><ssdm name="bitcast_ln30_33"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:141 %mul28_i1_14 = fmul i32 %bitcast_ln30_32, i32 %bitcast_ln30_33

]]></Node>
<StgValue><ssdm name="mul28_i1_14"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:145 %gmem3_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_16

]]></Node>
<StgValue><ssdm name="gmem3_addr_16_read"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:147 %gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_16"/></StgValue>
</operation>

<operation id="605" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:152 %gmem3_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_18_req"/></StgValue>
</operation>

<operation id="606" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:160 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>

<operation id="607" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:168 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>

<operation id="608" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:176 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>

<operation id="609" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:184 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>

<operation id="610" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:192 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>

<operation id="611" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:200 %gmem3_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_24_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="612" st_id="27" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:70 %add40_i_6 = fadd i32 %add40_i_5, i32 %mul28_i1_6

]]></Node>
<StgValue><ssdm name="add40_i_6"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:141 %mul28_i1_14 = fmul i32 %bitcast_ln30_32, i32 %bitcast_ln30_33

]]></Node>
<StgValue><ssdm name="mul28_i1_14"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:146 %bitcast_ln30_34 = bitcast i32 %gmem3_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_34"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:148 %bitcast_ln30_35 = bitcast i32 %gmem_addr_read_16

]]></Node>
<StgValue><ssdm name="bitcast_ln30_35"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:149 %mul28_i1_15 = fmul i32 %bitcast_ln30_34, i32 %bitcast_ln30_35

]]></Node>
<StgValue><ssdm name="mul28_i1_15"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:153 %gmem3_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_17

]]></Node>
<StgValue><ssdm name="gmem3_addr_17_read"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:155 %gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_17"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:160 %gmem3_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_19_req"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:168 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:176 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:184 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:192 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:200 %gmem3_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_24_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="625" st_id="28" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:78 %add40_i_7 = fadd i32 %add40_i_6, i32 %mul28_i1_7

]]></Node>
<StgValue><ssdm name="add40_i_7"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:149 %mul28_i1_15 = fmul i32 %bitcast_ln30_34, i32 %bitcast_ln30_35

]]></Node>
<StgValue><ssdm name="mul28_i1_15"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:154 %bitcast_ln30_36 = bitcast i32 %gmem3_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_36"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:156 %bitcast_ln30_37 = bitcast i32 %gmem_addr_read_17

]]></Node>
<StgValue><ssdm name="bitcast_ln30_37"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:157 %mul28_i1_16 = fmul i32 %bitcast_ln30_36, i32 %bitcast_ln30_37

]]></Node>
<StgValue><ssdm name="mul28_i1_16"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:161 %gmem3_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_18

]]></Node>
<StgValue><ssdm name="gmem3_addr_18_read"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:163 %gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_18"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:168 %gmem3_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_20_req"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:176 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>

<operation id="634" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:184 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:192 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:200 %gmem3_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_24_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="637" st_id="29" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:78 %add40_i_7 = fadd i32 %add40_i_6, i32 %mul28_i1_7

]]></Node>
<StgValue><ssdm name="add40_i_7"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:157 %mul28_i1_16 = fmul i32 %bitcast_ln30_36, i32 %bitcast_ln30_37

]]></Node>
<StgValue><ssdm name="mul28_i1_16"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:162 %bitcast_ln30_38 = bitcast i32 %gmem3_addr_18_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_38"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:164 %bitcast_ln30_39 = bitcast i32 %gmem_addr_read_18

]]></Node>
<StgValue><ssdm name="bitcast_ln30_39"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:165 %mul28_i1_17 = fmul i32 %bitcast_ln30_38, i32 %bitcast_ln30_39

]]></Node>
<StgValue><ssdm name="mul28_i1_17"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:169 %gmem3_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_19

]]></Node>
<StgValue><ssdm name="gmem3_addr_19_read"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:171 %gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_19"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:176 %gmem3_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_21_req"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:184 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:192 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:200 %gmem3_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_24_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="648" st_id="30" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:86 %add40_i_8 = fadd i32 %add40_i_7, i32 %mul28_i1_8

]]></Node>
<StgValue><ssdm name="add40_i_8"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:165 %mul28_i1_17 = fmul i32 %bitcast_ln30_38, i32 %bitcast_ln30_39

]]></Node>
<StgValue><ssdm name="mul28_i1_17"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:170 %bitcast_ln30_40 = bitcast i32 %gmem3_addr_19_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_40"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:172 %bitcast_ln30_41 = bitcast i32 %gmem_addr_read_19

]]></Node>
<StgValue><ssdm name="bitcast_ln30_41"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:173 %mul28_i1_18 = fmul i32 %bitcast_ln30_40, i32 %bitcast_ln30_41

]]></Node>
<StgValue><ssdm name="mul28_i1_18"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:177 %gmem3_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_20

]]></Node>
<StgValue><ssdm name="gmem3_addr_20_read"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:179 %gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_20"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:184 %gmem3_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_22_req"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:192 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:200 %gmem3_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_24_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="658" st_id="31" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:86 %add40_i_8 = fadd i32 %add40_i_7, i32 %mul28_i1_8

]]></Node>
<StgValue><ssdm name="add40_i_8"/></StgValue>
</operation>

<operation id="659" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:173 %mul28_i1_18 = fmul i32 %bitcast_ln30_40, i32 %bitcast_ln30_41

]]></Node>
<StgValue><ssdm name="mul28_i1_18"/></StgValue>
</operation>

<operation id="660" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:178 %bitcast_ln30_42 = bitcast i32 %gmem3_addr_20_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_42"/></StgValue>
</operation>

<operation id="661" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:180 %bitcast_ln30_43 = bitcast i32 %gmem_addr_read_20

]]></Node>
<StgValue><ssdm name="bitcast_ln30_43"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:181 %mul28_i1_19 = fmul i32 %bitcast_ln30_42, i32 %bitcast_ln30_43

]]></Node>
<StgValue><ssdm name="mul28_i1_19"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:185 %gmem3_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_21

]]></Node>
<StgValue><ssdm name="gmem3_addr_21_read"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:187 %gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_21"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:192 %gmem3_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_23_req"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:200 %gmem3_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_24_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="667" st_id="32" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:94 %add40_i_9 = fadd i32 %add40_i_8, i32 %mul28_i1_9

]]></Node>
<StgValue><ssdm name="add40_i_9"/></StgValue>
</operation>

<operation id="668" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:181 %mul28_i1_19 = fmul i32 %bitcast_ln30_42, i32 %bitcast_ln30_43

]]></Node>
<StgValue><ssdm name="mul28_i1_19"/></StgValue>
</operation>

<operation id="669" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:186 %bitcast_ln30_44 = bitcast i32 %gmem3_addr_21_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_44"/></StgValue>
</operation>

<operation id="670" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:188 %bitcast_ln30_45 = bitcast i32 %gmem_addr_read_21

]]></Node>
<StgValue><ssdm name="bitcast_ln30_45"/></StgValue>
</operation>

<operation id="671" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:189 %mul28_i1_20 = fmul i32 %bitcast_ln30_44, i32 %bitcast_ln30_45

]]></Node>
<StgValue><ssdm name="mul28_i1_20"/></StgValue>
</operation>

<operation id="672" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:193 %gmem3_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_22

]]></Node>
<StgValue><ssdm name="gmem3_addr_22_read"/></StgValue>
</operation>

<operation id="673" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:195 %gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_22"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:200 %gmem3_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_24_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="675" st_id="33" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:94 %add40_i_9 = fadd i32 %add40_i_8, i32 %mul28_i1_9

]]></Node>
<StgValue><ssdm name="add40_i_9"/></StgValue>
</operation>

<operation id="676" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:189 %mul28_i1_20 = fmul i32 %bitcast_ln30_44, i32 %bitcast_ln30_45

]]></Node>
<StgValue><ssdm name="mul28_i1_20"/></StgValue>
</operation>

<operation id="677" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:194 %bitcast_ln30_46 = bitcast i32 %gmem3_addr_22_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_46"/></StgValue>
</operation>

<operation id="678" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:196 %bitcast_ln30_47 = bitcast i32 %gmem_addr_read_22

]]></Node>
<StgValue><ssdm name="bitcast_ln30_47"/></StgValue>
</operation>

<operation id="679" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:197 %mul28_i1_21 = fmul i32 %bitcast_ln30_46, i32 %bitcast_ln30_47

]]></Node>
<StgValue><ssdm name="mul28_i1_21"/></StgValue>
</operation>

<operation id="680" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:201 %gmem3_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr_23

]]></Node>
<StgValue><ssdm name="gmem3_addr_23_read"/></StgValue>
</operation>

<operation id="681" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
In_Channel.i.split:203 %gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="682" st_id="34" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:102 %add40_i_s = fadd i32 %add40_i_9, i32 %mul28_i1_s

]]></Node>
<StgValue><ssdm name="add40_i_s"/></StgValue>
</operation>

<operation id="683" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:197 %mul28_i1_21 = fmul i32 %bitcast_ln30_46, i32 %bitcast_ln30_47

]]></Node>
<StgValue><ssdm name="mul28_i1_21"/></StgValue>
</operation>

<operation id="684" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:202 %bitcast_ln30_48 = bitcast i32 %gmem3_addr_23_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_48"/></StgValue>
</operation>

<operation id="685" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:204 %bitcast_ln30_49 = bitcast i32 %gmem_addr_read_23

]]></Node>
<StgValue><ssdm name="bitcast_ln30_49"/></StgValue>
</operation>

<operation id="686" st_id="34" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:205 %mul28_i1_22 = fmul i32 %bitcast_ln30_48, i32 %bitcast_ln30_49

]]></Node>
<StgValue><ssdm name="mul28_i1_22"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="687" st_id="35" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:102 %add40_i_s = fadd i32 %add40_i_9, i32 %mul28_i1_s

]]></Node>
<StgValue><ssdm name="add40_i_s"/></StgValue>
</operation>

<operation id="688" st_id="35" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:205 %mul28_i1_22 = fmul i32 %bitcast_ln30_48, i32 %bitcast_ln30_49

]]></Node>
<StgValue><ssdm name="mul28_i1_22"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="689" st_id="36" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:110 %add40_i_10 = fadd i32 %add40_i_s, i32 %mul28_i1_10

]]></Node>
<StgValue><ssdm name="add40_i_10"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="690" st_id="37" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:110 %add40_i_10 = fadd i32 %add40_i_s, i32 %mul28_i1_10

]]></Node>
<StgValue><ssdm name="add40_i_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">
</state>

<state id="39" st_id="39">

<operation id="691" st_id="39" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:118 %add40_i_11 = fadd i32 %add40_i_10, i32 %mul28_i1_11

]]></Node>
<StgValue><ssdm name="add40_i_11"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="692" st_id="40" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:118 %add40_i_11 = fadd i32 %add40_i_10, i32 %mul28_i1_11

]]></Node>
<StgValue><ssdm name="add40_i_11"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="693" st_id="41" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:126 %add40_i_12 = fadd i32 %add40_i_11, i32 %mul28_i1_12

]]></Node>
<StgValue><ssdm name="add40_i_12"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="694" st_id="42" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:126 %add40_i_12 = fadd i32 %add40_i_11, i32 %mul28_i1_12

]]></Node>
<StgValue><ssdm name="add40_i_12"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="695" st_id="43" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:134 %add40_i_13 = fadd i32 %add40_i_12, i32 %mul28_i1_13

]]></Node>
<StgValue><ssdm name="add40_i_13"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="696" st_id="44" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:134 %add40_i_13 = fadd i32 %add40_i_12, i32 %mul28_i1_13

]]></Node>
<StgValue><ssdm name="add40_i_13"/></StgValue>
</operation>

<operation id="724" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0">
<![CDATA[
Pointwise_conv.9.17.18.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="697" st_id="45" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:142 %add40_i_14 = fadd i32 %add40_i_13, i32 %mul28_i1_14

]]></Node>
<StgValue><ssdm name="add40_i_14"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="698" st_id="46" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:142 %add40_i_14 = fadd i32 %add40_i_13, i32 %mul28_i1_14

]]></Node>
<StgValue><ssdm name="add40_i_14"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="699" st_id="47" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:150 %add40_i_15 = fadd i32 %add40_i_14, i32 %mul28_i1_15

]]></Node>
<StgValue><ssdm name="add40_i_15"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="700" st_id="48" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:150 %add40_i_15 = fadd i32 %add40_i_14, i32 %mul28_i1_15

]]></Node>
<StgValue><ssdm name="add40_i_15"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="701" st_id="49" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:158 %add40_i_16 = fadd i32 %add40_i_15, i32 %mul28_i1_16

]]></Node>
<StgValue><ssdm name="add40_i_16"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="702" st_id="50" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:158 %add40_i_16 = fadd i32 %add40_i_15, i32 %mul28_i1_16

]]></Node>
<StgValue><ssdm name="add40_i_16"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="703" st_id="51" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:166 %add40_i_17 = fadd i32 %add40_i_16, i32 %mul28_i1_17

]]></Node>
<StgValue><ssdm name="add40_i_17"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="704" st_id="52" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:166 %add40_i_17 = fadd i32 %add40_i_16, i32 %mul28_i1_17

]]></Node>
<StgValue><ssdm name="add40_i_17"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="705" st_id="53" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:174 %add40_i_18 = fadd i32 %add40_i_17, i32 %mul28_i1_18

]]></Node>
<StgValue><ssdm name="add40_i_18"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="706" st_id="54" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:174 %add40_i_18 = fadd i32 %add40_i_17, i32 %mul28_i1_18

]]></Node>
<StgValue><ssdm name="add40_i_18"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="707" st_id="55" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:182 %add40_i_19 = fadd i32 %add40_i_18, i32 %mul28_i1_19

]]></Node>
<StgValue><ssdm name="add40_i_19"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="708" st_id="56" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:182 %add40_i_19 = fadd i32 %add40_i_18, i32 %mul28_i1_19

]]></Node>
<StgValue><ssdm name="add40_i_19"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="709" st_id="57" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:190 %add40_i_20 = fadd i32 %add40_i_19, i32 %mul28_i1_20

]]></Node>
<StgValue><ssdm name="add40_i_20"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="710" st_id="58" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:190 %add40_i_20 = fadd i32 %add40_i_19, i32 %mul28_i1_20

]]></Node>
<StgValue><ssdm name="add40_i_20"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="711" st_id="59" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:198 %add40_i_21 = fadd i32 %add40_i_20, i32 %mul28_i1_21

]]></Node>
<StgValue><ssdm name="add40_i_21"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="712" st_id="60" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:198 %add40_i_21 = fadd i32 %add40_i_20, i32 %mul28_i1_21

]]></Node>
<StgValue><ssdm name="add40_i_21"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="713" st_id="61" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:206 %add40_i_22 = fadd i32 %add40_i_21, i32 %mul28_i1_22

]]></Node>
<StgValue><ssdm name="add40_i_22"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="714" st_id="62" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.i.split:206 %add40_i_22 = fadd i32 %add40_i_21, i32 %mul28_i1_22

]]></Node>
<StgValue><ssdm name="add40_i_22"/></StgValue>
</operation>

<operation id="715" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel.i.split:208 %gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="716" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
In_Channel.i.split:207 %bitcast_ln30_1 = bitcast i32 %add40_i_22

]]></Node>
<StgValue><ssdm name="bitcast_ln30_1"/></StgValue>
</operation>

<operation id="717" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
In_Channel.i.split:209 %write_ln30 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr, i32 %bitcast_ln30_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="718" st_id="64" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.i.split:210 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="719" st_id="65" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.i.split:210 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="720" st_id="66" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.i.split:210 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="721" st_id="67" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.i.split:210 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="722" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
In_Channel.i.split:1 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="723" st_id="68" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
In_Channel.i.split:210 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
