

================================================================
== Vivado HLS Report for 'atax'
================================================================
* Date:           Wed May 26 17:04:21 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        io1_l1n1n1_l3n1n1
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  70277|  70277|  70277|  70277|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |- lprd_1   |   4352|   4352|        68|          -|          -|    64|    no    |
        | + lprd_2  |     64|     64|         2|          1|          1|    64|    yes   |
        |- lp1      |  32896|  32896|       514|          -|          -|    64|    no    |
        | + lp2     |    512|    512|         8|          -|          -|    64|    no    |
        |- lp3      |  32960|  32960|       515|          -|          -|    64|    no    |
        | + lp4     |    512|    512|         8|          -|          -|    64|    no    |
        |- lpwr_1   |     64|     64|         2|          1|          1|    64|    yes   |
        +-----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     257|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     355|     349|    -|
|Memory           |       11|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     365|    -|
|Register         |        -|      -|     298|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       11|      5|     653|     971|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |atax_fadd_32ns_32bkb_U1  |atax_fadd_32ns_32bkb  |        0|      2|  227|  214|
    |atax_fmul_32ns_32cud_U2  |atax_fmul_32ns_32cud  |        0|      3|  128|  135|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  355|  349|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |    Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------+---------+---+----+------+-----+------+-------------+
    |buff_A_U      |atax_buff_A  |        8|  0|   0|  4096|   32|     1|       131072|
    |buff_x_U      |atax_buff_x  |        1|  0|   0|    64|   32|     1|         2048|
    |buff_y_out_U  |atax_buff_x  |        1|  0|   0|    64|   32|     1|         2048|
    |tmp1_U        |atax_buff_x  |        1|  0|   0|    64|   32|     1|         2048|
    +--------------+-------------+---------+---+----+------+-----+------+-------------+
    |Total         |             |       11|  0|   0|  4288|  128|     4|       137216|
    +--------------+-------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_334_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_5_fu_389_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_6_fu_509_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_7_fu_449_p2                      |     +    |      0|  0|  15|           7|           1|
    |j_3_fu_363_p2                      |     +    |      0|  0|  15|           7|           1|
    |j_4_fu_418_p2                      |     +    |      0|  0|  15|           7|           1|
    |j_5_fu_478_p2                      |     +    |      0|  0|  15|           7|           1|
    |tmp_16_fu_373_p2                   |     +    |      0|  0|  21|          14|          14|
    |tmp_18_fu_433_p2                   |     +    |      0|  0|  21|          14|          14|
    |tmp_19_fu_493_p2                   |     +    |      0|  0|  21|          14|          14|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_472_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond2_fu_443_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond3_fu_412_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond4_fu_383_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond5_fu_357_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond6_fu_328_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_fu_503_p2                 |   icmp   |      0|  0|  11|           7|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 257|         148|         113|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  125|         27|    1|         27|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |   15|          3|    1|          3|
    |buff_A_address0          |   21|          4|   12|         48|
    |buff_x_address0          |   15|          3|    6|         18|
    |buff_y_out_address0      |   21|          4|    6|         24|
    |buff_y_out_d0            |   15|          3|   32|         96|
    |grp_fu_300_p0            |   15|          3|   32|         96|
    |grp_fu_308_p1            |   15|          3|   32|         96|
    |i_1_reg_244              |    9|          2|    7|         14|
    |i_2_reg_266              |    9|          2|    7|         14|
    |i_3_reg_289              |    9|          2|    7|         14|
    |i_reg_221                |    9|          2|    7|         14|
    |j_1_reg_255              |    9|          2|    7|         14|
    |j_2_reg_278              |    9|          2|    7|         14|
    |j_reg_233                |    9|          2|    7|         14|
    |tmp1_address0            |   21|          4|    6|         24|
    |tmp1_d0                  |   15|          3|   32|         96|
    |y_out_blk_n              |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  365|         76|  211|        631|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1    |   1|   0|    1|          0|
    |buff_x_load_reg_600        |  32|   0|   32|          0|
    |buff_y_out_addr_2_reg_637  |   6|   0|    6|          0|
    |exitcond5_reg_545          |   1|   0|    1|          0|
    |exitcond_reg_647           |   1|   0|    1|          0|
    |i_1_reg_244                |   7|   0|    7|          0|
    |i_2_reg_266                |   7|   0|    7|          0|
    |i_3_reg_289                |   7|   0|    7|          0|
    |i_4_reg_523                |   7|   0|    7|          0|
    |i_5_reg_567                |   7|   0|    7|          0|
    |i_7_reg_609                |   7|   0|    7|          0|
    |i_reg_221                  |   7|   0|    7|          0|
    |j_1_reg_255                |   7|   0|    7|          0|
    |j_2_reg_278                |   7|   0|    7|          0|
    |j_4_reg_585                |   7|   0|    7|          0|
    |j_5_reg_627                |   7|   0|    7|          0|
    |j_reg_233                  |   7|   0|    7|          0|
    |reg_312                    |  32|   0|   32|          0|
    |reg_317                    |  32|   0|   32|          0|
    |reg_322                    |  32|   0|   32|          0|
    |tmp1_addr_1_reg_577        |   6|   0|    6|          0|
    |tmp_16_cast_reg_540        |   7|   0|   14|          7|
    |tmp_18_cast_reg_572        |   7|   0|   14|          7|
    |tmp_19_cast_reg_554        |  14|   0|   64|         50|
    |tmp_21_cast_reg_619        |   7|   0|   14|          7|
    |tmp_reg_528                |   7|   0|   64|         57|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 298|   0|  426|        128|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_done       | out |    1| ap_ctrl_hs |     atax     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     atax     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     atax     | return value |
|A_address0    | out |   12|  ap_memory |       A      |     array    |
|A_ce0         | out |    1|  ap_memory |       A      |     array    |
|A_q0          |  in |   32|  ap_memory |       A      |     array    |
|x_address0    | out |    6|  ap_memory |       x      |     array    |
|x_ce0         | out |    1|  ap_memory |       x      |     array    |
|x_q0          |  in |   32|  ap_memory |       x      |     array    |
|y_out_din     | out |   32|   ap_fifo  |     y_out    |    pointer   |
|y_out_full_n  |  in |    1|   ap_fifo  |     y_out    |    pointer   |
|y_out_write   | out |    1|   ap_fifo  |     y_out    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

