=====
SETUP
-4.487
20.953
16.466
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsL_RegsL_0_1_s1
15.590
16.107
core/ID16[4]_1_s
16.629
17.178
core/ID16[5]_1_s
17.178
17.214
core/ID16[6]_1_s
17.214
17.684
core/n1853_s7
17.858
18.428
core/n1853_s6
18.430
18.979
core/n1853_s4
19.151
19.522
core/n1853_s1
19.693
20.064
core/n1853_s8
20.582
20.953
core/IncDecZ_s0
20.953
=====
SETUP
-4.482
20.948
16.466
clk_ibuf
0.000
4.230
core/IR_5_s0
6.501
6.733
core/RegAddrA_1_s12
7.669
8.224
core/mcode/Set_Addr_To_Z_1_s18
9.087
9.642
core/mcode/Set_Addr_To_Z_1_s4
10.407
10.778
core/mcode/mcycles_d_0_s23
10.787
11.158
core/mcode/tstates_0_s3
12.392
12.909
core/mcode/tstates_1_s7
13.768
14.230
core/mcode/tstates_1_s1
14.403
14.865
core/mcode/tstates_1_s
14.866
15.383
core/last_tstate_s17
16.073
16.324
core/last_tstate_s13
16.324
16.427
core/F_6_s5
17.479
17.932
core/n1449_s7
18.592
19.109
core/F_1_s6
19.769
20.231
core/F_1_s5
20.234
20.804
core/F_1_s0
20.948
=====
SETUP
-4.482
20.948
16.466
clk_ibuf
0.000
4.230
core/IR_5_s0
6.501
6.733
core/RegAddrA_1_s12
7.669
8.224
core/mcode/Set_Addr_To_Z_1_s18
9.087
9.642
core/mcode/Set_Addr_To_Z_1_s4
10.407
10.778
core/mcode/mcycles_d_0_s23
10.787
11.158
core/mcode/tstates_0_s3
12.392
12.909
core/mcode/tstates_1_s7
13.768
14.230
core/mcode/tstates_1_s1
14.403
14.865
core/mcode/tstates_1_s
14.866
15.383
core/last_tstate_s17
16.073
16.324
core/last_tstate_s13
16.324
16.427
core/F_6_s5
17.479
17.932
core/n1449_s7
18.592
19.109
core/F_1_s6
19.769
20.231
core/F_4_s6
20.234
20.804
core/F_4_s0
20.948
=====
SETUP
-4.450
20.917
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsH_RegsH_0_0_s1
15.312
15.829
core/ID16[9]_1_s
16.998
17.547
core/ID16[10]_1_s
17.547
17.583
core/ID16[11]_1_s
17.583
18.053
core/RegDIH_3_s3
18.454
18.825
core/RegDIH_3_s2
18.995
19.366
core/RegDIH_3_s0
19.537
19.990
core/regs/RegsH_RegsH_0_0_s0
20.917
=====
SETUP
-4.443
20.910
16.466
clk_ibuf
0.000
4.230
core/IR_5_s0
6.501
6.733
core/RegAddrA_1_s12
7.669
8.224
core/mcode/Set_Addr_To_Z_1_s18
9.087
9.642
core/mcode/Set_Addr_To_Z_1_s4
10.407
10.778
core/mcode/mcycles_d_0_s23
10.787
11.158
core/mcode/tstates_0_s3
12.392
12.909
core/mcode/tstates_1_s7
13.768
14.230
core/mcode/tstates_1_s1
14.403
14.865
core/mcode/tstates_1_s
14.866
15.383
core/last_tstate_s17
16.073
16.324
core/last_tstate_s13
16.324
16.427
core/n1446_s10
17.479
17.932
core/n1254_s12
18.608
19.163
core/n1254_s5
19.576
19.947
core/n1254_s1
20.361
20.910
core/F_6_s0
20.910
=====
SETUP
-4.419
20.886
16.466
clk_ibuf
0.000
4.230
core/IR_5_s0
6.501
6.733
core/RegAddrA_1_s12
7.669
8.224
core/mcode/Set_Addr_To_Z_1_s18
9.087
9.642
core/mcode/Set_Addr_To_Z_1_s4
10.407
10.778
core/mcode/mcycles_d_0_s23
10.787
11.158
core/mcode/tstates_0_s3
12.392
12.909
core/mcode/tstates_1_s7
13.768
14.230
core/mcode/tstates_1_s1
14.403
14.865
core/mcode/tstates_1_s
14.866
15.383
core/last_tstate_s17
16.073
16.324
core/last_tstate_s13
16.324
16.427
core/F_6_s5
17.479
17.932
core/F_6_s2
18.459
19.029
core/F_7_s6
19.032
19.587
core/F_2_s10
20.231
20.558
core/F_2_s0
20.886
=====
SETUP
-4.333
20.799
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsL_RegsL_0_1_s1
15.590
16.107
core/ID16[6]_1_s
16.791
17.340
core/ID16[7]_1_s
17.340
17.810
core/RegDIL_7_s1
18.575
19.145
core/RegDIL_7_s0
19.318
19.873
core/regs/RegsL_RegsL_0_1_s
20.799
=====
SETUP
-4.207
20.674
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsH_RegsH_0_0_s1
15.312
15.829
core/ID16[9]_1_s
16.998
17.547
core/ID16[10]_1_s
17.547
17.583
core/ID16[11]_1_s
17.583
18.053
core/RegDIH_3_s3
18.454
18.825
core/RegDIH_3_s2
18.995
19.366
core/RegDIH_3_s0
19.537
19.990
core/regs/RegsH_RegsH_0_0_s
20.674
=====
SETUP
-4.179
20.646
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsH_RegsH_0_0_s1
15.312
15.829
core/ID16[9]_1_s
16.998
17.547
core/ID16[10]_1_s
17.547
17.583
core/ID16[11]_1_s
17.583
18.053
core/RegDIH_3_s3
18.454
18.825
core/RegDIH_3_s2
18.995
19.366
core/RegDIH_3_s0
19.537
19.990
core/regs/RegsH_RegsH_0_0_s1
20.646
=====
SETUP
-4.166
20.633
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsH_RegsH_0_0_s1
15.312
15.829
core/ID16[9]_1_s
16.998
17.547
core/ID16[10]_1_s
17.547
17.583
core/ID16[11]_1_s
17.583
17.618
core/ID16[12]_1_s
17.618
17.653
core/ID16[13]_1_s
17.653
18.123
core/RegDIH_5_s2
18.816
19.187
core/RegDIH_5_s0
19.600
19.971
core/regs/RegsH_RegsH_0_1_s0
20.633
=====
SETUP
-4.166
20.633
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsH_RegsH_0_0_s1
15.312
15.829
core/ID16[9]_1_s
16.998
17.547
core/ID16[10]_1_s
17.547
17.583
core/ID16[11]_1_s
17.583
17.618
core/ID16[12]_1_s
17.618
17.653
core/ID16[13]_1_s
17.653
18.123
core/RegDIH_5_s2
18.816
19.187
core/RegDIH_5_s0
19.600
19.971
core/regs/RegsH_RegsH_0_1_s
20.633
=====
SETUP
-4.148
20.614
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsL_RegsL_0_1_s1
15.590
16.107
core/ID16[6]_1_s
16.791
17.340
core/ID16[7]_1_s
17.340
17.375
core/ID16[8]_1_s
17.375
17.845
core/RegDIH_0_s2
18.538
18.909
core/RegDIH_0_s0
19.156
19.711
core/regs/RegsH_RegsH_0_0_s
20.614
=====
SETUP
-4.121
20.587
16.466
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_1_s9
10.351
10.921
core/mcode/Set_Addr_To_Z_1_s10
10.924
11.441
core/mcode/Set_Addr_To_Z_1_s1
11.854
12.424
core/mcode/Set_Addr_To_Z_1_s
12.597
12.968
core/n374_s2
14.116
14.671
core/n442_s15
16.430
16.985
core/n442_s11
16.985
17.088
core/n968_s6
17.341
17.712
core/n968_s3
18.201
18.718
core/n968_s0
19.115
19.632
core/A_13_s0
20.587
=====
SETUP
-4.073
20.540
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsH_RegsH_0_0_s1
15.312
15.829
core/ID16[9]_1_s
16.998
17.547
core/ID16[10]_1_s
17.547
17.583
core/ID16[11]_1_s
17.583
17.618
core/ID16[12]_1_s
17.618
17.653
core/ID16[13]_1_s
17.653
18.123
core/RegDIH_5_s2
18.816
19.187
core/RegDIH_5_s0
19.600
19.971
core/regs/RegsH_RegsH_0_1_s1
20.540
=====
SETUP
-4.073
20.540
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsL_RegsL_0_1_s1
15.590
16.107
core/ID16[4]_1_s
16.629
17.178
core/ID16[5]_1_s
17.178
17.214
core/ID16[6]_1_s
17.214
17.684
core/RegDIL_6_s1
18.206
18.723
core/RegDIL_6_s0
19.557
19.928
core/regs/RegsL_RegsL_0_1_s
20.540
=====
SETUP
-4.059
20.525
16.466
clk_ibuf
0.000
4.230
core/IR_5_s0
6.501
6.733
core/RegAddrA_1_s12
7.669
8.224
core/mcode/Set_Addr_To_Z_1_s18
9.087
9.642
core/mcode/Set_Addr_To_Z_1_s4
10.407
10.778
core/mcode/mcycles_d_0_s23
10.787
11.158
core/mcode/tstates_0_s3
12.392
12.909
core/mcode/tstates_1_s7
13.768
14.230
core/mcode/tstates_1_s1
14.403
14.865
core/mcode/tstates_1_s
14.866
15.383
core/last_tstate_s17
16.073
16.324
core/last_tstate_s13
16.324
16.427
core/n1446_s10
17.479
17.932
core/n1446_s11
18.430
18.801
core/n1446_s9
18.972
19.343
core/n1446_s6
19.513
19.975
core/n1446_s5
19.976
20.525
core/F_7_s0
20.525
=====
SETUP
-4.030
20.497
16.467
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n358_s3
7.909
8.362
core/mcode/IncDec_16_Z[3]_2_s15
9.923
10.376
core/mcode/IncDec_16_Z[3]_2_s6
10.803
11.358
core/RegAddrA_1_s11
11.609
12.126
core/RegAddrA_1_s9
12.616
13.165
core/RegAddrA_2_s8
13.345
13.798
core/RegAddrA_0_s7
14.200
14.571
core/regs/RegsH_RegsH_0_1_s1
15.585
16.102
core/ID16[14]_1_s
17.299
17.848
core/ID16[15]_1_s
17.848
18.318
core/RegDIH_7_s3
19.007
19.378
core/RegDIH_7_s0
19.548
20.001
core/regs/RegsH_RegsH_0_1_s
20.497
=====
SETUP
-4.030
20.496
16.466
clk_ibuf
0.000
4.230
core/IR_5_s0
6.501
6.733
core/RegAddrA_1_s12
7.669
8.224
core/mcode/Set_Addr_To_Z_1_s18
9.087
9.642
core/mcode/Set_Addr_To_Z_1_s4
10.407
10.778
core/mcode/mcycles_d_0_s23
10.787
11.158
core/mcode/tstates_0_s3
12.392
12.909
core/mcode/tstates_1_s7
13.768
14.230
core/mcode/tstates_1_s1
14.403
14.865
core/mcode/tstates_1_s
14.866
15.383
core/last_tstate_s17
16.073
16.324
core/last_tstate_s13
16.324
16.427
core/F_6_s5
17.479
17.932
core/n1451_s12
18.592
19.141
core/n1451_s8
19.142
19.513
core/n1451_s6
19.926
20.496
core/F_2_s0
20.496
=====
SETUP
-4.019
20.485
16.466
clk_ibuf
0.000
4.230
core/IR_5_s0
6.501
6.733
core/RegAddrA_1_s12
7.669
8.224
core/mcode/Set_Addr_To_Z_1_s18
9.087
9.642
core/mcode/Set_Addr_To_Z_1_s4
10.407
10.778
core/mcode/mcycles_d_0_s23
10.787
11.158
core/mcode/tstates_0_s3
12.392
12.909
core/mcode/tstates_1_s7
13.768
14.230
core/mcode/tstates_1_s1
14.403
14.865
core/mcode/tstates_1_s
14.866
15.383
core/last_tstate_s17
16.073
16.324
core/last_tstate_s13
16.324
16.427
core/mcycle_6_s4
17.164
17.617
core/n2274_s3
17.635
18.152
core/n2274_s2
18.555
19.110
core/IntE_FF2_s2
19.771
20.341
core/IntE_FF2_s0
20.485
=====
SETUP
-3.984
20.450
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsH_RegsH_0_0_s1
15.312
15.829
core/ID16[9]_1_s
16.998
17.547
core/ID16[10]_1_s
17.547
18.017
core/RegDIH_2_s1
18.811
19.381
core/RegDIH_2_s0
19.382
19.753
core/regs/RegsH_RegsH_0_0_s1
20.450
=====
SETUP
-3.978
20.445
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsL_RegsL_0_1_s1
15.590
16.107
core/ID16[6]_1_s
16.791
17.340
core/ID16[7]_1_s
17.340
17.810
core/RegDIL_7_s1
18.575
19.145
core/RegDIL_7_s0
19.318
19.873
core/regs/RegsL_RegsL_0_1_s0
20.445
=====
SETUP
-3.966
20.432
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsL_RegsL_0_1_s1
15.590
16.107
core/ID16[6]_1_s
16.791
17.340
core/ID16[7]_1_s
17.340
17.375
core/ID16[8]_1_s
17.375
17.410
core/ID16[9]_1_s
17.410
17.880
core/RegDIH_1_s1
18.375
18.945
core/RegDIH_1_s0
18.946
19.501
core/regs/RegsH_RegsH_0_0_s0
20.432
=====
SETUP
-3.966
20.432
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsL_RegsL_0_1_s1
15.590
16.107
core/ID16[6]_1_s
16.791
17.340
core/ID16[7]_1_s
17.340
17.375
core/ID16[8]_1_s
17.375
17.410
core/ID16[9]_1_s
17.410
17.880
core/RegDIH_1_s1
18.375
18.945
core/RegDIH_1_s0
18.946
19.501
core/regs/RegsH_RegsH_0_0_s
20.432
=====
SETUP
-3.917
20.384
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsL_RegsL_0_1_s1
15.590
16.107
core/ID16[6]_1_s
16.791
17.340
core/ID16[7]_1_s
17.340
17.375
core/ID16[8]_1_s
17.375
17.845
core/RegDIH_0_s2
18.538
18.909
core/RegDIH_0_s0
19.156
19.711
core/regs/RegsH_RegsH_0_0_s1
20.384
=====
SETUP
-3.892
20.358
16.467
clk_ibuf
0.000
4.230
core/IR_4_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.992
8.363
core/mcode/mcycles_d_2_s2
9.595
9.966
core/mcode/Set_BusB_To_Z_3_s0
9.975
10.428
core/RegAddrA_0_s12
10.954
11.407
core/RegAddrA_0_s19
12.339
12.710
core/RegAddrA_0_s17
12.718
13.273
core/RegAddrA_2_s7
13.938
14.309
core/RegAddrA_2_s6
14.479
14.850
core/regs/RegsH_RegsH_0_0_s1
15.312
15.829
core/ID16[9]_1_s
16.998
17.547
core/ID16[10]_1_s
17.547
17.583
core/ID16[11]_1_s
17.583
17.618
core/ID16[12]_1_s
17.618
17.653
core/ID16[13]_1_s
17.653
17.688
core/ID16[14]_1_s
17.688
18.158
core/RegDIH_6_s1
19.194
19.565
core/RegDIH_6_s0
19.736
20.107
core/regs/RegsH_RegsH_0_1_s1
20.358
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
core/R_4_s0
4.638
4.840
core/n984_s0
4.843
5.075
core/R_4_s0
5.075
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
core/R_1_s0
4.638
4.840
core/n987_s0
4.845
5.077
core/R_1_s0
5.077
=====
HOLD
0.549
5.197
4.649
clk_ibuf
0.000
3.126
core/BusReq_s_s0
4.638
4.840
core/n2467_s2
4.965
5.197
core/BusAck_s0
5.197
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/F_5_s0
4.638
4.840
core/Fp_5_s0
5.199
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/tstate_4_s0
4.638
4.839
core/n2445_s2
4.967
5.199
core/tstate_5_s0
5.199
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/F_2_s0
4.638
4.839
core/Fp_2_s0
5.199
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/F_7_s0
4.638
4.839
core/Fp_7_s0
5.199
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/PC_9_s0
4.638
4.839
core/HaltPC_9_s0
5.199
=====
HOLD
0.551
5.200
4.649
clk_ibuf
0.000
3.126
core/mcycle_5_s0
4.638
4.840
core/n2327_s3
4.968
5.200
core/Pre_XY_F_M_1_s0
5.200
=====
HOLD
0.551
5.200
4.649
clk_ibuf
0.000
3.126
core/mcycle_4_s0
4.638
4.840
core/n2326_s2
4.968
5.200
core/Pre_XY_F_M_2_s0
5.200
=====
HOLD
0.552
5.201
4.649
clk_ibuf
0.000
3.126
core/PC_7_s0
4.638
4.839
core/HaltPC_7_s0
5.201
=====
HOLD
0.554
5.202
4.649
clk_ibuf
0.000
3.126
core/PC_6_s0
4.638
4.839
core/HaltPC_6_s0
5.202
=====
HOLD
0.558
5.207
4.649
clk_ibuf
0.000
3.126
core/ACC_6_s0
4.638
4.839
core/Ap_6_s0
5.207
=====
HOLD
0.558
5.207
4.649
clk_ibuf
0.000
3.126
core/PC_10_s0
4.638
4.839
core/HaltPC_10_s0
5.207
=====
HOLD
0.559
5.207
4.649
clk_ibuf
0.000
3.126
core/R_0_s0
4.638
4.840
core/n988_s0
4.843
5.207
core/R_0_s0
5.207
=====
HOLD
0.559
5.207
4.649
clk_ibuf
0.000
3.126
core/R_2_s0
4.638
4.840
core/n986_s0
4.843
5.207
core/R_2_s0
5.207
=====
HOLD
0.559
5.208
4.649
clk_ibuf
0.000
3.126
core/Alternate_s1
4.638
4.839
core/n1833_s0
4.976
5.208
core/RegAddrB_r_2_s0
5.208
=====
HOLD
0.560
5.209
4.649
clk_ibuf
0.000
3.126
core/Alternate_s1
4.638
4.840
core/n1606_s2
4.845
5.209
core/Alternate_s1
5.209
=====
HOLD
0.563
5.211
4.649
clk_ibuf
0.000
3.126
core/ACC_0_s0
4.638
4.839
core/Ap_0_s0
5.211
=====
HOLD
0.570
5.219
4.649
clk_ibuf
0.000
3.126
core/ISet_1_s0
4.638
4.840
core/n1052_s1
4.987
5.219
core/ALU_Op_r_3_s0
5.219
=====
HOLD
0.602
5.251
4.649
clk_ibuf
0.000
3.126
core/tstate_5_s0
4.638
4.839
core/n2444_s2
4.961
5.251
core/tstate_6_s0
5.251
=====
HOLD
0.605
5.254
4.649
clk_ibuf
0.000
3.126
core/Auto_Wait_t2_s0
4.638
4.839
core/n2247_s2
4.964
5.254
core/Auto_Wait_t1_s0
5.254
=====
HOLD
0.608
5.256
4.649
clk_ibuf
0.000
3.126
core/tstate_6_s0
4.638
4.839
core/n2450_s2
4.966
5.256
core/tstate_0_s0
5.256
=====
HOLD
0.613
5.262
4.649
clk_ibuf
0.000
3.126
core/Pre_XY_F_M_1_s0
4.638
4.840
core/n2391_s2
4.972
5.262
core/mcycle_3_s0
5.262
=====
HOLD
0.616
5.265
4.649
clk_ibuf
0.000
3.126
core/mcycle_5_s0
4.638
4.840
core/n1196_s8
4.971
5.203
core/n1196_s5
5.203
5.255
core/TmpAddr_3_s0
5.265
