// Seed: 3255034179
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input tri id_2,
    output wire id_3,
    input uwire id_4,
    output tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri id_13,
    input wire id_14,
    input uwire id_15,
    output wor id_16,
    input uwire id_17,
    input tri0 id_18
);
  tri  id_20;
  wor  id_21;
  wire id_22;
  assign id_20 = 1;
  assign id_21 = 1'b0;
  assign id_5  = id_12(id_2);
  supply1 id_23 = id_0;
  assign id_3 = 1'b0;
  assign id_3 = 1;
  wire  id_24;
  wire  id_25;
  uwire id_26 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output tri id_2,
    input supply1 id_3,
    output tri1 id_4
);
  module_0(
      id_3,
      id_2,
      id_3,
      id_4,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_2,
      id_0,
      id_3,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_0
  );
  wire id_6;
endmodule
