<paper id="1522870024"><title>PLA optimization using output encoding</title><year>1988</year><authors><author org="Electr. Eng. &amp; Comput. Sci. Dept., California Univ., Berkeley, CA, USA" id="2103815405">A. Saldanha</author><author org="Electr. Eng. &amp; Comput. Sci. Dept., California Univ., Berkeley, CA, USA" id="2246122413">R.H. Katz</author></authors><n_citation>16</n_citation><doc_type>Conference</doc_type><references><reference>2019707217</reference><reference>2036887642</reference><reference>2118330187</reference><reference>2124078793</reference><reference>2146782449</reference><reference>2154499040</reference><reference>2538946170</reference></references><venue id="1128132410" type="C">International Conference on Computer Aided Design</venue><doi>10.1109/ICCAD.1988.122553</doi><keywords><keyword weight="0.58421">Logic synthesis</keyword><keyword weight="0.55335">Logic gate</keyword><keyword weight="0.56953">Sequential logic</keyword><keyword weight="0.55336">Pass transistor logic</keyword><keyword weight="0.62817">Logic optimization</keyword><keyword weight="0.41502">Computer science</keyword><keyword weight="0.64995">Programmable logic array</keyword><keyword weight="0.42049">Electronic engineering</keyword><keyword weight="0.56515">Logic family</keyword><keyword weight="0.58285">Programmable logic device</keyword></keywords><publisher>IEEE</publisher><abstract>An automatic tool that heuristically determines a good partitioning of a single large programmable logic array (PLA) into a PLA with a smaller number of encoded outputs (and usually fewer product terms), followed by a set of decoders to regenerate the original outputs, has been developed. Initial results using logic descriptions of processor chips and a benchmark set of industrial PLAs show area savings of up to 35% and delay reductions of up to 45%. The approach can be considered an alternative to Boolean decomposition and factoring in multilevel logic synthesis. u003e</abstract></paper>