[04/25 14:11:02      0s] 
[04/25 14:11:02      0s] Cadence Innovus(TM) Implementation System.
[04/25 14:11:02      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/25 14:11:02      0s] 
[04/25 14:11:02      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[04/25 14:11:02      0s] Options:	
[04/25 14:11:02      0s] Date:		Fri Apr 25 14:11:02 2025
[04/25 14:11:02      0s] Host:		user3.nielitchennai.edu.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (16cores*24cpus*13th Gen Intel(R) Core(TM) i7-13700 30720KB)
[04/25 14:11:02      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[04/25 14:11:02      0s] 
[04/25 14:11:02      0s] License:
[04/25 14:11:02      0s] 		[14:11:02.275785] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[04/25 14:11:03      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/25 14:11:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/25 14:11:10      6s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[04/25 14:11:11      7s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[04/25 14:11:11      7s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[04/25 14:11:11      7s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[04/25 14:11:11      7s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[04/25 14:11:11      7s] @(#)CDS: CPE v21.15-s076
[04/25 14:11:11      7s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[04/25 14:11:11      7s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[04/25 14:11:11      7s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/25 14:11:11      7s] @(#)CDS: RCDB 11.15.0
[04/25 14:11:11      7s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[04/25 14:11:11      7s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[04/25 14:11:11      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_45015_user3.nielitchennai.edu.in_user_YN3L1L.

[04/25 14:11:11      7s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[04/25 14:11:12      8s] 
[04/25 14:11:12      8s] **INFO:  MMMC transition support version v31-84 
[04/25 14:11:12      8s] 
[04/25 14:11:12      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/25 14:11:12      8s] <CMD> suppressMessage ENCEXT-2799
[04/25 14:11:12      8s] <CMD> getVersion
[04/25 14:11:12      8s] [INFO] Loading PVS 22.20 fill procedures
[04/25 14:11:12      8s] <CMD> win
[04/25 14:11:19      9s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - *WARNING* '/home/user/cds.lib', Line 2: Cannot find file '$CDS_INST_DIR/tools/inca/files/cds.lib'.
[04/25 14:11:19      9s] .
[04/25 14:11:19      9s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - *WARNING* '/home/user/cds.lib', Line 2: Skipping: '$CDS_INST_DIR/tools/inca/files/cds.lib'.
[04/25 14:11:19      9s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - 
[04/25 14:11:19      9s] .
[04/25 14:13:19     14s] <CMD> save_global alu.globals
[04/25 14:13:25     15s] <CMD> set init_gnd_net vss
[04/25 14:13:25     15s] <CMD> set init_lef_file {45nm/dig/lef/gsclib045_tech.lef 45nm/dig/lef/gsclib045_macro.lef}
[04/25 14:13:25     15s] <CMD> set init_verilog alu_fsm_netlist.v
[04/25 14:13:25     15s] <CMD> set init_mmmc_file alu.view
[04/25 14:13:25     15s] <CMD> set init_pwr_net vdd
[04/25 14:13:25     15s] <CMD> init_design
[04/25 14:13:25     15s] #% Begin Load MMMC data ... (date=04/25 14:13:25, mem=1018.8M)
[04/25 14:13:25     15s] #% End Load MMMC data ... (date=04/25 14:13:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1019.5M, current mem=1019.5M)
[04/25 14:13:25     15s] 
[04/25 14:13:25     15s] Loading LEF file 45nm/dig/lef/gsclib045_tech.lef ...
[04/25 14:13:25     15s] 
[04/25 14:13:25     15s] Loading LEF file 45nm/dig/lef/gsclib045_macro.lef ...
[04/25 14:13:25     15s] Set DBUPerIGU to M2 pitch 400.
[04/25 14:13:25     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/25 14:13:25     15s] Type 'man IMPLF-200' for more detail.
[04/25 14:13:25     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[04/25 14:13:25     15s] Loading view definition file from alu.view
[04/25 14:13:25     15s] Reading SLOW timing library '/home/user/pooja/working_projects/alu_fsm45nm/PD/45nm/dig/lib/slow.lib' ...
[04/25 14:13:26     15s] Read 477 cells in library 'slow' 
[04/25 14:13:26     15s] Reading FAST timing library '/home/user/pooja/working_projects/alu_fsm45nm/PD/45nm/dig/lib/fast.lib' ...
[04/25 14:13:26     15s] Read 477 cells in library 'fast' 
[04/25 14:13:26     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1092.9M, current mem=1042.3M)
[04/25 14:13:26     15s] *** End library_loading (cpu=0.01min, real=0.02min, mem=33.0M, fe_cpu=0.26min, fe_real=2.40min, fe_mem=1062.1M) ***
[04/25 14:13:26     15s] #% Begin Load netlist data ... (date=04/25 14:13:26, mem=1042.3M)
[04/25 14:13:26     15s] *** Begin netlist parsing (mem=1062.1M) ***
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
[04/25 14:13:26     15s] Type 'man IMPVL-159' for more detail.
[04/25 14:13:26     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/25 14:13:26     15s] To increase the message display limit, refer to the product command reference manual.
[04/25 14:13:26     15s] Created 477 new cells from 2 timing libraries.
[04/25 14:13:26     15s] Reading netlist ...
[04/25 14:13:26     15s] Backslashed names will retain backslash and a trailing blank character.
[04/25 14:13:26     15s] Reading verilog netlist 'alu_fsm_netlist.v'
[04/25 14:13:26     15s] 
[04/25 14:13:26     15s] *** Memory Usage v#1 (Current mem = 1062.109M, initial mem = 483.871M) ***
[04/25 14:13:26     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1062.1M) ***
[04/25 14:13:26     15s] #% End Load netlist data ... (date=04/25 14:13:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1057.1M, current mem=1057.1M)
[04/25 14:13:26     15s] Top level cell is calculator_fsm.
[04/25 14:13:26     15s] Hooked 954 DB cells to tlib cells.
[04/25 14:13:26     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1067.4M, current mem=1067.4M)
[04/25 14:13:26     15s] Starting recursive module instantiation check.
[04/25 14:13:26     15s] No recursion found.
[04/25 14:13:26     15s] Building hierarchical netlist for Cell calculator_fsm ...
[04/25 14:13:26     15s] *** Netlist is unique.
[04/25 14:13:26     15s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[04/25 14:13:26     15s] ** info: there are 965 modules.
[04/25 14:13:26     15s] ** info: there are 2371 stdCell insts.
[04/25 14:13:26     15s] 
[04/25 14:13:26     15s] *** Memory Usage v#1 (Current mem = 1117.523M, initial mem = 483.871M) ***
[04/25 14:13:26     15s] Horizontal Layer M1 offset = 190 (guessed)
[04/25 14:13:26     15s] Vertical Layer M2 offset = 200 (derived)
[04/25 14:13:26     15s] Suggestion: specify LAYER OFFSET in LEF file
[04/25 14:13:26     15s] Reason: hard to extract LAYER OFFSET from standard cells
[04/25 14:13:26     15s] Start create_tracks
[04/25 14:13:26     15s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[04/25 14:13:26     15s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[04/25 14:13:26     15s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[04/25 14:13:26     15s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[04/25 14:13:26     15s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[04/25 14:13:26     15s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[04/25 14:13:26     15s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[04/25 14:13:26     15s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[04/25 14:13:26     16s] Extraction setup Started 
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] Trim Metal Layers:
[04/25 14:13:26     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/25 14:13:26     16s] Reading Capacitance Table File 45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[04/25 14:13:26     16s] Cap table was created using Encounter 10.10-b056_1.
[04/25 14:13:26     16s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[04/25 14:13:26     16s] Set Shrink Factor to 0.90000
[04/25 14:13:26     16s] Importing multi-corner RC tables ... 
[04/25 14:13:26     16s] Summary of Active RC-Corners : 
[04/25 14:13:26     16s]  
[04/25 14:13:26     16s]  Analysis View: WORST
[04/25 14:13:26     16s]     RC-Corner Name        : RC
[04/25 14:13:26     16s]     RC-Corner Index       : 0
[04/25 14:13:26     16s]     RC-Corner Temperature : 25 Celsius
[04/25 14:13:26     16s]     RC-Corner Cap Table   : '45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[04/25 14:13:26     16s]     RC-Corner PreRoute Res Factor         : 1
[04/25 14:13:26     16s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 14:13:26     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 14:13:26     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 14:13:26     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 14:13:26     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 14:13:26     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 14:13:26     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 14:13:26     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 14:13:26     16s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/25 14:13:26     16s]  
[04/25 14:13:26     16s]  Analysis View: BEST
[04/25 14:13:26     16s]     RC-Corner Name        : RC
[04/25 14:13:26     16s]     RC-Corner Index       : 0
[04/25 14:13:26     16s]     RC-Corner Temperature : 25 Celsius
[04/25 14:13:26     16s]     RC-Corner Cap Table   : '45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[04/25 14:13:26     16s]     RC-Corner PreRoute Res Factor         : 1
[04/25 14:13:26     16s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 14:13:26     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 14:13:26     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 14:13:26     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 14:13:26     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 14:13:26     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 14:13:26     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 14:13:26     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 14:13:26     16s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] Trim Metal Layers:
[04/25 14:13:26     16s] LayerId::1 widthSet size::4
[04/25 14:13:26     16s] LayerId::2 widthSet size::4
[04/25 14:13:26     16s] LayerId::3 widthSet size::4
[04/25 14:13:26     16s] LayerId::4 widthSet size::4
[04/25 14:13:26     16s] LayerId::5 widthSet size::4
[04/25 14:13:26     16s] LayerId::6 widthSet size::4
[04/25 14:13:26     16s] LayerId::7 widthSet size::5
[04/25 14:13:26     16s] LayerId::8 widthSet size::5
[04/25 14:13:26     16s] LayerId::9 widthSet size::5
[04/25 14:13:26     16s] LayerId::10 widthSet size::4
[04/25 14:13:26     16s] LayerId::11 widthSet size::3
[04/25 14:13:26     16s] Updating RC grid for preRoute extraction ...
[04/25 14:13:26     16s] eee: pegSigSF::1.070000
[04/25 14:13:26     16s] Initializing multi-corner capacitance tables ... 
[04/25 14:13:26     16s] Initializing multi-corner resistance tables ...
[04/25 14:13:26     16s] Creating RPSQ from WeeR and WRes ...
[04/25 14:13:26     16s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:13:26     16s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:13:26     16s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.759000 newSi=0.000000 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 14:13:26     16s] *Info: initialize multi-corner CTS.
[04/25 14:13:26     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1335.0M, current mem=1099.8M)
[04/25 14:13:26     16s] Reading timing constraints file 'alu_fsm_output.sdc' ...
[04/25 14:13:26     16s] Current (total cpu=0:00:16.1, real=0:02:24, peak res=1355.7M, current mem=1355.7M)
[04/25 14:13:26     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_fsm_output.sdc, Line 9).
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_fsm_output.sdc, Line 10).
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] INFO (CTE): Reading of timing constraints file alu_fsm_output.sdc completed, with 2 WARNING
[04/25 14:13:26     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1377.6M, current mem=1377.6M)
[04/25 14:13:26     16s] Current (total cpu=0:00:16.1, real=0:02:24, peak res=1377.6M, current mem=1377.6M)
[04/25 14:13:26     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/25 14:13:26     16s] Summary for sequential cells identification: 
[04/25 14:13:26     16s]   Identified SBFF number: 94
[04/25 14:13:26     16s]   Identified MBFF number: 0
[04/25 14:13:26     16s]   Identified SB Latch number: 0
[04/25 14:13:26     16s]   Identified MB Latch number: 0
[04/25 14:13:26     16s]   Not identified SBFF number: 24
[04/25 14:13:26     16s]   Not identified MBFF number: 0
[04/25 14:13:26     16s]   Not identified SB Latch number: 0
[04/25 14:13:26     16s]   Not identified MB Latch number: 0
[04/25 14:13:26     16s]   Number of sequential cells which are not FFs: 32
[04/25 14:13:26     16s] Total number of combinational cells: 317
[04/25 14:13:26     16s] Total number of sequential cells: 150
[04/25 14:13:26     16s] Total number of tristate cells: 10
[04/25 14:13:26     16s] Total number of level shifter cells: 0
[04/25 14:13:26     16s] Total number of power gating cells: 0
[04/25 14:13:26     16s] Total number of isolation cells: 0
[04/25 14:13:26     16s] Total number of power switch cells: 0
[04/25 14:13:26     16s] Total number of pulse generator cells: 0
[04/25 14:13:26     16s] Total number of always on buffers: 0
[04/25 14:13:26     16s] Total number of retention cells: 0
[04/25 14:13:26     16s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
[04/25 14:13:26     16s] Total number of usable buffers: 16
[04/25 14:13:26     16s] List of unusable buffers:
[04/25 14:13:26     16s] Total number of unusable buffers: 0
[04/25 14:13:26     16s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
[04/25 14:13:26     16s] Total number of usable inverters: 19
[04/25 14:13:26     16s] List of unusable inverters:
[04/25 14:13:26     16s] Total number of unusable inverters: 0
[04/25 14:13:26     16s] List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
[04/25 14:13:26     16s] Total number of identified usable delay cells: 8
[04/25 14:13:26     16s] List of identified unusable delay cells:
[04/25 14:13:26     16s] Total number of identified unusable delay cells: 0
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] TimeStamp Deleting Cell Server End ...
[04/25 14:13:26     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.0M, current mem=1399.9M)
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:13:26     16s] Summary for sequential cells identification: 
[04/25 14:13:26     16s]   Identified SBFF number: 94
[04/25 14:13:26     16s]   Identified MBFF number: 0
[04/25 14:13:26     16s]   Identified SB Latch number: 0
[04/25 14:13:26     16s]   Identified MB Latch number: 0
[04/25 14:13:26     16s]   Not identified SBFF number: 24
[04/25 14:13:26     16s]   Not identified MBFF number: 0
[04/25 14:13:26     16s]   Not identified SB Latch number: 0
[04/25 14:13:26     16s]   Not identified MB Latch number: 0
[04/25 14:13:26     16s]   Number of sequential cells which are not FFs: 32
[04/25 14:13:26     16s]  Visiting view : WORST
[04/25 14:13:26     16s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[04/25 14:13:26     16s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[04/25 14:13:26     16s]  Visiting view : BEST
[04/25 14:13:26     16s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 14:13:26     16s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 14:13:26     16s] TLC MultiMap info (StdDelay):
[04/25 14:13:26     16s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:13:26     16s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:13:26     16s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:13:26     16s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:13:26     16s]  Setting StdDelay to: 22.8ps
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] TimeStamp Deleting Cell Server End ...
[04/25 14:13:26     16s] 
[04/25 14:13:26     16s] *** Summary of all messages that are not suppressed in this session:
[04/25 14:13:26     16s] Severity  ID               Count  Summary                                  
[04/25 14:13:26     16s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/25 14:13:26     16s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[04/25 14:13:26     16s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[04/25 14:13:26     16s] *** Message Summary: 957 warning(s), 0 error(s)
[04/25 14:13:26     16s] 
[04/25 14:13:45     16s] <CMD> getIoFlowFlag
[04/25 14:13:53     17s] <CMD> setIoFlowFlag 0
[04/25 14:13:53     17s] <CMD> floorPlan -site CoreSite -r 1 0.6 6 6 6 6
[04/25 14:13:53     17s] Horizontal Layer M1 offset = 190 (guessed)
[04/25 14:13:53     17s] Vertical Layer M2 offset = 200 (derived)
[04/25 14:13:53     17s] Suggestion: specify LAYER OFFSET in LEF file
[04/25 14:13:53     17s] Reason: hard to extract LAYER OFFSET from standard cells
[04/25 14:13:53     17s] Start create_tracks
[04/25 14:13:53     17s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[04/25 14:13:53     17s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[04/25 14:13:53     17s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[04/25 14:13:53     17s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[04/25 14:13:53     17s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[04/25 14:13:53     17s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[04/25 14:13:53     17s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[04/25 14:13:53     17s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[04/25 14:13:53     17s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/25 14:13:53     17s] <CMD> uiSetTool select
[04/25 14:13:53     17s] <CMD> getIoFlowFlag
[04/25 14:13:53     17s] <CMD> fit
[04/25 14:14:05     17s] <CMD> clearGlobalNets
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[31]56 is connected to ground net result[31].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[30]55 is connected to ground net result[30].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[29]54 is connected to ground net result[29].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[28]53 is connected to ground net result[28].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[27]52 is connected to ground net result[27].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[26]51 is connected to ground net result[26].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[25]50 is connected to ground net result[25].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[24]49 is connected to ground net result[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[23]48 is connected to ground net result[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[22]47 is connected to ground net result[22].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[21]46 is connected to ground net result[21].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[20]45 is connected to ground net result[20].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[19]44 is connected to ground net result[19].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[18]43 is connected to ground net result[18].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[17]42 is connected to ground net result[17].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[16]41 is connected to ground net result[16].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[15]40 is connected to ground net result[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[14]39 is connected to ground net result[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[13]38 is connected to ground net result[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[12]37 is connected to ground net result[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:14:05     17s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[04/25 14:14:05     17s] To increase the message display limit, refer to the product command reference manual.
[04/25 14:14:05     17s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -instanceBasename * -hierarchicalInstance {}
[04/25 14:14:05     17s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the power pins with the 'vdd' name pattern to a global net.  Unable to establish connection because the 'power' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> globalNetConnect vss -type pgpin -pin vss -instanceBasename * -hierarchicalInstance {}
[04/25 14:14:05     17s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'vss' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> set sprCreateIeRingOffset 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingLayers {}
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingLayers {}
[04/25 14:14:10     17s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeRingLayers {}
[04/25 14:14:10     17s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 14:14:10     17s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 14:14:27     18s] 
[04/25 14:14:27     18s] viaInitial starts at Fri Apr 25 14:14:27 2025
viaInitial ends at Fri Apr 25 14:14:27 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/25 14:14:28     18s] The ring targets are set to core/block ring wires.
[04/25 14:14:28     18s] addRing command will consider rows while creating rings.
[04/25 14:14:28     18s] addRing command will disallow rings to go over rows.
[04/25 14:14:28     18s] addRing command will ignore shorts while creating rings.
[04/25 14:14:28     18s] <CMD> addRing -nets {vdd vss} -type core_rings -follow core -layer {top M11 bottom M11 left M10 right M10} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1.25 bottom 1.25 left 1.25 right 1.25} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[04/25 14:14:28     18s] 
[04/25 14:14:28     18s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1728.2M)
[04/25 14:14:28     18s] Ring generation is complete.
[04/25 14:14:28     18s] vias are now being generated.
[04/25 14:14:28     18s] addRing created 8 wires.
[04/25 14:14:28     18s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/25 14:14:28     18s] +--------+----------------+----------------+
[04/25 14:14:28     18s] |  Layer |     Created    |     Deleted    |
[04/25 14:14:28     18s] +--------+----------------+----------------+
[04/25 14:14:28     18s] |   M10  |        4       |       NA       |
[04/25 14:14:28     18s] |  Via10 |        8       |        0       |
[04/25 14:14:28     18s] |   M11  |        4       |       NA       |
[04/25 14:14:28     18s] +--------+----------------+----------------+
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingLayers {}
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingLayers {}
[04/25 14:14:31     18s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeRingLayers {}
[04/25 14:14:31     18s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 14:14:31     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 14:14:44     19s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/25 14:14:44     19s] addStripe will allow jog to connect padcore ring and block ring.
[04/25 14:14:44     19s] 
[04/25 14:14:44     19s] Stripes will stop at the boundary of the specified area.
[04/25 14:14:44     19s] When breaking rings, the power planner will consider the existence of blocks.
[04/25 14:14:44     19s] Stripes will not extend to closest target.
[04/25 14:14:44     19s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/25 14:14:44     19s] Stripes will not be created over regions without power planning wires.
[04/25 14:14:44     19s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/25 14:14:44     19s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/25 14:14:44     19s] Offset for stripe breaking is set to 0.
[04/25 14:14:44     19s] <CMD> addStripe -nets {vdd vss} -layer M11 -direction horizontal -width 1 -spacing 1.25 -number_of_sets 6 -start_from bottom -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/25 14:14:44     19s] 
[04/25 14:14:44     19s] Initialize fgc environment(mem: 1731.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[04/25 14:14:44     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[04/25 14:14:44     19s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[04/25 14:14:44     19s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[04/25 14:14:44     19s] Starting stripe generation ...
[04/25 14:14:44     19s] Non-Default Mode Option Settings :
[04/25 14:14:44     19s]   NONE
[04/25 14:14:44     19s] Stripe generation is complete.
[04/25 14:14:44     19s] vias are now being generated.
[04/25 14:14:44     19s] addStripe created 12 wires.
[04/25 14:14:44     19s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[04/25 14:14:44     19s] +--------+----------------+----------------+
[04/25 14:14:44     19s] |  Layer |     Created    |     Deleted    |
[04/25 14:14:44     19s] +--------+----------------+----------------+
[04/25 14:14:44     19s] |  Via10 |       24       |        0       |
[04/25 14:14:44     19s] |   M11  |       12       |       NA       |
[04/25 14:14:44     19s] +--------+----------------+----------------+
[04/25 14:14:53     19s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/25 14:14:53     19s] addStripe will allow jog to connect padcore ring and block ring.
[04/25 14:14:53     19s] 
[04/25 14:14:53     19s] Stripes will stop at the boundary of the specified area.
[04/25 14:14:53     19s] When breaking rings, the power planner will consider the existence of blocks.
[04/25 14:14:53     19s] Stripes will not extend to closest target.
[04/25 14:14:53     19s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/25 14:14:53     19s] Stripes will not be created over regions without power planning wires.
[04/25 14:14:53     19s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/25 14:14:53     19s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/25 14:14:53     19s] Offset for stripe breaking is set to 0.
[04/25 14:14:53     19s] <CMD> addStripe -nets {vdd vss} -layer M10 -direction vertical -width 1 -spacing 1.25 -number_of_sets 6 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/25 14:14:53     19s] 
[04/25 14:14:53     19s] Initialize fgc environment(mem: 1731.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[04/25 14:14:53     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[04/25 14:14:53     19s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[04/25 14:14:53     19s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1731.6M)
[04/25 14:14:53     19s] Starting stripe generation ...
[04/25 14:14:53     19s] Non-Default Mode Option Settings :
[04/25 14:14:53     19s]   NONE
[04/25 14:14:53     19s] Stripe generation is complete.
[04/25 14:14:53     19s] vias are now being generated.
[04/25 14:14:53     19s] addStripe created 12 wires.
[04/25 14:14:53     19s] ViaGen created 96 vias, deleted 0 via to avoid violation.
[04/25 14:14:53     19s] +--------+----------------+----------------+
[04/25 14:14:53     19s] |  Layer |     Created    |     Deleted    |
[04/25 14:14:53     19s] +--------+----------------+----------------+
[04/25 14:14:53     19s] |   M10  |       12       |       NA       |
[04/25 14:14:53     19s] |  Via10 |       96       |        0       |
[04/25 14:14:53     19s] +--------+----------------+----------------+
[04/25 14:15:05     20s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[04/25 14:15:05     20s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M11(11) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M11(11) }
[04/25 14:15:05     20s] *** Begin SPECIAL ROUTE on Fri Apr 25 14:15:05 2025 ***
[04/25 14:15:05     20s] SPECIAL ROUTE ran on directory: /home/user/pooja/working_projects/alu_fsm45nm/PD
[04/25 14:15:05     20s] SPECIAL ROUTE ran on machine: user3.nielitchennai.edu.in (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)
[04/25 14:15:05     20s] 
[04/25 14:15:05     20s] Begin option processing ...
[04/25 14:15:05     20s] srouteConnectPowerBump set to false
[04/25 14:15:05     20s] routeSelectNet set to "vdd vss"
[04/25 14:15:05     20s] routeSpecial set to true
[04/25 14:15:05     20s] srouteBlockPin set to "useLef"
[04/25 14:15:05     20s] srouteBottomLayerLimit set to 1
[04/25 14:15:05     20s] srouteBottomTargetLayerLimit set to 1
[04/25 14:15:05     20s] srouteConnectConverterPin set to false
[04/25 14:15:05     20s] srouteCrossoverViaBottomLayer set to 1
[04/25 14:15:05     20s] srouteCrossoverViaTopLayer set to 11
[04/25 14:15:05     20s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[04/25 14:15:05     20s] srouteFollowCorePinEnd set to 3
[04/25 14:15:05     20s] srouteJogControl set to "preferWithChanges differentLayer"
[04/25 14:15:05     20s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[04/25 14:15:05     20s] sroutePadPinAllPorts set to true
[04/25 14:15:05     20s] sroutePreserveExistingRoutes set to true
[04/25 14:15:05     20s] srouteRoutePowerBarPortOnBothDir set to true
[04/25 14:15:05     20s] srouteStopBlockPin set to "nearestTarget"
[04/25 14:15:05     20s] srouteTopLayerLimit set to 11
[04/25 14:15:05     20s] srouteTopTargetLayerLimit set to 11
[04/25 14:15:05     20s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3231.00 megs.
[04/25 14:15:05     20s] 
[04/25 14:15:05     20s] Reading DB technology information...
[04/25 14:15:05     20s] Finished reading DB technology information.
[04/25 14:15:05     20s] Reading floorplan and netlist information...
[04/25 14:15:05     20s] Finished reading floorplan and netlist information.
[04/25 14:15:05     20s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[04/25 14:15:05     20s] Read in 23 layers, 11 routing layers, 1 overlap layer
[04/25 14:15:05     20s] Read in 2 nondefault rules, 0 used
[04/25 14:15:05     20s] Read in 487 macros, 115 used
[04/25 14:15:05     20s] Read in 115 components
[04/25 14:15:05     20s]   115 core components: 115 unplaced, 0 placed, 0 fixed
[04/25 14:15:05     20s] Read in 72 logical pins
[04/25 14:15:05     20s] Read in 72 nets
[04/25 14:15:05     20s] Read in 2 special nets, 2 routed
[04/25 14:15:05     20s] 2 nets selected.
[04/25 14:15:05     20s] 
[04/25 14:15:05     20s] Begin power routing ...
[04/25 14:15:05     20s] #No via in the lib
[04/25 14:15:05     20s] #create default rule from bind_ndr_rule rule=0x7f90ae760e20 0x7f9093012940
[04/25 14:15:05     20s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[04/25 14:15:05     20s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
[04/25 14:15:05     20s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[04/25 14:15:05     20s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/25 14:15:05     20s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/25 14:15:05     20s] Type 'man IMPSR-1256' for more detail.
[04/25 14:15:05     20s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/25 14:15:05     20s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vss net.
[04/25 14:15:05     20s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[04/25 14:15:05     20s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/25 14:15:05     20s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/25 14:15:05     20s] Type 'man IMPSR-1256' for more detail.
[04/25 14:15:05     20s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/25 14:15:05     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/25 14:15:05     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 14:15:05     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/25 14:15:05     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 14:15:05     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[04/25 14:15:05     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 14:15:05     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[04/25 14:15:05     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 14:15:05     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/25 14:15:05     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 14:15:05     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[04/25 14:15:05     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 14:15:05     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/25 14:15:05     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 14:15:05     20s] CPU time for vdd FollowPin 0 seconds
[04/25 14:15:05     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[04/25 14:15:05     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 14:15:05     20s] CPU time for vss FollowPin 0 seconds
[04/25 14:15:05     20s]   Number of IO ports routed: 0
[04/25 14:15:05     20s]   Number of Block ports routed: 0
[04/25 14:15:05     20s]   Number of Stripe ports routed: 0
[04/25 14:15:05     20s]   Number of Core ports routed: 164
[04/25 14:15:05     20s]   Number of Pad ports routed: 0
[04/25 14:15:05     20s]   Number of Power Bump ports routed: 0
[04/25 14:15:05     20s]   Number of Followpin connections: 82
[04/25 14:15:05     20s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3263.00 megs.
[04/25 14:15:05     20s] 
[04/25 14:15:05     20s] 
[04/25 14:15:05     20s] 
[04/25 14:15:05     20s]  Begin updating DB with routing results ...
[04/25 14:15:05     20s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/25 14:15:05     20s] Pin and blockage extraction finished
[04/25 14:15:05     20s] 
[04/25 14:15:05     20s] sroute created 246 wires.
[04/25 14:15:05     20s] ViaGen created 1476 vias, deleted 0 via to avoid violation.
[04/25 14:15:05     20s] +--------+----------------+----------------+
[04/25 14:15:05     20s] |  Layer |     Created    |     Deleted    |
[04/25 14:15:05     20s] +--------+----------------+----------------+
[04/25 14:15:05     20s] |   M1   |       246      |       NA       |
[04/25 14:15:05     20s] |  Via1  |       164      |        0       |
[04/25 14:15:05     20s] |  Via2  |       164      |        0       |
[04/25 14:15:05     20s] |  Via3  |       164      |        0       |
[04/25 14:15:05     20s] |  Via4  |       164      |        0       |
[04/25 14:15:05     20s] |  Via5  |       164      |        0       |
[04/25 14:15:05     20s] |  Via6  |       164      |        0       |
[04/25 14:15:05     20s] |  Via7  |       164      |        0       |
[04/25 14:15:05     20s] |  Via8  |       164      |        0       |
[04/25 14:15:05     20s] |  Via9  |       164      |        0       |
[04/25 14:15:05     20s] +--------+----------------+----------------+
[04/25 14:15:20     20s] <CMD> addEndCap -preCap FILL8 -postCap FILL8 -prefix ENDCAP
[04/25 14:15:20     20s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[04/25 14:15:20     20s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[04/25 14:15:20     20s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[04/25 14:15:20     20s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[04/25 14:15:20     20s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[04/25 14:15:20     20s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[04/25 14:15:20     20s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[04/25 14:15:20     20s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[04/25 14:15:20     20s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[04/25 14:15:20     20s] # Resetting pin-track-align track data.
[04/25 14:15:20     20s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1764.7M, EPOCH TIME: 1745570720.152207
[04/25 14:15:20     20s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1764.7M, EPOCH TIME: 1745570720.152262
[04/25 14:15:20     20s] Processing tracks to init pin-track alignment.
[04/25 14:15:20     20s] z: 2, totalTracks: 1
[04/25 14:15:20     20s] z: 4, totalTracks: 1
[04/25 14:15:20     20s] z: 6, totalTracks: 1
[04/25 14:15:20     20s] z: 8, totalTracks: 1
[04/25 14:15:20     20s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:15:20     20s] All LLGs are deleted
[04/25 14:15:20     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:20     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:20     20s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1764.7M, EPOCH TIME: 1745570720.192958
[04/25 14:15:20     20s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1764.7M, EPOCH TIME: 1745570720.193124
[04/25 14:15:20     20s] # Building calculator_fsm llgBox search-tree.
[04/25 14:15:20     20s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1764.7M, EPOCH TIME: 1745570720.193176
[04/25 14:15:20     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:20     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:20     20s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1764.7M, EPOCH TIME: 1745570720.193776
[04/25 14:15:20     20s] Max number of tech site patterns supported in site array is 256.
[04/25 14:15:20     20s] Core basic site is CoreSite
[04/25 14:15:20     20s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:15:20     20s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1764.7M, EPOCH TIME: 1745570720.202712
[04/25 14:15:20     20s] After signature check, allow fast init is false, keep pre-filter is false.
[04/25 14:15:20     20s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/25 14:15:20     20s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1764.7M, EPOCH TIME: 1745570720.202870
[04/25 14:15:20     20s] Use non-trimmed site array because memory saving is not enough.
[04/25 14:15:20     20s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 14:15:20     20s] SiteArray: use 311,296 bytes
[04/25 14:15:20     20s] SiteArray: current memory after site array memory allocation 1765.0M
[04/25 14:15:20     20s] SiteArray: FP blocked sites are writable
[04/25 14:15:20     20s] Estimated cell power/ground rail width = 0.160 um
[04/25 14:15:20     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:15:20     20s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1765.0M, EPOCH TIME: 1745570720.203507
[04/25 14:15:20     20s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1765.0M, EPOCH TIME: 1745570720.203593
[04/25 14:15:20     20s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 14:15:20     20s] Atter site array init, number of instance map data is 0.
[04/25 14:15:20     20s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.011, REAL:0.011, MEM:1765.0M, EPOCH TIME: 1745570720.204381
[04/25 14:15:20     20s] 
[04/25 14:15:20     20s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:20     20s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1765.0M, EPOCH TIME: 1745570720.204608
[04/25 14:15:20     20s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1765.0M, EPOCH TIME: 1745570720.204620
[04/25 14:15:20     20s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1765.0M, EPOCH TIME: 1745570720.204631
[04/25 14:15:20     20s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1765.0MB).
[04/25 14:15:20     20s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.052, REAL:0.052, MEM:1765.0M, EPOCH TIME: 1745570720.204720
[04/25 14:15:20     20s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.052, REAL:0.053, MEM:1765.0M, EPOCH TIME: 1745570720.204729
[04/25 14:15:20     20s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1765.0M, EPOCH TIME: 1745570720.204813
[04/25 14:15:20     20s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1765.0M, EPOCH TIME: 1745570720.204894
[04/25 14:15:20     20s] Minimum row-size in sites for endcap insertion = 17.
[04/25 14:15:20     20s] Minimum number of sites for row blockage       = 1.
[04/25 14:15:20     20s] Inserted 81 pre-endcap <FILL8> cells (prefix ENDCAP).
[04/25 14:15:20     20s] Inserted 81 post-endcap <FILL8> cells (prefix ENDCAP).
[04/25 14:15:20     20s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1765.0M, EPOCH TIME: 1745570720.205840
[04/25 14:15:20     20s] For 162 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1765.0M, EPOCH TIME: 1745570720.205900
[04/25 14:15:20     20s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1765.0M, EPOCH TIME: 1745570720.205911
[04/25 14:15:20     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:15:20     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:20     20s] All LLGs are deleted
[04/25 14:15:20     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:20     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:20     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1765.0M, EPOCH TIME: 1745570720.206583
[04/25 14:15:20     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1764.7M, EPOCH TIME: 1745570720.206710
[04/25 14:15:20     20s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1757.7M, EPOCH TIME: 1745570720.207738
[04/25 14:15:30     21s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[04/25 14:15:30     21s] <CMD> setEndCapMode -reset
[04/25 14:15:30     21s] <CMD> setEndCapMode -boundary_tap false
[04/25 14:15:30     21s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[04/25 14:15:30     21s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VLMDefaultSetup
[04/25 14:15:30     21s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[04/25 14:15:30     21s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[04/25 14:15:30     21s] <CMD> setPlaceMode -reset
[04/25 14:15:30     21s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[04/25 14:15:31     21s] <CMD> setPlaceMode -fp false
[04/25 14:15:31     21s] <CMD> place_design
[04/25 14:15:31     21s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:21.3/0:04:27.7 (0.1), mem = 1764.5M
[04/25 14:15:31     21s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 34, percentage of missing scan cell = 0.00% (0 / 34)
[04/25 14:15:31     21s] #Start colorize_geometry on Fri Apr 25 14:15:31 2025
[04/25 14:15:31     21s] #
[04/25 14:15:31     21s] ### Time Record (colorize_geometry) is installed.
[04/25 14:15:31     21s] ### Time Record (Pre Callback) is installed.
[04/25 14:15:31     21s] ### Time Record (Pre Callback) is uninstalled.
[04/25 14:15:31     21s] ### Time Record (DB Import) is installed.
[04/25 14:15:31     21s] ### info: trigger incremental cell import ( 487 new cells ).
[04/25 14:15:31     21s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[04/25 14:15:31     21s] #No via in the lib
[04/25 14:15:32     21s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1601228680 placement=861088797 pin_access=1 inst_pattern=1
[04/25 14:15:32     21s] ### Time Record (DB Import) is uninstalled.
[04/25 14:15:32     21s] ### Time Record (DB Export) is installed.
[04/25 14:15:32     21s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1601228680 placement=861088797 pin_access=1 inst_pattern=1
[04/25 14:15:32     21s] ### Time Record (DB Export) is uninstalled.
[04/25 14:15:32     21s] ### Time Record (Post Callback) is installed.
[04/25 14:15:32     21s] ### Time Record (Post Callback) is uninstalled.
[04/25 14:15:32     21s] #
[04/25 14:15:32     21s] #colorize_geometry statistics:
[04/25 14:15:32     21s] #Cpu time = 00:00:00
[04/25 14:15:32     21s] #Elapsed time = 00:00:00
[04/25 14:15:32     21s] #Increased memory = 18.63 (MB)
[04/25 14:15:32     21s] #Total memory = 1630.30 (MB)
[04/25 14:15:32     21s] #Peak memory = 1631.05 (MB)
[04/25 14:15:32     21s] #Number of warnings = 0
[04/25 14:15:32     21s] #Total number of warnings = 0
[04/25 14:15:32     21s] #Number of fails = 0
[04/25 14:15:32     21s] #Total number of fails = 0
[04/25 14:15:32     21s] #Complete colorize_geometry on Fri Apr 25 14:15:32 2025
[04/25 14:15:32     21s] #
[04/25 14:15:32     21s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[04/25 14:15:32     21s] ### Time Record (colorize_geometry) is uninstalled.
[04/25 14:15:32     21s] ### 
[04/25 14:15:32     21s] ###   Scalability Statistics
[04/25 14:15:32     21s] ### 
[04/25 14:15:32     21s] ### ------------------------+----------------+----------------+----------------+
[04/25 14:15:32     21s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/25 14:15:32     21s] ### ------------------------+----------------+----------------+----------------+
[04/25 14:15:32     21s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/25 14:15:32     21s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/25 14:15:32     21s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/25 14:15:32     21s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/25 14:15:32     21s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[04/25 14:15:32     21s] ### ------------------------+----------------+----------------+----------------+
[04/25 14:15:32     21s] ### 
[04/25 14:15:32     21s] *** Starting placeDesign default flow ***
[04/25 14:15:32     21s] ### Creating LA Mngr. totSessionCpu=0:00:21.5 mem=1790.5M
[04/25 14:15:32     21s] ### Creating LA Mngr, finished. totSessionCpu=0:00:21.5 mem=1790.5M
[04/25 14:15:32     21s] *** Start deleteBufferTree ***
[04/25 14:15:32     21s] Info: Detect buffers to remove automatically.
[04/25 14:15:32     21s] Analyzing netlist ...
[04/25 14:15:32     21s] Updating netlist
[04/25 14:15:32     21s] 
[04/25 14:15:32     21s] *summary: 110 instances (buffers/inverters) removed
[04/25 14:15:32     21s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/25 14:15:32     21s] **INFO: Enable pre-place timing setting for timing analysis
[04/25 14:15:32     21s] Set Using Default Delay Limit as 101.
[04/25 14:15:32     21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/25 14:15:32     21s] Set Default Net Delay as 0 ps.
[04/25 14:15:32     21s] Set Default Net Load as 0 pF. 
[04/25 14:15:32     21s] Set Default Input Pin Transition as 1 ps.
[04/25 14:15:32     21s] **INFO: Analyzing IO path groups for slack adjustment
[04/25 14:15:32     21s] Effort level <high> specified for reg2reg_tmp.45015 path_group
[04/25 14:15:32     21s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:15:32     22s] AAE DB initialization (MEM=1882.99 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/25 14:15:32     22s] #################################################################################
[04/25 14:15:32     22s] # Design Stage: PreRoute
[04/25 14:15:32     22s] # Design Name: calculator_fsm
[04/25 14:15:32     22s] # Design Mode: 90nm
[04/25 14:15:32     22s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:15:32     22s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:15:32     22s] # Signoff Settings: SI Off 
[04/25 14:15:32     22s] #################################################################################
[04/25 14:15:32     22s] Calculate delays in BcWc mode...
[04/25 14:15:32     22s] Topological Sorting (REAL = 0:00:00.0, MEM = 1897.5M, InitMEM = 1896.5M)
[04/25 14:15:32     22s] Start delay calculation (fullDC) (1 T). (MEM=1897.52)
[04/25 14:15:32     22s] Start AAE Lib Loading. (MEM=1897.52)
[04/25 14:15:32     22s] End AAE Lib Loading. (MEM=1935.67 CPU=0:00:00.0 Real=0:00:00.0)
[04/25 14:15:32     22s] End AAE Lib Interpolated Model. (MEM=1935.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:15:32     22s] Total number of fetched objects 2426
[04/25 14:15:32     22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:15:32     22s] End delay calculation. (MEM=2042.61 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:15:32     22s] End delay calculation (fullDC). (MEM=2042.61 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:15:32     22s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2042.6M) ***
[04/25 14:15:32     22s] **INFO: Disable pre-place timing setting for timing analysis
[04/25 14:15:32     22s] Set Using Default Delay Limit as 1000.
[04/25 14:15:32     22s] Set Default Net Delay as 1000 ps.
[04/25 14:15:32     22s] Set Default Input Pin Transition as 0.1 ps.
[04/25 14:15:32     22s] Set Default Net Load as 0.5 pF. 
[04/25 14:15:32     22s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/25 14:15:32     22s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2025.1M, EPOCH TIME: 1745570732.798854
[04/25 14:15:32     22s] Deleted 0 physical inst  (cell - / prefix -).
[04/25 14:15:32     22s] Did not delete 162 physical insts as they were marked preplaced.
[04/25 14:15:32     22s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2025.1M, EPOCH TIME: 1745570732.798967
[04/25 14:15:32     22s] INFO: #ExclusiveGroups=0
[04/25 14:15:32     22s] INFO: There are no Exclusive Groups.
[04/25 14:15:32     22s] *** Starting "NanoPlace(TM) placement v#6 (mem=2025.1M)" ...
[04/25 14:15:32     22s] Wait...
[04/25 14:15:33     22s] *** Build Buffered Sizing Timing Model
[04/25 14:15:33     22s] (cpu=0:00:00.5 mem=2033.1M) ***
[04/25 14:15:33     22s] *** Build Virtual Sizing Timing Model
[04/25 14:15:33     22s] (cpu=0:00:00.6 mem=2033.1M) ***
[04/25 14:15:33     22s] No user-set net weight.
[04/25 14:15:33     22s] Net fanout histogram:
[04/25 14:15:33     22s] 2		: 1271 (52.4%) nets
[04/25 14:15:33     22s] 3		: 660 (27.2%) nets
[04/25 14:15:33     22s] 4     -	14	: 432 (17.8%) nets
[04/25 14:15:33     22s] 15    -	39	: 55 (2.3%) nets
[04/25 14:15:33     22s] 40    -	79	: 7 (0.3%) nets
[04/25 14:15:33     22s] 80    -	159	: 0 (0.0%) nets
[04/25 14:15:33     22s] 160   -	319	: 0 (0.0%) nets
[04/25 14:15:33     22s] 320   -	639	: 0 (0.0%) nets
[04/25 14:15:33     22s] 640   -	1279	: 0 (0.0%) nets
[04/25 14:15:33     22s] 1280  -	2559	: 0 (0.0%) nets
[04/25 14:15:33     22s] 2560  -	5119	: 0 (0.0%) nets
[04/25 14:15:33     22s] 5120+		: 0 (0.0%) nets
[04/25 14:15:33     22s] no activity file in design. spp won't run.
[04/25 14:15:33     22s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/25 14:15:33     22s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[04/25 14:15:33     22s] Define the scan chains before using this option.
[04/25 14:15:33     22s] Type 'man IMPSP-9042' for more detail.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[31]56 is connected to ground net result[31].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[30]55 is connected to ground net result[30].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[29]54 is connected to ground net result[29].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[28]53 is connected to ground net result[28].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[27]52 is connected to ground net result[27].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[26]51 is connected to ground net result[26].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[25]50 is connected to ground net result[25].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[24]49 is connected to ground net result[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[23]48 is connected to ground net result[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[22]47 is connected to ground net result[22].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[21]46 is connected to ground net result[21].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[20]45 is connected to ground net result[20].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[19]44 is connected to ground net result[19].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[18]43 is connected to ground net result[18].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[17]42 is connected to ground net result[17].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[16]41 is connected to ground net result[16].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[15]40 is connected to ground net result[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[14]39 is connected to ground net result[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[13]38 is connected to ground net result[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[12]37 is connected to ground net result[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:33     22s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[04/25 14:15:33     22s] To increase the message display limit, refer to the product command reference manual.
[04/25 14:15:33     22s] Processing tracks to init pin-track alignment.
[04/25 14:15:33     22s] z: 2, totalTracks: 1
[04/25 14:15:33     22s] z: 4, totalTracks: 1
[04/25 14:15:33     22s] z: 6, totalTracks: 1
[04/25 14:15:33     22s] z: 8, totalTracks: 1
[04/25 14:15:33     22s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:15:33     22s] All LLGs are deleted
[04/25 14:15:33     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:33     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:33     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2033.1M, EPOCH TIME: 1745570733.357447
[04/25 14:15:33     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2033.1M, EPOCH TIME: 1745570733.357592
[04/25 14:15:33     22s] # Building calculator_fsm llgBox search-tree.
[04/25 14:15:33     22s] #std cell=2455 (162 fixed + 2293 movable) #buf cell=0 #inv cell=565 #block=0 (0 floating + 0 preplaced)
[04/25 14:15:33     22s] #ioInst=0 #net=2425 #term=8627 #term/net=3.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=39
[04/25 14:15:33     22s] stdCell: 2455 single + 0 double + 0 multi
[04/25 14:15:33     22s] Total standard cell length = 6.9187 (mm), area = 0.0118 (mm^2)
[04/25 14:15:33     22s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2033.1M, EPOCH TIME: 1745570733.358058
[04/25 14:15:33     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:33     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:33     22s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2033.1M, EPOCH TIME: 1745570733.358675
[04/25 14:15:33     22s] Max number of tech site patterns supported in site array is 256.
[04/25 14:15:33     22s] Core basic site is CoreSite
[04/25 14:15:33     22s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:15:33     22s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2033.1M, EPOCH TIME: 1745570733.367439
[04/25 14:15:33     22s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:15:33     22s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/25 14:15:33     22s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2033.1M, EPOCH TIME: 1745570733.367606
[04/25 14:15:33     22s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 14:15:33     22s] SiteArray: use 311,296 bytes
[04/25 14:15:33     22s] SiteArray: current memory after site array memory allocation 2033.4M
[04/25 14:15:33     22s] SiteArray: FP blocked sites are writable
[04/25 14:15:33     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:15:33     22s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2033.4M, EPOCH TIME: 1745570733.368082
[04/25 14:15:33     22s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1745570733.368155
[04/25 14:15:33     22s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 14:15:33     22s] Atter site array init, number of instance map data is 0.
[04/25 14:15:33     22s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2033.4M, EPOCH TIME: 1745570733.368864
[04/25 14:15:33     22s] 
[04/25 14:15:33     22s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:33     22s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2033.4M, EPOCH TIME: 1745570733.369173
[04/25 14:15:33     22s] 
[04/25 14:15:33     22s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:33     22s] Average module density = 0.597.
[04/25 14:15:33     22s] Density for the design = 0.597.
[04/25 14:15:33     22s]        = stdcell_area 33297 sites (11388 um^2) / alloc_area 55809 sites (19087 um^2).
[04/25 14:15:33     22s] Pin Density = 0.1511.
[04/25 14:15:33     22s]             = total # of pins 8627 / total area 57105.
[04/25 14:15:33     22s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2033.4M, EPOCH TIME: 1745570733.369635
[04/25 14:15:33     22s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1745570733.369866
[04/25 14:15:33     22s] OPERPROF: Starting pre-place ADS at level 1, MEM:2033.4M, EPOCH TIME: 1745570733.369923
[04/25 14:15:33     22s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2033.4M, EPOCH TIME: 1745570733.370449
[04/25 14:15:33     22s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2033.4M, EPOCH TIME: 1745570733.370458
[04/25 14:15:33     22s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1745570733.370473
[04/25 14:15:33     22s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2033.4M, EPOCH TIME: 1745570733.370483
[04/25 14:15:33     22s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2033.4M, EPOCH TIME: 1745570733.370495
[04/25 14:15:33     22s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1745570733.370574
[04/25 14:15:33     22s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2033.4M, EPOCH TIME: 1745570733.370583
[04/25 14:15:33     22s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1745570733.370628
[04/25 14:15:33     22s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1745570733.370636
[04/25 14:15:33     22s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2033.4M, EPOCH TIME: 1745570733.370655
[04/25 14:15:33     22s] ADSU 0.597 -> 0.661. site 55809.000 -> 50373.000. GS 13.680
[04/25 14:15:33     22s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.002, REAL:0.002, MEM:2033.4M, EPOCH TIME: 1745570733.371454
[04/25 14:15:33     22s] OPERPROF: Starting spMPad at level 1, MEM:2006.4M, EPOCH TIME: 1745570733.371633
[04/25 14:15:33     22s] OPERPROF:   Starting spContextMPad at level 2, MEM:2006.4M, EPOCH TIME: 1745570733.371700
[04/25 14:15:33     22s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1745570733.371714
[04/25 14:15:33     22s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1745570733.371722
[04/25 14:15:33     22s] Initial padding reaches pin density 0.428 for top
[04/25 14:15:33     22s] InitPadU 0.661 -> 0.691 for top
[04/25 14:15:33     22s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2006.4M, EPOCH TIME: 1745570733.373517
[04/25 14:15:33     22s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2006.4M, EPOCH TIME: 1745570733.373718
[04/25 14:15:33     22s] === lastAutoLevel = 8 
[04/25 14:15:33     22s] OPERPROF: Starting spInitNetWt at level 1, MEM:2006.4M, EPOCH TIME: 1745570733.374030
[04/25 14:15:33     22s] no activity file in design. spp won't run.
[04/25 14:15:33     22s] [spp] 0
[04/25 14:15:33     22s] [adp] 0:1:1:3
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[31]56 /Q is connected to power/ground net result[31]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[30]55 /Q is connected to power/ground net result[30]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[29]54 /Q is connected to power/ground net result[29]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[28]53 /Q is connected to power/ground net result[28]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[27]52 /Q is connected to power/ground net result[27]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[26]51 /Q is connected to power/ground net result[26]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[25]50 /Q is connected to power/ground net result[25]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[24]49 /Q is connected to power/ground net result[24]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[23]48 /Q is connected to power/ground net result[23]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[22]47 /Q is connected to power/ground net result[22]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[21]46 /Q is connected to power/ground net result[21]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[20]45 /Q is connected to power/ground net result[20]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[19]44 /Q is connected to power/ground net result[19]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[18]43 /Q is connected to power/ground net result[18]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[17]42 /Q is connected to power/ground net result[17]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[16]41 /Q is connected to power/ground net result[16]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[15]40 /Q is connected to power/ground net result[15]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[14]39 /Q is connected to power/ground net result[14]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[13]38 /Q is connected to power/ground net result[13]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (IMPDC-348):	The output pin \result_reg[12]37 /Q is connected to power/ground net result[12]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:33     22s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[04/25 14:15:33     22s] To increase the message display limit, refer to the product command reference manual.
[04/25 14:15:33     23s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.194, REAL:0.195, MEM:2037.7M, EPOCH TIME: 1745570733.568609
[04/25 14:15:33     23s] Clock gating cells determined by native netlist tracing.
[04/25 14:15:33     23s] no activity file in design. spp won't run.
[04/25 14:15:33     23s] no activity file in design. spp won't run.
[04/25 14:15:33     23s] Effort level <high> specified for reg2reg path_group
[04/25 14:15:33     23s] OPERPROF: Starting npMain at level 1, MEM:2040.7M, EPOCH TIME: 1745570733.637804
[04/25 14:15:34     23s] OPERPROF:   Starting npPlace at level 2, MEM:2048.7M, EPOCH TIME: 1745570734.640891
[04/25 14:15:34     23s] Iteration  1: Total net bbox = 1.066e-10 (3.31e-11 7.35e-11)
[04/25 14:15:34     23s]               Est.  stn bbox = 1.151e-10 (3.65e-11 7.86e-11)
[04/25 14:15:34     23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2052.7M
[04/25 14:15:34     23s] Iteration  2: Total net bbox = 1.066e-10 (3.31e-11 7.35e-11)
[04/25 14:15:34     23s]               Est.  stn bbox = 1.151e-10 (3.65e-11 7.86e-11)
[04/25 14:15:34     23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2052.7M
[04/25 14:15:34     23s] exp_mt_sequential is set from setPlaceMode option to 1
[04/25 14:15:34     23s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/25 14:15:34     23s] place_exp_mt_interval set to default 32
[04/25 14:15:34     23s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/25 14:15:34     23s] Iteration  3: Total net bbox = 4.310e+01 (2.11e+01 2.20e+01)
[04/25 14:15:34     23s]               Est.  stn bbox = 5.226e+01 (2.57e+01 2.66e+01)
[04/25 14:15:34     23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2058.5M
[04/25 14:15:34     23s] Total number of setup views is 1.
[04/25 14:15:34     23s] Total number of active setup views is 1.
[04/25 14:15:34     23s] Active setup views:
[04/25 14:15:34     23s]     WORST
[04/25 14:15:34     23s] Iteration  4: Total net bbox = 2.567e+04 (1.09e+04 1.47e+04)
[04/25 14:15:34     23s]               Est.  stn bbox = 3.374e+04 (1.47e+04 1.90e+04)
[04/25 14:15:34     23s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2058.5M
[04/25 14:15:35     23s] Iteration  5: Total net bbox = 3.112e+04 (1.36e+04 1.75e+04)
[04/25 14:15:35     23s]               Est.  stn bbox = 4.090e+04 (1.82e+04 2.27e+04)
[04/25 14:15:35     23s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2058.5M
[04/25 14:15:35     23s] OPERPROF:   Finished npPlace at level 2, CPU:0.499, REAL:0.496, MEM:2058.5M, EPOCH TIME: 1745570735.137116
[04/25 14:15:35     23s] OPERPROF: Finished npMain at level 1, CPU:0.513, REAL:1.500, MEM:2058.5M, EPOCH TIME: 1745570735.138241
[04/25 14:15:35     23s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2058.5M, EPOCH TIME: 1745570735.138842
[04/25 14:15:35     23s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 14:15:35     23s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2058.5M, EPOCH TIME: 1745570735.139006
[04/25 14:15:35     23s] OPERPROF: Starting npMain at level 1, MEM:2058.5M, EPOCH TIME: 1745570735.139090
[04/25 14:15:35     23s] OPERPROF:   Starting npPlace at level 2, MEM:2058.5M, EPOCH TIME: 1745570735.142767
[04/25 14:15:35     23s] Iteration  6: Total net bbox = 3.444e+04 (1.57e+04 1.87e+04)
[04/25 14:15:35     23s]               Est.  stn bbox = 4.445e+04 (2.05e+04 2.40e+04)
[04/25 14:15:35     23s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2058.5M
[04/25 14:15:35     23s] OPERPROF:   Finished npPlace at level 2, CPU:0.365, REAL:0.364, MEM:2058.5M, EPOCH TIME: 1745570735.506305
[04/25 14:15:35     23s] OPERPROF: Finished npMain at level 1, CPU:0.373, REAL:0.372, MEM:2058.5M, EPOCH TIME: 1745570735.510904
[04/25 14:15:35     23s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2058.5M, EPOCH TIME: 1745570735.511047
[04/25 14:15:35     23s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 14:15:35     23s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2058.5M, EPOCH TIME: 1745570735.511133
[04/25 14:15:35     23s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2058.5M, EPOCH TIME: 1745570735.511156
[04/25 14:15:35     23s] Starting Early Global Route rough congestion estimation: mem = 2058.5M
[04/25 14:15:35     23s] (I)      ==================== Layers =====================
[04/25 14:15:35     23s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:35     23s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 14:15:35     23s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:35     23s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 14:15:35     23s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 14:15:35     23s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:35     23s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 14:15:35     23s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 14:15:35     23s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 14:15:35     23s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 14:15:35     23s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 14:15:35     23s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 14:15:35     23s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 14:15:35     23s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 14:15:35     23s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 14:15:35     23s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 14:15:35     23s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 14:15:35     23s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:35     23s] (I)      Started Import and model ( Curr Mem: 2058.52 MB )
[04/25 14:15:35     23s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:35     23s] (I)      == Non-default Options ==
[04/25 14:15:35     23s] (I)      Print mode                                         : 2
[04/25 14:15:35     23s] (I)      Stop if highly congested                           : false
[04/25 14:15:35     23s] (I)      Maximum routing layer                              : 11
[04/25 14:15:35     23s] (I)      Assign partition pins                              : false
[04/25 14:15:35     23s] (I)      Support large GCell                                : true
[04/25 14:15:35     23s] (I)      Number of threads                                  : 1
[04/25 14:15:35     23s] (I)      Number of rows per GCell                           : 6
[04/25 14:15:35     23s] (I)      Max num rows per GCell                             : 32
[04/25 14:15:35     23s] (I)      Method to set GCell size                           : row
[04/25 14:15:35     23s] (I)      Counted 1882 PG shapes. We will not process PG shapes layer by layer.
[04/25 14:15:35     23s] (I)      Use row-based GCell size
[04/25 14:15:35     23s] (I)      Use row-based GCell align
[04/25 14:15:35     23s] (I)      layer 0 area = 80000
[04/25 14:15:35     23s] (I)      layer 1 area = 80000
[04/25 14:15:35     23s] (I)      layer 2 area = 80000
[04/25 14:15:35     23s] (I)      layer 3 area = 80000
[04/25 14:15:35     23s] (I)      layer 4 area = 80000
[04/25 14:15:35     23s] (I)      layer 5 area = 80000
[04/25 14:15:35     23s] (I)      layer 6 area = 80000
[04/25 14:15:35     23s] (I)      layer 7 area = 80000
[04/25 14:15:35     23s] (I)      layer 8 area = 80000
[04/25 14:15:35     23s] (I)      layer 9 area = 400000
[04/25 14:15:35     23s] (I)      layer 10 area = 400000
[04/25 14:15:35     23s] (I)      GCell unit size   : 3420
[04/25 14:15:35     23s] (I)      GCell multiplier  : 6
[04/25 14:15:35     23s] (I)      GCell row height  : 3420
[04/25 14:15:35     23s] (I)      Actual row height : 3420
[04/25 14:15:35     23s] (I)      GCell align ref   : 12000 12160
[04/25 14:15:35     23s] [NR-eGR] Track table information for default rule: 
[04/25 14:15:35     23s] [NR-eGR] M1 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] M2 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] M3 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] M4 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] M5 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] M6 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] M7 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] M8 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] M9 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] M10 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] M11 has single uniform track structure
[04/25 14:15:35     23s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:35     23s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:35     23s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:35     23s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:35     23s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:35     23s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:35     23s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:35     23s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:35     23s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:35     23s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:35     23s] [NR-eGR] No double-cut via on layer 1
[04/25 14:15:35     23s] [NR-eGR] No double-cut via on layer 2
[04/25 14:15:35     23s] [NR-eGR] No double-cut via on layer 3
[04/25 14:15:35     23s] [NR-eGR] No double-cut via on layer 4
[04/25 14:15:35     23s] [NR-eGR] No double-cut via on layer 5
[04/25 14:15:35     23s] [NR-eGR] No double-cut via on layer 6
[04/25 14:15:35     23s] [NR-eGR] No double-cut via on layer 7
[04/25 14:15:35     23s] [NR-eGR] No double-cut via on layer 8
[04/25 14:15:35     23s] [NR-eGR] No double-cut via on layer 9
[04/25 14:15:35     23s] [NR-eGR] No double-cut via on layer 10
[04/25 14:15:35     23s] (I)      =============== Default via ===============
[04/25 14:15:35     23s] (I)      +----+------------------+-----------------+
[04/25 14:15:35     23s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 14:15:35     23s] (I)      +----+------------------+-----------------+
[04/25 14:15:35     23s] (I)      |  1 |                  |                 |
[04/25 14:15:35     23s] (I)      |  2 |                  |                 |
[04/25 14:15:35     23s] (I)      |  3 |                  |                 |
[04/25 14:15:35     23s] (I)      |  4 |                  |                 |
[04/25 14:15:35     23s] (I)      |  5 |                  |                 |
[04/25 14:15:35     23s] (I)      |  6 |                  |                 |
[04/25 14:15:35     23s] (I)      |  7 |                  |                 |
[04/25 14:15:35     23s] (I)      |  8 |                  |                 |
[04/25 14:15:35     23s] (I)      |  9 |                  |                 |
[04/25 14:15:35     23s] (I)      | 10 |                  |                 |
[04/25 14:15:35     23s] (I)      +----+------------------+-----------------+
[04/25 14:15:35     23s] [NR-eGR] Read 3076 PG shapes
[04/25 14:15:35     23s] [NR-eGR] Read 0 clock shapes
[04/25 14:15:35     23s] [NR-eGR] Read 0 other shapes
[04/25 14:15:35     23s] [NR-eGR] #Routing Blockages  : 0
[04/25 14:15:35     23s] [NR-eGR] #Instance Blockages : 0
[04/25 14:15:35     23s] [NR-eGR] #PG Blockages       : 3076
[04/25 14:15:35     23s] [NR-eGR] #Halo Blockages     : 0
[04/25 14:15:35     23s] [NR-eGR] #Boundary Blockages : 0
[04/25 14:15:35     23s] [NR-eGR] #Clock Blockages    : 0
[04/25 14:15:35     23s] [NR-eGR] #Other Blockages    : 0
[04/25 14:15:35     23s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 14:15:35     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 14:15:35     23s] [NR-eGR] Read 2423 nets ( ignored 0 )
[04/25 14:15:35     23s] (I)      early_global_route_priority property id does not exist.
[04/25 14:15:35     23s] (I)      Read Num Blocks=3076  Num Prerouted Wires=0  Num CS=0
[04/25 14:15:35     23s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:35     23s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:35     23s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:35     23s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:35     23s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:35     23s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:35     23s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:35     23s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:35     23s] (I)      Layer 9 (V) : #blockages 308 : #preroutes 0
[04/25 14:15:35     23s] (I)      Layer 10 (H) : #blockages 144 : #preroutes 0
[04/25 14:15:35     23s] (I)      Number of ignored nets                =      0
[04/25 14:15:35     23s] (I)      Number of connected nets              =      0
[04/25 14:15:35     23s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 14:15:35     23s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 14:15:35     23s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 14:15:35     23s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 14:15:35     23s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 14:15:35     23s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 14:15:35     23s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 14:15:35     23s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 14:15:35     23s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 14:15:35     23s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 14:15:35     23s] (I)      Ndr track 0 does not exist
[04/25 14:15:35     23s] (I)      ---------------------Grid Graph Info--------------------
[04/25 14:15:35     23s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 14:15:35     23s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 14:15:35     23s] (I)      Site width          :   400  (dbu)
[04/25 14:15:35     23s] (I)      Row height          :  3420  (dbu)
[04/25 14:15:35     23s] (I)      GCell row height    :  3420  (dbu)
[04/25 14:15:35     23s] (I)      GCell width         : 20520  (dbu)
[04/25 14:15:35     23s] (I)      GCell height        : 20520  (dbu)
[04/25 14:15:35     23s] (I)      Grid                :    15    15    11
[04/25 14:15:35     23s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 14:15:35     23s] (I)      Vertical capacity   :     0 20520     0 20520     0 20520     0 20520     0 20520     0
[04/25 14:15:35     23s] (I)      Horizontal capacity :     0     0 20520     0 20520     0 20520     0 20520     0 20520
[04/25 14:15:35     23s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 14:15:35     23s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 14:15:35     23s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 14:15:35     23s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 14:15:35     23s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 14:15:35     23s] (I)      Num tracks per GCell: 85.50 51.30 51.30 51.30 51.30 51.30 51.30 51.30 25.65 20.52 20.52
[04/25 14:15:35     23s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 14:15:35     23s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 14:15:35     23s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 14:15:35     23s] (I)      --------------------------------------------------------
[04/25 14:15:35     23s] 
[04/25 14:15:35     23s] [NR-eGR] ============ Routing rule table ============
[04/25 14:15:35     23s] [NR-eGR] Rule id: 0  Nets: 2423
[04/25 14:15:35     23s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 14:15:35     23s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[04/25 14:15:35     23s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[04/25 14:15:35     23s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 14:15:35     23s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 14:15:35     23s] [NR-eGR] ========================================
[04/25 14:15:35     23s] [NR-eGR] 
[04/25 14:15:35     23s] (I)      =============== Blocked Tracks ===============
[04/25 14:15:35     23s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:35     23s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 14:15:35     23s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:35     23s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 14:15:35     23s] (I)      |     2 |   11475 |      406 |         3.54% |
[04/25 14:15:35     23s] (I)      |     3 |   11280 |      410 |         3.63% |
[04/25 14:15:35     23s] (I)      |     4 |   11475 |      406 |         3.54% |
[04/25 14:15:35     23s] (I)      |     5 |   11280 |      410 |         3.63% |
[04/25 14:15:35     23s] (I)      |     6 |   11475 |      406 |         3.54% |
[04/25 14:15:35     23s] (I)      |     7 |   11280 |      410 |         3.63% |
[04/25 14:15:35     23s] (I)      |     8 |   11475 |      406 |         3.54% |
[04/25 14:15:35     23s] (I)      |     9 |    5640 |      254 |         4.50% |
[04/25 14:15:35     23s] (I)      |    10 |    4575 |     1035 |        22.62% |
[04/25 14:15:35     23s] (I)      |    11 |    4500 |     1005 |        22.33% |
[04/25 14:15:35     23s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:35     23s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2058.52 MB )
[04/25 14:15:35     23s] (I)      Reset routing kernel
[04/25 14:15:35     23s] (I)      numLocalWires=6444  numGlobalNetBranches=1811  numLocalNetBranches=1421
[04/25 14:15:35     23s] (I)      totalPins=8586  totalGlobalPin=4308 (50.17%)
[04/25 14:15:35     23s] (I)      total 2D Cap : 91857 = (42635 H, 49222 V)
[04/25 14:15:35     23s] (I)      
[04/25 14:15:35     23s] (I)      ============  Phase 1a Route ============
[04/25 14:15:35     23s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/25 14:15:35     23s] (I)      Usage: 4190 = (1982 H, 2208 V) = (4.65% H, 4.49% V) = (2.034e+04um H, 2.265e+04um V)
[04/25 14:15:35     23s] (I)      
[04/25 14:15:35     23s] (I)      ============  Phase 1b Route ============
[04/25 14:15:35     23s] (I)      Usage: 4190 = (1982 H, 2208 V) = (4.65% H, 4.49% V) = (2.034e+04um H, 2.265e+04um V)
[04/25 14:15:35     23s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/25 14:15:35     23s] 
[04/25 14:15:35     23s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 14:15:35     23s] Finished Early Global Route rough congestion estimation: mem = 2058.5M
[04/25 14:15:35     23s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:2058.5M, EPOCH TIME: 1745570735.522274
[04/25 14:15:35     23s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/25 14:15:35     23s] OPERPROF: Starting CDPad at level 1, MEM:2058.5M, EPOCH TIME: 1745570735.522318
[04/25 14:15:35     23s] CDPadU 0.691 -> 0.695. R=0.661, N=2293, GS=10.260
[04/25 14:15:35     23s] OPERPROF: Finished CDPad at level 1, CPU:0.003, REAL:0.003, MEM:2058.5M, EPOCH TIME: 1745570735.525636
[04/25 14:15:35     23s] OPERPROF: Starting npMain at level 1, MEM:2058.5M, EPOCH TIME: 1745570735.525754
[04/25 14:15:35     23s] OPERPROF:   Starting npPlace at level 2, MEM:2058.5M, EPOCH TIME: 1745570735.529419
[04/25 14:15:35     23s] OPERPROF:   Finished npPlace at level 2, CPU:0.004, REAL:0.004, MEM:2061.9M, EPOCH TIME: 1745570735.533862
[04/25 14:15:35     23s] OPERPROF: Finished npMain at level 1, CPU:0.013, REAL:0.013, MEM:2061.9M, EPOCH TIME: 1745570735.538311
[04/25 14:15:35     23s] Global placement CDP skipped at cutLevel 7.
[04/25 14:15:35     23s] Iteration  7: Total net bbox = 3.722e+04 (1.79e+04 1.93e+04)
[04/25 14:15:35     23s]               Est.  stn bbox = 4.839e+04 (2.33e+04 2.51e+04)
[04/25 14:15:35     23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2061.9M
[04/25 14:15:35     24s] 
[04/25 14:15:35     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:15:35     24s] TLC MultiMap info (StdDelay):
[04/25 14:15:35     24s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:15:35     24s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:15:35     24s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:15:35     24s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:15:35     24s]  Setting StdDelay to: 22.8ps
[04/25 14:15:35     24s] 
[04/25 14:15:35     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:15:35     24s] nrCritNet: 0.00% ( 0 / 2425 ) cutoffSlk: 214748364.7ps stdDelay: 22.8ps
[04/25 14:15:35     24s] nrCritNet: 0.00% ( 0 / 2425 ) cutoffSlk: 214748364.7ps stdDelay: 22.8ps
[04/25 14:15:35     24s] Iteration  8: Total net bbox = 3.722e+04 (1.79e+04 1.93e+04)
[04/25 14:15:35     24s]               Est.  stn bbox = 4.839e+04 (2.33e+04 2.51e+04)
[04/25 14:15:35     24s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2061.9M
[04/25 14:15:35     24s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2061.9M, EPOCH TIME: 1745570735.951646
[04/25 14:15:35     24s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 14:15:35     24s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2061.9M, EPOCH TIME: 1745570735.951729
[04/25 14:15:35     24s] Legalizing MH Cells... 0 / 0 (level 8)
[04/25 14:15:35     24s] No instances found in the vector
[04/25 14:15:35     24s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2061.9M, DRC: 0)
[04/25 14:15:35     24s] 0 (out of 0) MH cells were successfully legalized.
[04/25 14:15:35     24s] OPERPROF: Starting npMain at level 1, MEM:2061.9M, EPOCH TIME: 1745570735.951826
[04/25 14:15:35     24s] OPERPROF:   Starting npPlace at level 2, MEM:2061.9M, EPOCH TIME: 1745570735.955692
[04/25 14:15:37     25s] Iteration  9: Total net bbox = 3.880e+04 (1.80e+04 2.08e+04)
[04/25 14:15:37     25s]               Est.  stn bbox = 4.977e+04 (2.32e+04 2.65e+04)
[04/25 14:15:37     25s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2057.9M
[04/25 14:15:37     25s] GP RA stats: MHOnly 0 nrInst 2293 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 14:15:37     25s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2058.9M, EPOCH TIME: 1745570737.173704
[04/25 14:15:37     25s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2058.9M, EPOCH TIME: 1745570737.173946
[04/25 14:15:37     25s] Iteration 10: Total net bbox = 3.740e+04 (1.70e+04 2.04e+04)
[04/25 14:15:37     25s]               Est.  stn bbox = 4.825e+04 (2.21e+04 2.62e+04)
[04/25 14:15:37     25s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2058.9M
[04/25 14:15:37     25s] OPERPROF:   Finished npPlace at level 2, CPU:1.220, REAL:1.219, MEM:2058.9M, EPOCH TIME: 1745570737.174233
[04/25 14:15:37     25s] OPERPROF: Finished npMain at level 1, CPU:1.229, REAL:1.227, MEM:2058.9M, EPOCH TIME: 1745570737.179119
[04/25 14:15:37     25s] Iteration 11: Total net bbox = 3.914e+04 (1.86e+04 2.05e+04)
[04/25 14:15:37     25s]               Est.  stn bbox = 5.014e+04 (2.39e+04 2.63e+04)
[04/25 14:15:37     25s]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 2058.9M
[04/25 14:15:37     25s] Iteration 12: Total net bbox = 3.914e+04 (1.86e+04 2.05e+04)
[04/25 14:15:37     25s]               Est.  stn bbox = 5.014e+04 (2.39e+04 2.63e+04)
[04/25 14:15:37     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2058.9M
[04/25 14:15:37     25s] [adp] clock
[04/25 14:15:37     25s] [adp] weight, nr nets, wire length
[04/25 14:15:37     25s] [adp]      0        1  179.120500
[04/25 14:15:37     25s] [adp] data
[04/25 14:15:37     25s] [adp] weight, nr nets, wire length
[04/25 14:15:37     25s] [adp]      0     2424  38968.623000
[04/25 14:15:37     25s] [adp] 0.000000|0.000000|0.000000
[04/25 14:15:37     25s] Iteration 13: Total net bbox = 3.914e+04 (1.86e+04 2.05e+04)
[04/25 14:15:37     25s]               Est.  stn bbox = 5.014e+04 (2.39e+04 2.63e+04)
[04/25 14:15:37     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2058.9M
[04/25 14:15:37     25s] *** cost = 3.914e+04 (1.86e+04 2.05e+04) (cpu for global=0:00:02.6) real=0:00:04.0***
[04/25 14:15:37     25s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[04/25 14:15:37     25s] Saved padding area to DB
[04/25 14:15:37     25s] All LLGs are deleted
[04/25 14:15:37     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:15:37     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2058.9M, EPOCH TIME: 1745570737.199500
[04/25 14:15:37     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2058.9M, EPOCH TIME: 1745570737.199643
[04/25 14:15:37     25s] Solver runtime cpu: 0:00:02.0 real: 0:00:02.0
[04/25 14:15:37     25s] Core Placement runtime cpu: 0:00:02.1 real: 0:00:04.0
[04/25 14:15:37     25s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/25 14:15:37     25s] Type 'man IMPSP-9025' for more detail.
[04/25 14:15:37     25s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2058.9M, EPOCH TIME: 1745570737.200532
[04/25 14:15:37     25s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2058.9M, EPOCH TIME: 1745570737.200563
[04/25 14:15:37     25s] Processing tracks to init pin-track alignment.
[04/25 14:15:37     25s] z: 2, totalTracks: 1
[04/25 14:15:37     25s] z: 4, totalTracks: 1
[04/25 14:15:37     25s] z: 6, totalTracks: 1
[04/25 14:15:37     25s] z: 8, totalTracks: 1
[04/25 14:15:37     25s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:15:37     25s] All LLGs are deleted
[04/25 14:15:37     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2058.9M, EPOCH TIME: 1745570737.202247
[04/25 14:15:37     25s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2058.9M, EPOCH TIME: 1745570737.202361
[04/25 14:15:37     25s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2058.9M, EPOCH TIME: 1745570737.202594
[04/25 14:15:37     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2058.9M, EPOCH TIME: 1745570737.203230
[04/25 14:15:37     25s] Max number of tech site patterns supported in site array is 256.
[04/25 14:15:37     25s] Core basic site is CoreSite
[04/25 14:15:37     25s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:15:37     25s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2058.9M, EPOCH TIME: 1745570737.211951
[04/25 14:15:37     25s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:15:37     25s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:15:37     25s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2058.9M, EPOCH TIME: 1745570737.212149
[04/25 14:15:37     25s] Fast DP-INIT is on for default
[04/25 14:15:37     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:15:37     25s] Atter site array init, number of instance map data is 0.
[04/25 14:15:37     25s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2058.9M, EPOCH TIME: 1745570737.212980
[04/25 14:15:37     25s] 
[04/25 14:15:37     25s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:37     25s] OPERPROF:       Starting CMU at level 4, MEM:2058.9M, EPOCH TIME: 1745570737.213281
[04/25 14:15:37     25s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2058.9M, EPOCH TIME: 1745570737.213575
[04/25 14:15:37     25s] 
[04/25 14:15:37     25s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 14:15:37     25s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2058.9M, EPOCH TIME: 1745570737.213694
[04/25 14:15:37     25s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2058.9M, EPOCH TIME: 1745570737.213709
[04/25 14:15:37     25s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2058.9M, EPOCH TIME: 1745570737.213719
[04/25 14:15:37     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2058.9MB).
[04/25 14:15:37     25s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2058.9M, EPOCH TIME: 1745570737.214117
[04/25 14:15:37     25s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2058.9M, EPOCH TIME: 1745570737.214131
[04/25 14:15:37     25s] TDRefine: refinePlace mode is spiral
[04/25 14:15:37     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45015.1
[04/25 14:15:37     25s] OPERPROF: Starting RefinePlace at level 1, MEM:2058.9M, EPOCH TIME: 1745570737.214151
[04/25 14:15:37     25s] *** Starting refinePlace (0:00:25.7 mem=2058.9M) ***
[04/25 14:15:37     25s] Total net bbox length = 3.915e+04 (1.860e+04 2.055e+04) (ext = 1.142e+03)
[04/25 14:15:37     25s] 
[04/25 14:15:37     25s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:37     25s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:15:37     25s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:37     25s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:37     25s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2058.9M, EPOCH TIME: 1745570737.216282
[04/25 14:15:37     25s] Starting refinePlace ...
[04/25 14:15:37     25s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:37     25s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:37     25s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2058.9M, EPOCH TIME: 1745570737.218962
[04/25 14:15:37     25s] DDP initSite1 nrRow 81 nrJob 81
[04/25 14:15:37     25s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2058.9M, EPOCH TIME: 1745570737.218992
[04/25 14:15:37     25s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2058.9M, EPOCH TIME: 1745570737.219020
[04/25 14:15:37     25s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2058.9M, EPOCH TIME: 1745570737.219029
[04/25 14:15:37     25s] DDP markSite nrRow 81 nrJob 81
[04/25 14:15:37     25s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2058.9M, EPOCH TIME: 1745570737.219091
[04/25 14:15:37     25s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2058.9M, EPOCH TIME: 1745570737.219099
[04/25 14:15:37     25s]   Spread Effort: high, standalone mode, useDDP on.
[04/25 14:15:37     25s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2058.9MB) @(0:00:25.7 - 0:00:25.7).
[04/25 14:15:37     25s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:15:37     25s] wireLenOptFixPriorityInst 0 inst fixed
[04/25 14:15:37     25s] Placement tweakage begins.
[04/25 14:15:37     25s] wire length = 4.911e+04
[04/25 14:15:37     25s] wire length = 4.904e+04
[04/25 14:15:37     25s] Placement tweakage ends.
[04/25 14:15:37     25s] Move report: tweak moves 114 insts, mean move: 4.26 um, max move: 15.84 um 
[04/25 14:15:37     25s] 	Max move on inst (FE_DBTC22_A_6): (50.08, 100.13) --> (57.37, 108.68)
[04/25 14:15:37     25s] 
[04/25 14:15:37     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 14:15:37     25s] Move report: legalization moves 2293 insts, mean move: 1.33 um, max move: 6.33 um spiral
[04/25 14:15:37     25s] 	Max move on inst (g15657__6783): (80.68, 57.38) --> (83.60, 53.96)
[04/25 14:15:37     25s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:15:37     25s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:15:37     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2085.9MB) @(0:00:25.7 - 0:00:25.7).
[04/25 14:15:37     25s] Move report: Detail placement moves 2293 insts, mean move: 1.50 um, max move: 13.96 um 
[04/25 14:15:37     25s] 	Max move on inst (FE_DBTC22_A_6): (50.08, 100.13) --> (57.20, 106.97)
[04/25 14:15:37     25s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2085.9MB
[04/25 14:15:37     25s] Statistics of distance of Instance movement in refine placement:
[04/25 14:15:37     25s]   maximum (X+Y) =        13.96 um
[04/25 14:15:37     25s]   inst (FE_DBTC22_A_6) with max move: (50.077, 100.13) -> (57.2, 106.97)
[04/25 14:15:37     25s]   mean    (X+Y) =         1.50 um
[04/25 14:15:37     25s] Summary Report:
[04/25 14:15:37     25s] Instances move: 2293 (out of 2293 movable)
[04/25 14:15:37     25s] Instances flipped: 0
[04/25 14:15:37     25s] Mean displacement: 1.50 um
[04/25 14:15:37     25s] Max displacement: 13.96 um (Instance: FE_DBTC22_A_6) (50.077, 100.13) -> (57.2, 106.97)
[04/25 14:15:37     25s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX16
[04/25 14:15:37     25s] Total instances moved : 2293
[04/25 14:15:37     25s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.039, REAL:0.039, MEM:2085.9M, EPOCH TIME: 1745570737.255384
[04/25 14:15:37     25s] Total net bbox length = 4.017e+04 (1.875e+04 2.142e+04) (ext = 1.113e+03)
[04/25 14:15:37     25s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2085.9MB
[04/25 14:15:37     25s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2085.9MB) @(0:00:25.7 - 0:00:25.7).
[04/25 14:15:37     25s] *** Finished refinePlace (0:00:25.7 mem=2085.9M) ***
[04/25 14:15:37     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45015.1
[04/25 14:15:37     25s] OPERPROF: Finished RefinePlace at level 1, CPU:0.042, REAL:0.042, MEM:2085.9M, EPOCH TIME: 1745570737.255740
[04/25 14:15:37     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2085.9M, EPOCH TIME: 1745570737.255750
[04/25 14:15:37     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2455).
[04/25 14:15:37     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] All LLGs are deleted
[04/25 14:15:37     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2085.9M, EPOCH TIME: 1745570737.256551
[04/25 14:15:37     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2085.9M, EPOCH TIME: 1745570737.256669
[04/25 14:15:37     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2079.9M, EPOCH TIME: 1745570737.257555
[04/25 14:15:37     25s] *** End of Placement (cpu=0:00:03.5, real=0:00:05.0, mem=2079.9M) ***
[04/25 14:15:37     25s] Processing tracks to init pin-track alignment.
[04/25 14:15:37     25s] z: 2, totalTracks: 1
[04/25 14:15:37     25s] z: 4, totalTracks: 1
[04/25 14:15:37     25s] z: 6, totalTracks: 1
[04/25 14:15:37     25s] z: 8, totalTracks: 1
[04/25 14:15:37     25s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:15:37     25s] All LLGs are deleted
[04/25 14:15:37     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2079.9M, EPOCH TIME: 1745570737.259178
[04/25 14:15:37     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2079.9M, EPOCH TIME: 1745570737.259293
[04/25 14:15:37     25s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2079.9M, EPOCH TIME: 1745570737.259486
[04/25 14:15:37     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2079.9M, EPOCH TIME: 1745570737.260089
[04/25 14:15:37     25s] Max number of tech site patterns supported in site array is 256.
[04/25 14:15:37     25s] Core basic site is CoreSite
[04/25 14:15:37     25s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:15:37     25s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2079.9M, EPOCH TIME: 1745570737.268941
[04/25 14:15:37     25s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:15:37     25s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:15:37     25s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2079.9M, EPOCH TIME: 1745570737.269143
[04/25 14:15:37     25s] Fast DP-INIT is on for default
[04/25 14:15:37     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:15:37     25s] Atter site array init, number of instance map data is 0.
[04/25 14:15:37     25s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2079.9M, EPOCH TIME: 1745570737.269974
[04/25 14:15:37     25s] 
[04/25 14:15:37     25s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:37     25s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2079.9M, EPOCH TIME: 1745570737.270288
[04/25 14:15:37     25s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2079.9M, EPOCH TIME: 1745570737.270527
[04/25 14:15:37     25s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2079.9M, EPOCH TIME: 1745570737.270677
[04/25 14:15:37     25s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:2079.9M, EPOCH TIME: 1745570737.271059
[04/25 14:15:37     25s] default core: bins with density > 0.750 =  9.88 % ( 8 / 81 )
[04/25 14:15:37     25s] Density distribution unevenness ratio = 13.030%
[04/25 14:15:37     25s] Density distribution unevenness ratio (U70) = 3.140%
[04/25 14:15:37     25s] Density distribution unevenness ratio (U80) = 0.058%
[04/25 14:15:37     25s] Density distribution unevenness ratio (U90) = 0.000%
[04/25 14:15:37     25s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:2079.9M, EPOCH TIME: 1745570737.271089
[04/25 14:15:37     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2079.9M, EPOCH TIME: 1745570737.271098
[04/25 14:15:37     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:15:37     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] All LLGs are deleted
[04/25 14:15:37     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:37     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2079.9M, EPOCH TIME: 1745570737.271747
[04/25 14:15:37     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2079.9M, EPOCH TIME: 1745570737.271860
[04/25 14:15:37     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2079.9M, EPOCH TIME: 1745570737.272277
[04/25 14:15:37     25s] *** Free Virtual Timing Model ...(mem=2079.9M)
[04/25 14:15:37     25s] Starting IO pin assignment...
[04/25 14:15:37     25s] The design is not routed. Using placement based method for pin assignment.
[04/25 14:15:37     25s] Completed IO pin assignment.
[04/25 14:15:37     25s] **INFO: Enable pre-place timing setting for timing analysis
[04/25 14:15:37     25s] Set Using Default Delay Limit as 101.
[04/25 14:15:37     25s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/25 14:15:37     25s] Set Default Net Delay as 0 ps.
[04/25 14:15:37     25s] Set Default Net Load as 0 pF. 
[04/25 14:15:37     25s] **INFO: Analyzing IO path groups for slack adjustment
[04/25 14:15:37     25s] Effort level <high> specified for reg2reg_tmp.45015 path_group
[04/25 14:15:37     25s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:15:37     25s] #################################################################################
[04/25 14:15:37     25s] # Design Stage: PreRoute
[04/25 14:15:37     25s] # Design Name: calculator_fsm
[04/25 14:15:37     25s] # Design Mode: 90nm
[04/25 14:15:37     25s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:15:37     25s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:15:37     25s] # Signoff Settings: SI Off 
[04/25 14:15:37     25s] #################################################################################
[04/25 14:15:37     25s] Calculate delays in BcWc mode...
[04/25 14:15:37     25s] Topological Sorting (REAL = 0:00:00.0, MEM = 2081.7M, InitMEM = 2081.7M)
[04/25 14:15:37     25s] Start delay calculation (fullDC) (1 T). (MEM=2081.69)
[04/25 14:15:37     25s] End AAE Lib Interpolated Model. (MEM=2081.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:15:37     25s] Total number of fetched objects 2426
[04/25 14:15:37     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:15:37     25s] End delay calculation. (MEM=2111.38 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:15:37     25s] End delay calculation (fullDC). (MEM=2111.38 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:15:37     25s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2111.4M) ***
[04/25 14:15:37     25s] **INFO: Disable pre-place timing setting for timing analysis
[04/25 14:15:37     26s] Set Using Default Delay Limit as 1000.
[04/25 14:15:37     26s] Set Default Net Delay as 1000 ps.
[04/25 14:15:37     26s] Set Default Net Load as 0.5 pF. 
[04/25 14:15:37     26s] Info: Disable timing driven in postCTS congRepair.
[04/25 14:15:37     26s] 
[04/25 14:15:37     26s] Starting congRepair ...
[04/25 14:15:37     26s] User Input Parameters:
[04/25 14:15:37     26s] - Congestion Driven    : On
[04/25 14:15:37     26s] - Timing Driven        : Off
[04/25 14:15:37     26s] - Area-Violation Based : On
[04/25 14:15:37     26s] - Start Rollback Level : -5
[04/25 14:15:37     26s] - Legalized            : On
[04/25 14:15:37     26s] - Window Based         : Off
[04/25 14:15:37     26s] - eDen incr mode       : Off
[04/25 14:15:37     26s] - Small incr mode      : Off
[04/25 14:15:37     26s] 
[04/25 14:15:37     26s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2101.9M, EPOCH TIME: 1745570737.545486
[04/25 14:15:37     26s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:2101.9M, EPOCH TIME: 1745570737.548299
[04/25 14:15:37     26s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2101.9M, EPOCH TIME: 1745570737.548346
[04/25 14:15:37     26s] Starting Early Global Route congestion estimation: mem = 2101.9M
[04/25 14:15:37     26s] (I)      ==================== Layers =====================
[04/25 14:15:37     26s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:37     26s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 14:15:37     26s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:37     26s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 14:15:37     26s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 14:15:37     26s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:37     26s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 14:15:37     26s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 14:15:37     26s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 14:15:37     26s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 14:15:37     26s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 14:15:37     26s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 14:15:37     26s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 14:15:37     26s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 14:15:37     26s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 14:15:37     26s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 14:15:37     26s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 14:15:37     26s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:37     26s] (I)      Started Import and model ( Curr Mem: 2101.87 MB )
[04/25 14:15:37     26s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:37     26s] (I)      == Non-default Options ==
[04/25 14:15:37     26s] (I)      Maximum routing layer                              : 11
[04/25 14:15:37     26s] (I)      Number of threads                                  : 1
[04/25 14:15:37     26s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 14:15:37     26s] (I)      Method to set GCell size                           : row
[04/25 14:15:37     26s] (I)      Counted 1882 PG shapes. We will not process PG shapes layer by layer.
[04/25 14:15:37     26s] (I)      Use row-based GCell size
[04/25 14:15:37     26s] (I)      Use row-based GCell align
[04/25 14:15:37     26s] (I)      layer 0 area = 80000
[04/25 14:15:37     26s] (I)      layer 1 area = 80000
[04/25 14:15:37     26s] (I)      layer 2 area = 80000
[04/25 14:15:37     26s] (I)      layer 3 area = 80000
[04/25 14:15:37     26s] (I)      layer 4 area = 80000
[04/25 14:15:37     26s] (I)      layer 5 area = 80000
[04/25 14:15:37     26s] (I)      layer 6 area = 80000
[04/25 14:15:37     26s] (I)      layer 7 area = 80000
[04/25 14:15:37     26s] (I)      layer 8 area = 80000
[04/25 14:15:37     26s] (I)      layer 9 area = 400000
[04/25 14:15:37     26s] (I)      layer 10 area = 400000
[04/25 14:15:37     26s] (I)      GCell unit size   : 3420
[04/25 14:15:37     26s] (I)      GCell multiplier  : 1
[04/25 14:15:37     26s] (I)      GCell row height  : 3420
[04/25 14:15:37     26s] (I)      Actual row height : 3420
[04/25 14:15:37     26s] (I)      GCell align ref   : 12000 12160
[04/25 14:15:37     26s] [NR-eGR] Track table information for default rule: 
[04/25 14:15:37     26s] [NR-eGR] M1 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] M2 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] M3 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] M4 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] M5 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] M6 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] M7 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] M8 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] M9 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] M10 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] M11 has single uniform track structure
[04/25 14:15:37     26s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:37     26s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:37     26s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:37     26s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:37     26s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:37     26s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:37     26s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:37     26s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:37     26s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:37     26s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:37     26s] [NR-eGR] No double-cut via on layer 1
[04/25 14:15:37     26s] [NR-eGR] No double-cut via on layer 2
[04/25 14:15:37     26s] [NR-eGR] No double-cut via on layer 3
[04/25 14:15:37     26s] [NR-eGR] No double-cut via on layer 4
[04/25 14:15:37     26s] [NR-eGR] No double-cut via on layer 5
[04/25 14:15:37     26s] [NR-eGR] No double-cut via on layer 6
[04/25 14:15:37     26s] [NR-eGR] No double-cut via on layer 7
[04/25 14:15:37     26s] [NR-eGR] No double-cut via on layer 8
[04/25 14:15:37     26s] [NR-eGR] No double-cut via on layer 9
[04/25 14:15:37     26s] [NR-eGR] No double-cut via on layer 10
[04/25 14:15:37     26s] (I)      =============== Default via ===============
[04/25 14:15:37     26s] (I)      +----+------------------+-----------------+
[04/25 14:15:37     26s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 14:15:37     26s] (I)      +----+------------------+-----------------+
[04/25 14:15:37     26s] (I)      |  1 |                  |                 |
[04/25 14:15:37     26s] (I)      |  2 |                  |                 |
[04/25 14:15:37     26s] (I)      |  3 |                  |                 |
[04/25 14:15:37     26s] (I)      |  4 |                  |                 |
[04/25 14:15:37     26s] (I)      |  5 |                  |                 |
[04/25 14:15:37     26s] (I)      |  6 |                  |                 |
[04/25 14:15:37     26s] (I)      |  7 |                  |                 |
[04/25 14:15:37     26s] (I)      |  8 |                  |                 |
[04/25 14:15:37     26s] (I)      |  9 |                  |                 |
[04/25 14:15:37     26s] (I)      | 10 |                  |                 |
[04/25 14:15:37     26s] (I)      +----+------------------+-----------------+
[04/25 14:15:37     26s] [NR-eGR] Read 3076 PG shapes
[04/25 14:15:37     26s] [NR-eGR] Read 0 clock shapes
[04/25 14:15:37     26s] [NR-eGR] Read 0 other shapes
[04/25 14:15:37     26s] [NR-eGR] #Routing Blockages  : 0
[04/25 14:15:37     26s] [NR-eGR] #Instance Blockages : 0
[04/25 14:15:37     26s] [NR-eGR] #PG Blockages       : 3076
[04/25 14:15:37     26s] [NR-eGR] #Halo Blockages     : 0
[04/25 14:15:37     26s] [NR-eGR] #Boundary Blockages : 0
[04/25 14:15:37     26s] [NR-eGR] #Clock Blockages    : 0
[04/25 14:15:37     26s] [NR-eGR] #Other Blockages    : 0
[04/25 14:15:37     26s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 14:15:37     26s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 14:15:37     26s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 14:15:37     26s] (I)      early_global_route_priority property id does not exist.
[04/25 14:15:37     26s] (I)      Read Num Blocks=3076  Num Prerouted Wires=0  Num CS=0
[04/25 14:15:37     26s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:37     26s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:37     26s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:37     26s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:37     26s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:37     26s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:37     26s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:37     26s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:37     26s] (I)      Layer 9 (V) : #blockages 308 : #preroutes 0
[04/25 14:15:37     26s] (I)      Layer 10 (H) : #blockages 144 : #preroutes 0
[04/25 14:15:37     26s] (I)      Number of ignored nets                =      0
[04/25 14:15:37     26s] (I)      Number of connected nets              =      0
[04/25 14:15:37     26s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 14:15:37     26s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 14:15:37     26s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 14:15:37     26s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 14:15:37     26s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 14:15:37     26s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 14:15:37     26s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 14:15:37     26s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 14:15:37     26s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 14:15:37     26s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 14:15:37     26s] (I)      Ndr track 0 does not exist
[04/25 14:15:37     26s] (I)      ---------------------Grid Graph Info--------------------
[04/25 14:15:37     26s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 14:15:37     26s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 14:15:37     26s] (I)      Site width          :   400  (dbu)
[04/25 14:15:37     26s] (I)      Row height          :  3420  (dbu)
[04/25 14:15:37     26s] (I)      GCell row height    :  3420  (dbu)
[04/25 14:15:37     26s] (I)      GCell width         :  3420  (dbu)
[04/25 14:15:37     26s] (I)      GCell height        :  3420  (dbu)
[04/25 14:15:37     26s] (I)      Grid                :    89    88    11
[04/25 14:15:37     26s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 14:15:37     26s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 14:15:37     26s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 14:15:37     26s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 14:15:37     26s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 14:15:37     26s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 14:15:37     26s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 14:15:37     26s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 14:15:37     26s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 14:15:37     26s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 14:15:37     26s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 14:15:37     26s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 14:15:37     26s] (I)      --------------------------------------------------------
[04/25 14:15:37     26s] 
[04/25 14:15:37     26s] [NR-eGR] ============ Routing rule table ============
[04/25 14:15:37     26s] [NR-eGR] Rule id: 0  Nets: 2425
[04/25 14:15:37     26s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 14:15:37     26s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[04/25 14:15:37     26s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[04/25 14:15:37     26s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 14:15:37     26s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 14:15:37     26s] [NR-eGR] ========================================
[04/25 14:15:37     26s] [NR-eGR] 
[04/25 14:15:37     26s] (I)      =============== Blocked Tracks ===============
[04/25 14:15:37     26s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:37     26s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 14:15:37     26s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:37     26s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 14:15:37     26s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 14:15:37     26s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 14:15:37     26s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 14:15:37     26s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 14:15:37     26s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 14:15:37     26s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 14:15:37     26s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 14:15:37     26s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 14:15:37     26s] (I)      |    10 |   26840 |     5933 |        22.11% |
[04/25 14:15:37     26s] (I)      |    11 |   26700 |     5864 |        21.96% |
[04/25 14:15:37     26s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:37     26s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2101.87 MB )
[04/25 14:15:37     26s] (I)      Reset routing kernel
[04/25 14:15:37     26s] (I)      Started Global Routing ( Curr Mem: 2101.87 MB )
[04/25 14:15:37     26s] (I)      totalPins=8627  totalGlobalPin=8559 (99.21%)
[04/25 14:15:37     26s] (I)      total 2D Cap : 540624 = (253225 H, 287399 V)
[04/25 14:15:37     26s] [NR-eGR] Layer group 1: route 2425 net(s) in layer range [2, 11]
[04/25 14:15:37     26s] (I)      
[04/25 14:15:37     26s] (I)      ============  Phase 1a Route ============
[04/25 14:15:37     26s] (I)      Usage: 28305 = (13376 H, 14929 V) = (5.28% H, 5.19% V) = (2.287e+04um H, 2.553e+04um V)
[04/25 14:15:37     26s] (I)      
[04/25 14:15:37     26s] (I)      ============  Phase 1b Route ============
[04/25 14:15:37     26s] (I)      Usage: 28305 = (13376 H, 14929 V) = (5.28% H, 5.19% V) = (2.287e+04um H, 2.553e+04um V)
[04/25 14:15:37     26s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.840155e+04um
[04/25 14:15:37     26s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 14:15:37     26s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 14:15:37     26s] (I)      
[04/25 14:15:37     26s] (I)      ============  Phase 1c Route ============
[04/25 14:15:37     26s] (I)      Usage: 28305 = (13376 H, 14929 V) = (5.28% H, 5.19% V) = (2.287e+04um H, 2.553e+04um V)
[04/25 14:15:37     26s] (I)      
[04/25 14:15:37     26s] (I)      ============  Phase 1d Route ============
[04/25 14:15:37     26s] (I)      Usage: 28305 = (13376 H, 14929 V) = (5.28% H, 5.19% V) = (2.287e+04um H, 2.553e+04um V)
[04/25 14:15:37     26s] (I)      
[04/25 14:15:37     26s] (I)      ============  Phase 1e Route ============
[04/25 14:15:37     26s] (I)      Usage: 28305 = (13376 H, 14929 V) = (5.28% H, 5.19% V) = (2.287e+04um H, 2.553e+04um V)
[04/25 14:15:37     26s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.840155e+04um
[04/25 14:15:37     26s] (I)      
[04/25 14:15:37     26s] (I)      ============  Phase 1l Route ============
[04/25 14:15:37     26s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 14:15:37     26s] (I)      Layer  2:      65935     15399         0           0       66203    ( 0.00%) 
[04/25 14:15:37     26s] (I)      Layer  3:      65738     12965         0           0       66211    ( 0.00%) 
[04/25 14:15:37     26s] (I)      Layer  4:      65935      2329         0           0       66203    ( 0.00%) 
[04/25 14:15:37     26s] (I)      Layer  5:      65738       529         0           0       66211    ( 0.00%) 
[04/25 14:15:37     26s] (I)      Layer  6:      65935        12         0           0       66203    ( 0.00%) 
[04/25 14:15:37     26s] (I)      Layer  7:      65738         0         0           0       66211    ( 0.00%) 
[04/25 14:15:37     26s] (I)      Layer  8:      65935         0         0           0       66203    ( 0.00%) 
[04/25 14:15:37     26s] (I)      Layer  9:      32839         0         0           0       33106    ( 0.00%) 
[04/25 14:15:37     26s] (I)      Layer 10:      20608         0         0        3482       23000    (13.15%) 
[04/25 14:15:37     26s] (I)      Layer 11:      20572         0         0        3256       23229    (12.29%) 
[04/25 14:15:37     26s] (I)      Total:        534973     31234         0        6736      542773    ( 1.23%) 
[04/25 14:15:37     26s] (I)      
[04/25 14:15:37     26s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 14:15:37     26s] [NR-eGR]                        OverCon            
[04/25 14:15:37     26s] [NR-eGR]                         #Gcell     %Gcell
[04/25 14:15:37     26s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 14:15:37     26s] [NR-eGR] ----------------------------------------------
[04/25 14:15:37     26s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR] ----------------------------------------------
[04/25 14:15:37     26s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 14:15:37     26s] [NR-eGR] 
[04/25 14:15:37     26s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2109.87 MB )
[04/25 14:15:37     26s] (I)      total 2D Cap : 541103 = (253376 H, 287727 V)
[04/25 14:15:37     26s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 14:15:37     26s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2109.9M
[04/25 14:15:37     26s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.027, REAL:0.027, MEM:2109.9M, EPOCH TIME: 1745570737.574918
[04/25 14:15:37     26s] OPERPROF: Starting HotSpotCal at level 1, MEM:2109.9M, EPOCH TIME: 1745570737.574929
[04/25 14:15:37     26s] [hotspot] +------------+---------------+---------------+
[04/25 14:15:37     26s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 14:15:37     26s] [hotspot] +------------+---------------+---------------+
[04/25 14:15:37     26s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 14:15:37     26s] [hotspot] +------------+---------------+---------------+
[04/25 14:15:37     26s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 14:15:37     26s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 14:15:37     26s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2109.9M, EPOCH TIME: 1745570737.575202
[04/25 14:15:37     26s] Skipped repairing congestion.
[04/25 14:15:37     26s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2109.9M, EPOCH TIME: 1745570737.575221
[04/25 14:15:37     26s] Starting Early Global Route wiring: mem = 2109.9M
[04/25 14:15:37     26s] (I)      ============= Track Assignment ============
[04/25 14:15:37     26s] (I)      Started Track Assignment (1T) ( Curr Mem: 2109.87 MB )
[04/25 14:15:37     26s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 14:15:37     26s] (I)      Run Multi-thread track assignment
[04/25 14:15:37     26s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2109.87 MB )
[04/25 14:15:37     26s] (I)      Started Export ( Curr Mem: 2109.87 MB )
[04/25 14:15:37     26s] [NR-eGR]              Length (um)   Vias 
[04/25 14:15:37     26s] [NR-eGR] --------------------------------
[04/25 14:15:37     26s] [NR-eGR]  M1   (1H)             0   8588 
[04/25 14:15:37     26s] [NR-eGR]  M2   (2V)         22989  13663 
[04/25 14:15:37     26s] [NR-eGR]  M3   (3H)         22393    627 
[04/25 14:15:37     26s] [NR-eGR]  M4   (4V)          3975    133 
[04/25 14:15:37     26s] [NR-eGR]  M5   (5H)           924      2 
[04/25 14:15:37     26s] [NR-eGR]  M6   (6V)            21      0 
[04/25 14:15:37     26s] [NR-eGR]  M7   (7H)             0      0 
[04/25 14:15:37     26s] [NR-eGR]  M8   (8V)             0      0 
[04/25 14:15:37     26s] [NR-eGR]  M9   (9H)             0      0 
[04/25 14:15:37     26s] [NR-eGR]  M10  (10V)            0      0 
[04/25 14:15:37     26s] [NR-eGR]  M11  (11H)            0      0 
[04/25 14:15:37     26s] [NR-eGR] --------------------------------
[04/25 14:15:37     26s] [NR-eGR]       Total        50302  23013 
[04/25 14:15:37     26s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:15:37     26s] [NR-eGR] Total half perimeter of net bounding box: 40160um
[04/25 14:15:37     26s] [NR-eGR] Total length: 50302um, number of vias: 23013
[04/25 14:15:37     26s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:15:37     26s] [NR-eGR] Total eGR-routed clock nets wire length: 277um, number of vias: 102
[04/25 14:15:37     26s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:15:37     26s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2109.87 MB )
[04/25 14:15:37     26s] Early Global Route wiring runtime: 0.02 seconds, mem = 2051.9M
[04/25 14:15:37     26s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.024, REAL:0.024, MEM:2051.9M, EPOCH TIME: 1745570737.598953
[04/25 14:15:37     26s] Tdgp not successfully inited but do clear! skip clearing
[04/25 14:15:37     26s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/25 14:15:37     26s] *** Finishing placeDesign default flow ***
[04/25 14:15:37     26s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 2051.9M **
[04/25 14:15:37     26s] Tdgp not successfully inited but do clear! skip clearing
[04/25 14:15:37     26s] 
[04/25 14:15:37     26s] *** Summary of all messages that are not suppressed in this session:
[04/25 14:15:37     26s] Severity  ID               Count  Summary                                  
[04/25 14:15:37     26s] WARNING   IMPDB-2078          66  Output pin %s of instance %s is connecte...
[04/25 14:15:37     26s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/25 14:15:37     26s] WARNING   IMPDC-348           96  The output pin %s is connected to power/...
[04/25 14:15:37     26s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/25 14:15:37     26s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[04/25 14:15:37     26s] *** Message Summary: 166 warning(s), 0 error(s)
[04/25 14:15:37     26s] 
[04/25 14:15:37     26s] *** placeDesign #1 [finish] : cpu/real = 0:00:04.7/0:00:05.7 (0.8), totSession cpu/real = 0:00:26.1/0:04:33.4 (0.1), mem = 2051.9M
[04/25 14:15:37     26s] 
[04/25 14:15:37     26s] =============================================================================================
[04/25 14:15:37     26s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[04/25 14:15:37     26s] =============================================================================================
[04/25 14:15:37     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:15:37     26s] ---------------------------------------------------------------------------------------------
[04/25 14:15:37     26s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:15:37     26s] [ TimingUpdate           ]      8   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 14:15:37     26s] [ FullDelayCalc          ]      5   0:00:00.5  (   8.5 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 14:15:37     26s] [ MISC                   ]          0:00:05.1  (  89.6 % )     0:00:05.1 /  0:00:04.2    0.8
[04/25 14:15:37     26s] ---------------------------------------------------------------------------------------------
[04/25 14:15:37     26s]  placeDesign #1 TOTAL               0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:04.7    0.8
[04/25 14:15:37     26s] ---------------------------------------------------------------------------------------------
[04/25 14:15:37     26s] 
[04/25 14:15:39     26s] <CMD> setPlaceMode -fp false
[04/25 14:15:39     26s] <CMD> place_design
[04/25 14:15:39     26s] *** placeDesign #2 [begin] : totSession cpu/real = 0:00:26.1/0:04:35.1 (0.1), mem = 2064.7M
[04/25 14:15:39     26s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 34, percentage of missing scan cell = 0.00% (0 / 34)
[04/25 14:15:39     26s] #Start colorize_geometry on Fri Apr 25 14:15:39 2025
[04/25 14:15:39     26s] #
[04/25 14:15:39     26s] ### Time Record (colorize_geometry) is installed.
[04/25 14:15:39     26s] ### Time Record (Pre Callback) is installed.
[04/25 14:15:39     26s] ### Time Record (Pre Callback) is uninstalled.
[04/25 14:15:39     26s] ### Time Record (DB Import) is installed.
[04/25 14:15:39     26s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1601228680 placement=1654088401 pin_access=1 inst_pattern=1
[04/25 14:15:39     26s] ### Time Record (DB Import) is uninstalled.
[04/25 14:15:39     26s] ### Time Record (DB Export) is installed.
[04/25 14:15:39     26s] ### export design design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1601228680 placement=1654088401 pin_access=1 inst_pattern=1
[04/25 14:15:39     26s] ### Time Record (DB Export) is uninstalled.
[04/25 14:15:39     26s] ### Time Record (Post Callback) is installed.
[04/25 14:15:39     26s] ### Time Record (Post Callback) is uninstalled.
[04/25 14:15:39     26s] #
[04/25 14:15:39     26s] #colorize_geometry statistics:
[04/25 14:15:39     26s] #Cpu time = 00:00:00
[04/25 14:15:39     26s] #Elapsed time = 00:00:00
[04/25 14:15:39     26s] #Increased memory = -9.21 (MB)
[04/25 14:15:39     26s] #Total memory = 1784.17 (MB)
[04/25 14:15:39     26s] #Peak memory = 1810.51 (MB)
[04/25 14:15:39     26s] #Number of warnings = 0
[04/25 14:15:39     26s] #Total number of warnings = 0
[04/25 14:15:39     26s] #Number of fails = 0
[04/25 14:15:39     26s] #Total number of fails = 0
[04/25 14:15:39     26s] #Complete colorize_geometry on Fri Apr 25 14:15:39 2025
[04/25 14:15:39     26s] #
[04/25 14:15:39     26s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[04/25 14:15:39     26s] ### Time Record (colorize_geometry) is uninstalled.
[04/25 14:15:39     26s] ### 
[04/25 14:15:39     26s] ###   Scalability Statistics
[04/25 14:15:39     26s] ### 
[04/25 14:15:39     26s] ### ------------------------+----------------+----------------+----------------+
[04/25 14:15:39     26s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/25 14:15:39     26s] ### ------------------------+----------------+----------------+----------------+
[04/25 14:15:39     26s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/25 14:15:39     26s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/25 14:15:39     26s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/25 14:15:39     26s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/25 14:15:39     26s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[04/25 14:15:39     26s] ### ------------------------+----------------+----------------+----------------+
[04/25 14:15:39     26s] ### 
[04/25 14:15:39     26s] *** Starting placeDesign default flow ***
[04/25 14:15:39     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.2 mem=2056.7M
[04/25 14:15:39     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.2 mem=2056.7M
[04/25 14:15:39     26s] *** Start deleteBufferTree ***
[04/25 14:15:39     26s] Info: Detect buffers to remove automatically.
[04/25 14:15:39     26s] Analyzing netlist ...
[04/25 14:15:39     26s] Updating netlist
[04/25 14:15:39     26s] 
[04/25 14:15:39     26s] *summary: 0 instances (buffers/inverters) removed
[04/25 14:15:39     26s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/25 14:15:39     26s] 
[04/25 14:15:39     26s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:15:39     26s] 
[04/25 14:15:39     26s] TimeStamp Deleting Cell Server End ...
[04/25 14:15:39     26s] **INFO: Enable pre-place timing setting for timing analysis
[04/25 14:15:39     26s] Set Using Default Delay Limit as 101.
[04/25 14:15:39     26s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/25 14:15:39     26s] Set Default Net Delay as 0 ps.
[04/25 14:15:39     26s] Set Default Net Load as 0 pF. 
[04/25 14:15:39     26s] **INFO: Analyzing IO path groups for slack adjustment
[04/25 14:15:39     26s] Effort level <high> specified for reg2reg_tmp.45015 path_group
[04/25 14:15:39     26s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:15:39     26s] #################################################################################
[04/25 14:15:39     26s] # Design Stage: PreRoute
[04/25 14:15:39     26s] # Design Name: calculator_fsm
[04/25 14:15:39     26s] # Design Mode: 90nm
[04/25 14:15:39     26s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:15:39     26s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:15:39     26s] # Signoff Settings: SI Off 
[04/25 14:15:39     26s] #################################################################################
[04/25 14:15:39     26s] Calculate delays in BcWc mode...
[04/25 14:15:39     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 2081.3M, InitMEM = 2081.3M)
[04/25 14:15:39     26s] Start delay calculation (fullDC) (1 T). (MEM=2081.28)
[04/25 14:15:39     26s] 
[04/25 14:15:39     26s] Trim Metal Layers:
[04/25 14:15:39     26s] LayerId::1 widthSet size::4
[04/25 14:15:39     26s] LayerId::2 widthSet size::4
[04/25 14:15:39     26s] LayerId::3 widthSet size::4
[04/25 14:15:39     26s] LayerId::4 widthSet size::4
[04/25 14:15:39     26s] LayerId::5 widthSet size::4
[04/25 14:15:39     26s] LayerId::6 widthSet size::4
[04/25 14:15:39     26s] LayerId::7 widthSet size::5
[04/25 14:15:39     26s] LayerId::8 widthSet size::5
[04/25 14:15:39     26s] LayerId::9 widthSet size::5
[04/25 14:15:39     26s] LayerId::10 widthSet size::4
[04/25 14:15:39     26s] LayerId::11 widthSet size::3
[04/25 14:15:39     26s] Updating RC grid for preRoute extraction ...
[04/25 14:15:39     26s] eee: pegSigSF::1.070000
[04/25 14:15:39     26s] Initializing multi-corner capacitance tables ... 
[04/25 14:15:39     26s] Initializing multi-corner resistance tables ...
[04/25 14:15:39     26s] Creating RPSQ from WeeR and WRes ...
[04/25 14:15:39     26s] eee: l::1 avDens::0.098899 usedTrk::720.973914 availTrk::7290.000000 sigTrk::720.973914
[04/25 14:15:39     26s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:15:39     26s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:15:39     26s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:15:39     26s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:15:39     26s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:15:39     26s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:15:39     26s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:15:39     26s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:15:39     26s] eee: l::10 avDens::0.068475 usedTrk::147.535937 availTrk::2154.600000 sigTrk::147.535937
[04/25 14:15:39     26s] eee: l::11 avDens::0.071438 usedTrk::153.920439 availTrk::2154.600000 sigTrk::153.920439
[04/25 14:15:39     26s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:15:39     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.759000 newSi=0.000000 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 14:15:39     26s] End AAE Lib Interpolated Model. (MEM=2081.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:15:39     26s] Total number of fetched objects 2426
[04/25 14:15:39     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:15:39     26s] End delay calculation. (MEM=2112.98 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:15:39     26s] End delay calculation (fullDC). (MEM=2112.98 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:15:39     26s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2113.0M) ***
[04/25 14:15:39     26s] **INFO: Disable pre-place timing setting for timing analysis
[04/25 14:15:39     26s] Set Using Default Delay Limit as 1000.
[04/25 14:15:39     26s] Set Default Net Delay as 1000 ps.
[04/25 14:15:39     26s] Set Default Net Load as 0.5 pF. 
[04/25 14:15:39     26s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/25 14:15:39     26s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2103.5M, EPOCH TIME: 1745570739.712611
[04/25 14:15:39     26s] Deleted 0 physical inst  (cell - / prefix -).
[04/25 14:15:39     26s] Did not delete 162 physical insts as they were marked preplaced.
[04/25 14:15:39     26s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2103.5M, EPOCH TIME: 1745570739.712703
[04/25 14:15:39     26s] INFO: #ExclusiveGroups=0
[04/25 14:15:39     26s] INFO: There are no Exclusive Groups.
[04/25 14:15:39     26s] *** Starting "NanoPlace(TM) placement v#6 (mem=2103.5M)" ...
[04/25 14:15:40     27s] *** Build Buffered Sizing Timing Model
[04/25 14:15:40     27s] (cpu=0:00:00.5 mem=2103.5M) ***
[04/25 14:15:40     27s] *** Build Virtual Sizing Timing Model
[04/25 14:15:40     27s] (cpu=0:00:00.6 mem=2103.5M) ***
[04/25 14:15:40     27s] No user-set net weight.
[04/25 14:15:40     27s] Net fanout histogram:
[04/25 14:15:40     27s] 2		: 1271 (52.4%) nets
[04/25 14:15:40     27s] 3		: 660 (27.2%) nets
[04/25 14:15:40     27s] 4     -	14	: 432 (17.8%) nets
[04/25 14:15:40     27s] 15    -	39	: 55 (2.3%) nets
[04/25 14:15:40     27s] 40    -	79	: 7 (0.3%) nets
[04/25 14:15:40     27s] 80    -	159	: 0 (0.0%) nets
[04/25 14:15:40     27s] 160   -	319	: 0 (0.0%) nets
[04/25 14:15:40     27s] 320   -	639	: 0 (0.0%) nets
[04/25 14:15:40     27s] 640   -	1279	: 0 (0.0%) nets
[04/25 14:15:40     27s] 1280  -	2559	: 0 (0.0%) nets
[04/25 14:15:40     27s] 2560  -	5119	: 0 (0.0%) nets
[04/25 14:15:40     27s] 5120+		: 0 (0.0%) nets
[04/25 14:15:40     27s] no activity file in design. spp won't run.
[04/25 14:15:40     27s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/25 14:15:40     27s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[04/25 14:15:40     27s] Define the scan chains before using this option.
[04/25 14:15:40     27s] Type 'man IMPSP-9042' for more detail.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[31]56 is connected to ground net result[31].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[30]55 is connected to ground net result[30].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[29]54 is connected to ground net result[29].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[28]53 is connected to ground net result[28].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[27]52 is connected to ground net result[27].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[26]51 is connected to ground net result[26].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[25]50 is connected to ground net result[25].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[24]49 is connected to ground net result[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[23]48 is connected to ground net result[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[22]47 is connected to ground net result[22].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[21]46 is connected to ground net result[21].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[20]45 is connected to ground net result[20].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[19]44 is connected to ground net result[19].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[18]43 is connected to ground net result[18].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[17]42 is connected to ground net result[17].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[16]41 is connected to ground net result[16].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[15]40 is connected to ground net result[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[14]39 is connected to ground net result[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[13]38 is connected to ground net result[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[12]37 is connected to ground net result[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 14:15:40     27s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[04/25 14:15:40     27s] To increase the message display limit, refer to the product command reference manual.
[04/25 14:15:40     27s] Processing tracks to init pin-track alignment.
[04/25 14:15:40     27s] z: 2, totalTracks: 1
[04/25 14:15:40     27s] z: 4, totalTracks: 1
[04/25 14:15:40     27s] z: 6, totalTracks: 1
[04/25 14:15:40     27s] z: 8, totalTracks: 1
[04/25 14:15:40     27s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:15:40     27s] All LLGs are deleted
[04/25 14:15:40     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:40     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:40     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2103.5M, EPOCH TIME: 1745570740.268633
[04/25 14:15:40     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2103.5M, EPOCH TIME: 1745570740.268776
[04/25 14:15:40     27s] #std cell=2455 (162 fixed + 2293 movable) #buf cell=0 #inv cell=565 #block=0 (0 floating + 0 preplaced)
[04/25 14:15:40     27s] #ioInst=0 #net=2425 #term=8627 #term/net=3.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=39
[04/25 14:15:40     27s] stdCell: 2455 single + 0 double + 0 multi
[04/25 14:15:40     27s] Total standard cell length = 6.9187 (mm), area = 0.0118 (mm^2)
[04/25 14:15:40     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2103.5M, EPOCH TIME: 1745570740.269229
[04/25 14:15:40     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:40     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:40     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2103.5M, EPOCH TIME: 1745570740.269856
[04/25 14:15:40     27s] Max number of tech site patterns supported in site array is 256.
[04/25 14:15:40     27s] Core basic site is CoreSite
[04/25 14:15:40     27s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:15:40     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2103.5M, EPOCH TIME: 1745570740.278597
[04/25 14:15:40     27s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:15:40     27s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/25 14:15:40     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2103.5M, EPOCH TIME: 1745570740.278830
[04/25 14:15:40     27s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 14:15:40     27s] SiteArray: use 311,296 bytes
[04/25 14:15:40     27s] SiteArray: current memory after site array memory allocation 2103.5M
[04/25 14:15:40     27s] SiteArray: FP blocked sites are writable
[04/25 14:15:40     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:15:40     27s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2103.5M, EPOCH TIME: 1745570740.279325
[04/25 14:15:40     27s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2103.5M, EPOCH TIME: 1745570740.279398
[04/25 14:15:40     27s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 14:15:40     27s] Atter site array init, number of instance map data is 0.
[04/25 14:15:40     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2103.5M, EPOCH TIME: 1745570740.280110
[04/25 14:15:40     27s] 
[04/25 14:15:40     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:40     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2103.5M, EPOCH TIME: 1745570740.280419
[04/25 14:15:40     27s] 
[04/25 14:15:40     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:40     27s] Average module density = 0.597.
[04/25 14:15:40     27s] Density for the design = 0.597.
[04/25 14:15:40     27s]        = stdcell_area 33297 sites (11388 um^2) / alloc_area 55809 sites (19087 um^2).
[04/25 14:15:40     27s] Pin Density = 0.1511.
[04/25 14:15:40     27s]             = total # of pins 8627 / total area 57105.
[04/25 14:15:40     27s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2103.5M, EPOCH TIME: 1745570740.280851
[04/25 14:15:40     27s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2103.5M, EPOCH TIME: 1745570740.281073
[04/25 14:15:40     27s] OPERPROF: Starting pre-place ADS at level 1, MEM:2103.5M, EPOCH TIME: 1745570740.281127
[04/25 14:15:40     27s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2103.5M, EPOCH TIME: 1745570740.281634
[04/25 14:15:40     27s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2103.5M, EPOCH TIME: 1745570740.281643
[04/25 14:15:40     27s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2103.5M, EPOCH TIME: 1745570740.281657
[04/25 14:15:40     27s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2103.5M, EPOCH TIME: 1745570740.281665
[04/25 14:15:40     27s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2103.5M, EPOCH TIME: 1745570740.281673
[04/25 14:15:40     27s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2103.5M, EPOCH TIME: 1745570740.281776
[04/25 14:15:40     27s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2103.5M, EPOCH TIME: 1745570740.281785
[04/25 14:15:40     27s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2103.5M, EPOCH TIME: 1745570740.281831
[04/25 14:15:40     27s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2103.5M, EPOCH TIME: 1745570740.281839
[04/25 14:15:40     27s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2103.5M, EPOCH TIME: 1745570740.281857
[04/25 14:15:40     27s] ADSU 0.597 -> 0.665. site 55809.000 -> 50064.600. GS 13.680
[04/25 14:15:40     27s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.002, REAL:0.002, MEM:2103.5M, EPOCH TIME: 1745570740.282639
[04/25 14:15:40     27s] OPERPROF: Starting spMPad at level 1, MEM:2043.5M, EPOCH TIME: 1745570740.283363
[04/25 14:15:40     27s] OPERPROF:   Starting spContextMPad at level 2, MEM:2043.5M, EPOCH TIME: 1745570740.283419
[04/25 14:15:40     27s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2043.5M, EPOCH TIME: 1745570740.283429
[04/25 14:15:40     27s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2043.5M, EPOCH TIME: 1745570740.283439
[04/25 14:15:40     27s] Initial padding reaches pin density 0.428 for top
[04/25 14:15:40     27s] InitPadU 0.665 -> 0.696 for top
[04/25 14:15:40     27s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2043.5M, EPOCH TIME: 1745570740.285241
[04/25 14:15:40     27s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2043.5M, EPOCH TIME: 1745570740.285443
[04/25 14:15:40     27s] === lastAutoLevel = 8 
[04/25 14:15:40     27s] OPERPROF: Starting spInitNetWt at level 1, MEM:2043.5M, EPOCH TIME: 1745570740.286028
[04/25 14:15:40     27s] no activity file in design. spp won't run.
[04/25 14:15:40     27s] [spp] 0
[04/25 14:15:40     27s] [adp] 0:1:1:3
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[31]56 /Q is connected to power/ground net result[31]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[30]55 /Q is connected to power/ground net result[30]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[29]54 /Q is connected to power/ground net result[29]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[28]53 /Q is connected to power/ground net result[28]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[27]52 /Q is connected to power/ground net result[27]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[26]51 /Q is connected to power/ground net result[26]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[25]50 /Q is connected to power/ground net result[25]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[24]49 /Q is connected to power/ground net result[24]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[23]48 /Q is connected to power/ground net result[23]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[22]47 /Q is connected to power/ground net result[22]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[21]46 /Q is connected to power/ground net result[21]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[20]45 /Q is connected to power/ground net result[20]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[19]44 /Q is connected to power/ground net result[19]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[18]43 /Q is connected to power/ground net result[18]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[17]42 /Q is connected to power/ground net result[17]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[16]41 /Q is connected to power/ground net result[16]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[15]40 /Q is connected to power/ground net result[15]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[14]39 /Q is connected to power/ground net result[14]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[13]38 /Q is connected to power/ground net result[13]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (IMPDC-348):	The output pin \result_reg[12]37 /Q is connected to power/ground net result[12]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 14:15:40     27s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[04/25 14:15:40     27s] To increase the message display limit, refer to the product command reference manual.
[04/25 14:15:40     27s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.158, REAL:0.158, MEM:2067.0M, EPOCH TIME: 1745570740.444019
[04/25 14:15:40     27s] Clock gating cells determined by native netlist tracing.
[04/25 14:15:40     27s] no activity file in design. spp won't run.
[04/25 14:15:40     27s] no activity file in design. spp won't run.
[04/25 14:15:40     27s] Effort level <high> specified for reg2reg path_group
[04/25 14:15:40     27s] OPERPROF: Starting npMain at level 1, MEM:2070.0M, EPOCH TIME: 1745570740.511652
[04/25 14:15:40     27s] OPERPROF:   Starting npPlace at level 2, MEM:2071.0M, EPOCH TIME: 1745570740.514893
[04/25 14:15:40     27s] Iteration  1: Total net bbox = 7.278e+03 (3.34e+03 3.94e+03)
[04/25 14:15:40     27s]               Est.  stn bbox = 1.016e+04 (4.59e+03 5.57e+03)
[04/25 14:15:40     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2074.0M
[04/25 14:15:40     27s] Iteration  2: Total net bbox = 7.278e+03 (3.34e+03 3.94e+03)
[04/25 14:15:40     27s]               Est.  stn bbox = 1.016e+04 (4.59e+03 5.57e+03)
[04/25 14:15:40     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2074.0M
[04/25 14:15:40     27s] Iteration  3: Total net bbox = 5.687e+03 (2.34e+03 3.35e+03)
[04/25 14:15:40     27s]               Est.  stn bbox = 8.676e+03 (3.60e+03 5.08e+03)
[04/25 14:15:40     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2079.8M
[04/25 14:15:40     27s] Total number of setup views is 1.
[04/25 14:15:40     27s] Total number of active setup views is 1.
[04/25 14:15:40     27s] Active setup views:
[04/25 14:15:40     27s]     WORST
[04/25 14:15:40     27s] Iteration  4: Total net bbox = 2.825e+04 (1.30e+04 1.52e+04)
[04/25 14:15:40     27s]               Est.  stn bbox = 3.763e+04 (1.75e+04 2.01e+04)
[04/25 14:15:40     27s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2079.8M
[04/25 14:15:41     27s] Iteration  5: Total net bbox = 3.307e+04 (1.45e+04 1.86e+04)
[04/25 14:15:41     27s]               Est.  stn bbox = 4.425e+04 (1.97e+04 2.45e+04)
[04/25 14:15:41     27s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2079.8M
[04/25 14:15:41     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.572, REAL:0.568, MEM:2079.8M, EPOCH TIME: 1745570741.083358
[04/25 14:15:41     27s] OPERPROF: Finished npMain at level 1, CPU:0.580, REAL:0.577, MEM:2079.8M, EPOCH TIME: 1745570741.088214
[04/25 14:15:41     27s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2079.8M, EPOCH TIME: 1745570741.088822
[04/25 14:15:41     27s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 14:15:41     27s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2079.8M, EPOCH TIME: 1745570741.088991
[04/25 14:15:41     27s] OPERPROF: Starting npMain at level 1, MEM:2079.8M, EPOCH TIME: 1745570741.089077
[04/25 14:15:41     27s] OPERPROF:   Starting npPlace at level 2, MEM:2079.8M, EPOCH TIME: 1745570741.092867
[04/25 14:15:41     28s] Iteration  6: Total net bbox = 3.589e+04 (1.66e+04 1.93e+04)
[04/25 14:15:41     28s]               Est.  stn bbox = 4.697e+04 (2.19e+04 2.51e+04)
[04/25 14:15:41     28s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2081.2M
[04/25 14:15:41     28s] OPERPROF:   Finished npPlace at level 2, CPU:0.253, REAL:0.252, MEM:2081.2M, EPOCH TIME: 1745570741.344869
[04/25 14:15:41     28s] OPERPROF: Finished npMain at level 1, CPU:0.262, REAL:0.261, MEM:2081.2M, EPOCH TIME: 1745570741.349735
[04/25 14:15:41     28s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2081.2M, EPOCH TIME: 1745570741.349858
[04/25 14:15:41     28s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 14:15:41     28s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2081.2M, EPOCH TIME: 1745570741.349952
[04/25 14:15:41     28s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2081.2M, EPOCH TIME: 1745570741.349976
[04/25 14:15:41     28s] Starting Early Global Route rough congestion estimation: mem = 2081.2M
[04/25 14:15:41     28s] (I)      ==================== Layers =====================
[04/25 14:15:41     28s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:41     28s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 14:15:41     28s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:41     28s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 14:15:41     28s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 14:15:41     28s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:41     28s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 14:15:41     28s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 14:15:41     28s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 14:15:41     28s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 14:15:41     28s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 14:15:41     28s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 14:15:41     28s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 14:15:41     28s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 14:15:41     28s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 14:15:41     28s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 14:15:41     28s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 14:15:41     28s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:41     28s] (I)      Started Import and model ( Curr Mem: 2081.16 MB )
[04/25 14:15:41     28s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:41     28s] (I)      == Non-default Options ==
[04/25 14:15:41     28s] (I)      Print mode                                         : 2
[04/25 14:15:41     28s] (I)      Stop if highly congested                           : false
[04/25 14:15:41     28s] (I)      Maximum routing layer                              : 11
[04/25 14:15:41     28s] (I)      Assign partition pins                              : false
[04/25 14:15:41     28s] (I)      Support large GCell                                : true
[04/25 14:15:41     28s] (I)      Number of threads                                  : 1
[04/25 14:15:41     28s] (I)      Number of rows per GCell                           : 6
[04/25 14:15:41     28s] (I)      Max num rows per GCell                             : 32
[04/25 14:15:41     28s] (I)      Method to set GCell size                           : row
[04/25 14:15:41     28s] (I)      Counted 1882 PG shapes. We will not process PG shapes layer by layer.
[04/25 14:15:41     28s] (I)      Use row-based GCell size
[04/25 14:15:41     28s] (I)      Use row-based GCell align
[04/25 14:15:41     28s] (I)      layer 0 area = 80000
[04/25 14:15:41     28s] (I)      layer 1 area = 80000
[04/25 14:15:41     28s] (I)      layer 2 area = 80000
[04/25 14:15:41     28s] (I)      layer 3 area = 80000
[04/25 14:15:41     28s] (I)      layer 4 area = 80000
[04/25 14:15:41     28s] (I)      layer 5 area = 80000
[04/25 14:15:41     28s] (I)      layer 6 area = 80000
[04/25 14:15:41     28s] (I)      layer 7 area = 80000
[04/25 14:15:41     28s] (I)      layer 8 area = 80000
[04/25 14:15:41     28s] (I)      layer 9 area = 400000
[04/25 14:15:41     28s] (I)      layer 10 area = 400000
[04/25 14:15:41     28s] (I)      GCell unit size   : 3420
[04/25 14:15:41     28s] (I)      GCell multiplier  : 6
[04/25 14:15:41     28s] (I)      GCell row height  : 3420
[04/25 14:15:41     28s] (I)      Actual row height : 3420
[04/25 14:15:41     28s] (I)      GCell align ref   : 12000 12160
[04/25 14:15:41     28s] [NR-eGR] Track table information for default rule: 
[04/25 14:15:41     28s] [NR-eGR] M1 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] M2 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] M3 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] M4 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] M5 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] M6 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] M7 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] M8 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] M9 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] M10 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] M11 has single uniform track structure
[04/25 14:15:41     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:41     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:41     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:41     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:41     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:41     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:41     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:41     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:41     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:41     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:41     28s] [NR-eGR] No double-cut via on layer 1
[04/25 14:15:41     28s] [NR-eGR] No double-cut via on layer 2
[04/25 14:15:41     28s] [NR-eGR] No double-cut via on layer 3
[04/25 14:15:41     28s] [NR-eGR] No double-cut via on layer 4
[04/25 14:15:41     28s] [NR-eGR] No double-cut via on layer 5
[04/25 14:15:41     28s] [NR-eGR] No double-cut via on layer 6
[04/25 14:15:41     28s] [NR-eGR] No double-cut via on layer 7
[04/25 14:15:41     28s] [NR-eGR] No double-cut via on layer 8
[04/25 14:15:41     28s] [NR-eGR] No double-cut via on layer 9
[04/25 14:15:41     28s] [NR-eGR] No double-cut via on layer 10
[04/25 14:15:41     28s] (I)      =============== Default via ===============
[04/25 14:15:41     28s] (I)      +----+------------------+-----------------+
[04/25 14:15:41     28s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 14:15:41     28s] (I)      +----+------------------+-----------------+
[04/25 14:15:41     28s] (I)      |  1 |                  |                 |
[04/25 14:15:41     28s] (I)      |  2 |                  |                 |
[04/25 14:15:41     28s] (I)      |  3 |                  |                 |
[04/25 14:15:41     28s] (I)      |  4 |                  |                 |
[04/25 14:15:41     28s] (I)      |  5 |                  |                 |
[04/25 14:15:41     28s] (I)      |  6 |                  |                 |
[04/25 14:15:41     28s] (I)      |  7 |                  |                 |
[04/25 14:15:41     28s] (I)      |  8 |                  |                 |
[04/25 14:15:41     28s] (I)      |  9 |                  |                 |
[04/25 14:15:41     28s] (I)      | 10 |                  |                 |
[04/25 14:15:41     28s] (I)      +----+------------------+-----------------+
[04/25 14:15:41     28s] [NR-eGR] Read 3076 PG shapes
[04/25 14:15:41     28s] [NR-eGR] Read 0 clock shapes
[04/25 14:15:41     28s] [NR-eGR] Read 0 other shapes
[04/25 14:15:41     28s] [NR-eGR] #Routing Blockages  : 0
[04/25 14:15:41     28s] [NR-eGR] #Instance Blockages : 0
[04/25 14:15:41     28s] [NR-eGR] #PG Blockages       : 3076
[04/25 14:15:41     28s] [NR-eGR] #Halo Blockages     : 0
[04/25 14:15:41     28s] [NR-eGR] #Boundary Blockages : 0
[04/25 14:15:41     28s] [NR-eGR] #Clock Blockages    : 0
[04/25 14:15:41     28s] [NR-eGR] #Other Blockages    : 0
[04/25 14:15:41     28s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 14:15:41     28s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 14:15:41     28s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 14:15:41     28s] (I)      early_global_route_priority property id does not exist.
[04/25 14:15:41     28s] (I)      Read Num Blocks=3076  Num Prerouted Wires=0  Num CS=0
[04/25 14:15:41     28s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:41     28s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:41     28s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:41     28s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:41     28s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:41     28s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:41     28s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:41     28s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:41     28s] (I)      Layer 9 (V) : #blockages 308 : #preroutes 0
[04/25 14:15:41     28s] (I)      Layer 10 (H) : #blockages 144 : #preroutes 0
[04/25 14:15:41     28s] (I)      Number of ignored nets                =      0
[04/25 14:15:41     28s] (I)      Number of connected nets              =      0
[04/25 14:15:41     28s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 14:15:41     28s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 14:15:41     28s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 14:15:41     28s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 14:15:41     28s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 14:15:41     28s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 14:15:41     28s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 14:15:41     28s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 14:15:41     28s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 14:15:41     28s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 14:15:41     28s] (I)      Ndr track 0 does not exist
[04/25 14:15:41     28s] (I)      ---------------------Grid Graph Info--------------------
[04/25 14:15:41     28s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 14:15:41     28s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 14:15:41     28s] (I)      Site width          :   400  (dbu)
[04/25 14:15:41     28s] (I)      Row height          :  3420  (dbu)
[04/25 14:15:41     28s] (I)      GCell row height    :  3420  (dbu)
[04/25 14:15:41     28s] (I)      GCell width         : 20520  (dbu)
[04/25 14:15:41     28s] (I)      GCell height        : 20520  (dbu)
[04/25 14:15:41     28s] (I)      Grid                :    15    15    11
[04/25 14:15:41     28s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 14:15:41     28s] (I)      Vertical capacity   :     0 20520     0 20520     0 20520     0 20520     0 20520     0
[04/25 14:15:41     28s] (I)      Horizontal capacity :     0     0 20520     0 20520     0 20520     0 20520     0 20520
[04/25 14:15:41     28s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 14:15:41     28s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 14:15:41     28s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 14:15:41     28s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 14:15:41     28s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 14:15:41     28s] (I)      Num tracks per GCell: 85.50 51.30 51.30 51.30 51.30 51.30 51.30 51.30 25.65 20.52 20.52
[04/25 14:15:41     28s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 14:15:41     28s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 14:15:41     28s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 14:15:41     28s] (I)      --------------------------------------------------------
[04/25 14:15:41     28s] 
[04/25 14:15:41     28s] [NR-eGR] ============ Routing rule table ============
[04/25 14:15:41     28s] [NR-eGR] Rule id: 0  Nets: 2425
[04/25 14:15:41     28s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 14:15:41     28s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[04/25 14:15:41     28s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[04/25 14:15:41     28s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 14:15:41     28s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 14:15:41     28s] [NR-eGR] ========================================
[04/25 14:15:41     28s] [NR-eGR] 
[04/25 14:15:41     28s] (I)      =============== Blocked Tracks ===============
[04/25 14:15:41     28s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:41     28s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 14:15:41     28s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:41     28s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 14:15:41     28s] (I)      |     2 |   11475 |      406 |         3.54% |
[04/25 14:15:41     28s] (I)      |     3 |   11280 |      410 |         3.63% |
[04/25 14:15:41     28s] (I)      |     4 |   11475 |      406 |         3.54% |
[04/25 14:15:41     28s] (I)      |     5 |   11280 |      410 |         3.63% |
[04/25 14:15:41     28s] (I)      |     6 |   11475 |      406 |         3.54% |
[04/25 14:15:41     28s] (I)      |     7 |   11280 |      410 |         3.63% |
[04/25 14:15:41     28s] (I)      |     8 |   11475 |      406 |         3.54% |
[04/25 14:15:41     28s] (I)      |     9 |    5640 |      254 |         4.50% |
[04/25 14:15:41     28s] (I)      |    10 |    4575 |     1035 |        22.62% |
[04/25 14:15:41     28s] (I)      |    11 |    4500 |     1005 |        22.33% |
[04/25 14:15:41     28s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:41     28s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2081.16 MB )
[04/25 14:15:41     28s] (I)      Reset routing kernel
[04/25 14:15:41     28s] (I)      numLocalWires=6467  numGlobalNetBranches=1870  numLocalNetBranches=1371
[04/25 14:15:41     28s] (I)      totalPins=8627  totalGlobalPin=4369 (50.64%)
[04/25 14:15:41     28s] (I)      total 2D Cap : 91857 = (42635 H, 49222 V)
[04/25 14:15:41     28s] (I)      
[04/25 14:15:41     28s] (I)      ============  Phase 1a Route ============
[04/25 14:15:41     28s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/25 14:15:41     28s] (I)      Usage: 4288 = (2034 H, 2254 V) = (4.77% H, 4.58% V) = (2.087e+04um H, 2.313e+04um V)
[04/25 14:15:41     28s] (I)      
[04/25 14:15:41     28s] (I)      ============  Phase 1b Route ============
[04/25 14:15:41     28s] (I)      Usage: 4288 = (2034 H, 2254 V) = (4.77% H, 4.58% V) = (2.087e+04um H, 2.313e+04um V)
[04/25 14:15:41     28s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/25 14:15:41     28s] 
[04/25 14:15:41     28s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 14:15:41     28s] Finished Early Global Route rough congestion estimation: mem = 2081.2M
[04/25 14:15:41     28s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.010, MEM:2081.2M, EPOCH TIME: 1745570741.360030
[04/25 14:15:41     28s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/25 14:15:41     28s] OPERPROF: Starting CDPad at level 1, MEM:2081.2M, EPOCH TIME: 1745570741.360074
[04/25 14:15:41     28s] CDPadU 0.695 -> 0.699. R=0.665, N=2293, GS=10.260
[04/25 14:15:41     28s] OPERPROF: Finished CDPad at level 1, CPU:0.003, REAL:0.003, MEM:2081.2M, EPOCH TIME: 1745570741.363278
[04/25 14:15:41     28s] OPERPROF: Starting npMain at level 1, MEM:2081.2M, EPOCH TIME: 1745570741.363396
[04/25 14:15:41     28s] OPERPROF:   Starting npPlace at level 2, MEM:2081.2M, EPOCH TIME: 1745570741.367144
[04/25 14:15:41     28s] OPERPROF:   Finished npPlace at level 2, CPU:0.005, REAL:0.005, MEM:2084.5M, EPOCH TIME: 1745570741.372096
[04/25 14:15:41     28s] OPERPROF: Finished npMain at level 1, CPU:0.013, REAL:0.013, MEM:2084.5M, EPOCH TIME: 1745570741.376652
[04/25 14:15:41     28s] Global placement CDP skipped at cutLevel 7.
[04/25 14:15:41     28s] Iteration  7: Total net bbox = 3.744e+04 (1.81e+04 1.93e+04)
[04/25 14:15:41     28s]               Est.  stn bbox = 4.866e+04 (2.35e+04 2.51e+04)
[04/25 14:15:41     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2084.5M
[04/25 14:15:41     28s] 
[04/25 14:15:41     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:15:41     28s] TLC MultiMap info (StdDelay):
[04/25 14:15:41     28s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:15:41     28s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:15:41     28s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:15:41     28s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:15:41     28s]  Setting StdDelay to: 22.8ps
[04/25 14:15:41     28s] 
[04/25 14:15:41     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:15:41     28s] nrCritNet: 0.00% ( 0 / 2425 ) cutoffSlk: 214748364.7ps stdDelay: 22.8ps
[04/25 14:15:41     28s] nrCritNet: 0.00% ( 0 / 2425 ) cutoffSlk: 214748364.7ps stdDelay: 22.8ps
[04/25 14:15:41     28s] Iteration  8: Total net bbox = 3.744e+04 (1.81e+04 1.93e+04)
[04/25 14:15:41     28s]               Est.  stn bbox = 4.866e+04 (2.35e+04 2.51e+04)
[04/25 14:15:41     28s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2084.5M
[04/25 14:15:41     28s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2084.5M, EPOCH TIME: 1745570741.803968
[04/25 14:15:41     28s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 14:15:41     28s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2084.5M, EPOCH TIME: 1745570741.804063
[04/25 14:15:41     28s] Legalizing MH Cells... 0 / 0 (level 8)
[04/25 14:15:41     28s] No instances found in the vector
[04/25 14:15:41     28s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2084.5M, DRC: 0)
[04/25 14:15:41     28s] 0 (out of 0) MH cells were successfully legalized.
[04/25 14:15:41     28s] OPERPROF: Starting npMain at level 1, MEM:2084.5M, EPOCH TIME: 1745570741.804157
[04/25 14:15:41     28s] OPERPROF:   Starting npPlace at level 2, MEM:2084.5M, EPOCH TIME: 1745570741.808460
[04/25 14:15:42     29s] Iteration  9: Total net bbox = 3.925e+04 (1.82e+04 2.11e+04)
[04/25 14:15:42     29s]               Est.  stn bbox = 5.029e+04 (2.35e+04 2.68e+04)
[04/25 14:15:42     29s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2081.5M
[04/25 14:15:42     29s] GP RA stats: MHOnly 0 nrInst 2293 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 14:15:42     29s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2083.5M, EPOCH TIME: 1745570742.987962
[04/25 14:15:42     29s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2084.5M, EPOCH TIME: 1745570742.988232
[04/25 14:15:42     29s] Iteration 10: Total net bbox = 3.772e+04 (1.71e+04 2.07e+04)
[04/25 14:15:42     29s]               Est.  stn bbox = 4.859e+04 (2.23e+04 2.63e+04)
[04/25 14:15:42     29s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2084.5M
[04/25 14:15:42     29s] OPERPROF:   Finished npPlace at level 2, CPU:1.182, REAL:1.180, MEM:2084.5M, EPOCH TIME: 1745570742.988547
[04/25 14:15:42     29s] OPERPROF: Finished npMain at level 1, CPU:1.191, REAL:1.189, MEM:2084.5M, EPOCH TIME: 1745570742.993416
[04/25 14:15:42     29s] Iteration 11: Total net bbox = 3.945e+04 (1.87e+04 2.07e+04)
[04/25 14:15:42     29s]               Est.  stn bbox = 5.049e+04 (2.40e+04 2.65e+04)
[04/25 14:15:42     29s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 2084.5M
[04/25 14:15:42     29s] Iteration 12: Total net bbox = 3.945e+04 (1.87e+04 2.07e+04)
[04/25 14:15:42     29s]               Est.  stn bbox = 5.049e+04 (2.40e+04 2.65e+04)
[04/25 14:15:42     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2084.5M
[04/25 14:15:42     29s] [adp] clock
[04/25 14:15:42     29s] [adp] weight, nr nets, wire length
[04/25 14:15:42     29s] [adp]      0        1  173.497500
[04/25 14:15:42     29s] [adp] data
[04/25 14:15:42     29s] [adp] weight, nr nets, wire length
[04/25 14:15:42     29s] [adp]      0     2424  39279.033500
[04/25 14:15:42     29s] [adp] 0.000000|0.000000|0.000000
[04/25 14:15:42     29s] Iteration 13: Total net bbox = 3.945e+04 (1.87e+04 2.07e+04)
[04/25 14:15:42     29s]               Est.  stn bbox = 5.049e+04 (2.40e+04 2.65e+04)
[04/25 14:15:42     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2084.5M
[04/25 14:15:42     29s] *** cost = 3.945e+04 (1.87e+04 2.07e+04) (cpu for global=0:00:02.5) real=0:00:02.0***
[04/25 14:15:42     29s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[04/25 14:15:43     29s] Saved padding area to DB
[04/25 14:15:43     29s] All LLGs are deleted
[04/25 14:15:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:15:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2084.5M, EPOCH TIME: 1745570743.014185
[04/25 14:15:43     29s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2084.5M, EPOCH TIME: 1745570743.014318
[04/25 14:15:43     29s] Solver runtime cpu: 0:00:01.9 real: 0:00:01.9
[04/25 14:15:43     29s] Core Placement runtime cpu: 0:00:02.0 real: 0:00:02.0
[04/25 14:15:43     29s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/25 14:15:43     29s] Type 'man IMPSP-9025' for more detail.
[04/25 14:15:43     29s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2084.5M, EPOCH TIME: 1745570743.014917
[04/25 14:15:43     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2084.5M, EPOCH TIME: 1745570743.014941
[04/25 14:15:43     29s] Processing tracks to init pin-track alignment.
[04/25 14:15:43     29s] z: 2, totalTracks: 1
[04/25 14:15:43     29s] z: 4, totalTracks: 1
[04/25 14:15:43     29s] z: 6, totalTracks: 1
[04/25 14:15:43     29s] z: 8, totalTracks: 1
[04/25 14:15:43     29s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:15:43     29s] All LLGs are deleted
[04/25 14:15:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2084.5M, EPOCH TIME: 1745570743.016722
[04/25 14:15:43     29s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2084.5M, EPOCH TIME: 1745570743.016842
[04/25 14:15:43     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2084.5M, EPOCH TIME: 1745570743.017070
[04/25 14:15:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2084.5M, EPOCH TIME: 1745570743.017706
[04/25 14:15:43     29s] Max number of tech site patterns supported in site array is 256.
[04/25 14:15:43     29s] Core basic site is CoreSite
[04/25 14:15:43     29s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:15:43     29s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2084.5M, EPOCH TIME: 1745570743.026630
[04/25 14:15:43     29s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:15:43     29s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:15:43     29s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2084.5M, EPOCH TIME: 1745570743.026907
[04/25 14:15:43     29s] Fast DP-INIT is on for default
[04/25 14:15:43     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:15:43     29s] Atter site array init, number of instance map data is 0.
[04/25 14:15:43     29s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2084.5M, EPOCH TIME: 1745570743.027750
[04/25 14:15:43     29s] 
[04/25 14:15:43     29s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:43     29s] OPERPROF:       Starting CMU at level 4, MEM:2084.5M, EPOCH TIME: 1745570743.028093
[04/25 14:15:43     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2084.5M, EPOCH TIME: 1745570743.028373
[04/25 14:15:43     29s] 
[04/25 14:15:43     29s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 14:15:43     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2084.5M, EPOCH TIME: 1745570743.028496
[04/25 14:15:43     29s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2084.5M, EPOCH TIME: 1745570743.028507
[04/25 14:15:43     29s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2084.5M, EPOCH TIME: 1745570743.028518
[04/25 14:15:43     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2084.5MB).
[04/25 14:15:43     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2084.5M, EPOCH TIME: 1745570743.028920
[04/25 14:15:43     29s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2084.5M, EPOCH TIME: 1745570743.028929
[04/25 14:15:43     29s] TDRefine: refinePlace mode is spiral
[04/25 14:15:43     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45015.2
[04/25 14:15:43     29s] OPERPROF: Starting RefinePlace at level 1, MEM:2084.5M, EPOCH TIME: 1745570743.028945
[04/25 14:15:43     29s] *** Starting refinePlace (0:00:29.9 mem=2084.5M) ***
[04/25 14:15:43     29s] Total net bbox length = 3.945e+04 (1.871e+04 2.075e+04) (ext = 1.097e+03)
[04/25 14:15:43     29s] 
[04/25 14:15:43     29s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:43     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:15:43     29s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:43     29s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:43     29s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2084.5M, EPOCH TIME: 1745570743.031055
[04/25 14:15:43     29s] Starting refinePlace ...
[04/25 14:15:43     29s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:43     29s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:43     29s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2084.5M, EPOCH TIME: 1745570743.033687
[04/25 14:15:43     29s] DDP initSite1 nrRow 81 nrJob 81
[04/25 14:15:43     29s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2084.5M, EPOCH TIME: 1745570743.033720
[04/25 14:15:43     29s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2084.5M, EPOCH TIME: 1745570743.033750
[04/25 14:15:43     29s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2084.5M, EPOCH TIME: 1745570743.033760
[04/25 14:15:43     29s] DDP markSite nrRow 81 nrJob 81
[04/25 14:15:43     29s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2084.5M, EPOCH TIME: 1745570743.033823
[04/25 14:15:43     29s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2084.5M, EPOCH TIME: 1745570743.033832
[04/25 14:15:43     29s]   Spread Effort: high, standalone mode, useDDP on.
[04/25 14:15:43     29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2084.5MB) @(0:00:29.9 - 0:00:29.9).
[04/25 14:15:43     29s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:15:43     29s] wireLenOptFixPriorityInst 0 inst fixed
[04/25 14:15:43     29s] Placement tweakage begins.
[04/25 14:15:43     29s] wire length = 4.943e+04
[04/25 14:15:43     29s] wire length = 4.938e+04
[04/25 14:15:43     29s] Placement tweakage ends.
[04/25 14:15:43     29s] Move report: tweak moves 109 insts, mean move: 3.95 um, max move: 19.36 um 
[04/25 14:15:43     29s] 	Max move on inst (g15962): (75.30, 45.40) --> (77.57, 62.50)
[04/25 14:15:43     29s] 
[04/25 14:15:43     29s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 14:15:43     29s] Move report: legalization moves 2293 insts, mean move: 1.34 um, max move: 6.94 um spiral
[04/25 14:15:43     29s] 	Max move on inst (g15921__1881): (81.34, 33.40) --> (81.20, 26.60)
[04/25 14:15:43     29s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:15:43     29s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:15:43     29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2111.6MB) @(0:00:29.9 - 0:00:29.9).
[04/25 14:15:43     29s] Move report: Detail placement moves 2293 insts, mean move: 1.48 um, max move: 22.87 um 
[04/25 14:15:43     29s] 	Max move on inst (g16176): (77.57, 62.50) --> (75.20, 41.99)
[04/25 14:15:43     29s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2111.6MB
[04/25 14:15:43     29s] Statistics of distance of Instance movement in refine placement:
[04/25 14:15:43     29s]   maximum (X+Y) =        22.87 um
[04/25 14:15:43     29s]   inst (g16176) with max move: (77.568, 62.4955) -> (75.2, 41.99)
[04/25 14:15:43     29s]   mean    (X+Y) =         1.48 um
[04/25 14:15:43     29s] Summary Report:
[04/25 14:15:43     29s] Instances move: 2293 (out of 2293 movable)
[04/25 14:15:43     29s] Instances flipped: 0
[04/25 14:15:43     29s] Mean displacement: 1.48 um
[04/25 14:15:43     29s] Max displacement: 22.87 um (Instance: g16176) (77.568, 62.4955) -> (75.2, 41.99)
[04/25 14:15:43     29s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX4
[04/25 14:15:43     29s] Total instances moved : 2293
[04/25 14:15:43     29s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.038, REAL:0.038, MEM:2111.6M, EPOCH TIME: 1745570743.068960
[04/25 14:15:43     29s] Total net bbox length = 4.051e+04 (1.880e+04 2.171e+04) (ext = 1.087e+03)
[04/25 14:15:43     29s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2111.6MB
[04/25 14:15:43     29s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2111.6MB) @(0:00:29.9 - 0:00:29.9).
[04/25 14:15:43     29s] *** Finished refinePlace (0:00:29.9 mem=2111.6M) ***
[04/25 14:15:43     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45015.2
[04/25 14:15:43     29s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.040, MEM:2111.6M, EPOCH TIME: 1745570743.069311
[04/25 14:15:43     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2111.6M, EPOCH TIME: 1745570743.069321
[04/25 14:15:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2455).
[04/25 14:15:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] All LLGs are deleted
[04/25 14:15:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2111.6M, EPOCH TIME: 1745570743.070269
[04/25 14:15:43     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2111.6M, EPOCH TIME: 1745570743.070411
[04/25 14:15:43     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2105.6M, EPOCH TIME: 1745570743.071703
[04/25 14:15:43     29s] *** End of Placement (cpu=0:00:03.4, real=0:00:04.0, mem=2105.6M) ***
[04/25 14:15:43     29s] Processing tracks to init pin-track alignment.
[04/25 14:15:43     29s] z: 2, totalTracks: 1
[04/25 14:15:43     29s] z: 4, totalTracks: 1
[04/25 14:15:43     29s] z: 6, totalTracks: 1
[04/25 14:15:43     29s] z: 8, totalTracks: 1
[04/25 14:15:43     29s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:15:43     29s] All LLGs are deleted
[04/25 14:15:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2105.6M, EPOCH TIME: 1745570743.073413
[04/25 14:15:43     29s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2105.6M, EPOCH TIME: 1745570743.073535
[04/25 14:15:43     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2105.6M, EPOCH TIME: 1745570743.073723
[04/25 14:15:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2105.6M, EPOCH TIME: 1745570743.074327
[04/25 14:15:43     29s] Max number of tech site patterns supported in site array is 256.
[04/25 14:15:43     29s] Core basic site is CoreSite
[04/25 14:15:43     29s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:15:43     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2105.6M, EPOCH TIME: 1745570743.083277
[04/25 14:15:43     29s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:15:43     29s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:15:43     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2105.6M, EPOCH TIME: 1745570743.083516
[04/25 14:15:43     29s] Fast DP-INIT is on for default
[04/25 14:15:43     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:15:43     29s] Atter site array init, number of instance map data is 0.
[04/25 14:15:43     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2105.6M, EPOCH TIME: 1745570743.084365
[04/25 14:15:43     29s] 
[04/25 14:15:43     29s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:15:43     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2105.6M, EPOCH TIME: 1745570743.084687
[04/25 14:15:43     29s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2105.6M, EPOCH TIME: 1745570743.084936
[04/25 14:15:43     29s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2105.6M, EPOCH TIME: 1745570743.085081
[04/25 14:15:43     29s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:2105.6M, EPOCH TIME: 1745570743.085463
[04/25 14:15:43     29s] default core: bins with density > 0.750 = 11.11 % ( 9 / 81 )
[04/25 14:15:43     29s] Density distribution unevenness ratio = 12.655%
[04/25 14:15:43     29s] Density distribution unevenness ratio (U70) = 2.863%
[04/25 14:15:43     29s] Density distribution unevenness ratio (U80) = 0.121%
[04/25 14:15:43     29s] Density distribution unevenness ratio (U90) = 0.000%
[04/25 14:15:43     29s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:2105.6M, EPOCH TIME: 1745570743.085503
[04/25 14:15:43     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2105.6M, EPOCH TIME: 1745570743.085513
[04/25 14:15:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:15:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] All LLGs are deleted
[04/25 14:15:43     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:15:43     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2105.6M, EPOCH TIME: 1745570743.086174
[04/25 14:15:43     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2105.6M, EPOCH TIME: 1745570743.086285
[04/25 14:15:43     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2105.6M, EPOCH TIME: 1745570743.086717
[04/25 14:15:43     29s] *** Free Virtual Timing Model ...(mem=2105.6M)
[04/25 14:15:43     29s] Starting IO pin assignment...
[04/25 14:15:43     29s] The design is not routed. Using placement based method for pin assignment.
[04/25 14:15:43     29s] Completed IO pin assignment.
[04/25 14:15:43     29s] **INFO: Enable pre-place timing setting for timing analysis
[04/25 14:15:43     29s] Set Using Default Delay Limit as 101.
[04/25 14:15:43     29s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/25 14:15:43     29s] Set Default Net Delay as 0 ps.
[04/25 14:15:43     29s] Set Default Net Load as 0 pF. 
[04/25 14:15:43     29s] **INFO: Analyzing IO path groups for slack adjustment
[04/25 14:15:43     29s] Effort level <high> specified for reg2reg_tmp.45015 path_group
[04/25 14:15:43     30s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:15:43     30s] #################################################################################
[04/25 14:15:43     30s] # Design Stage: PreRoute
[04/25 14:15:43     30s] # Design Name: calculator_fsm
[04/25 14:15:43     30s] # Design Mode: 90nm
[04/25 14:15:43     30s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:15:43     30s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:15:43     30s] # Signoff Settings: SI Off 
[04/25 14:15:43     30s] #################################################################################
[04/25 14:15:43     30s] Calculate delays in BcWc mode...
[04/25 14:15:43     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 2107.6M, InitMEM = 2107.6M)
[04/25 14:15:43     30s] Start delay calculation (fullDC) (1 T). (MEM=2107.59)
[04/25 14:15:43     30s] End AAE Lib Interpolated Model. (MEM=2107.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:15:43     30s] Total number of fetched objects 2426
[04/25 14:15:43     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:15:43     30s] End delay calculation. (MEM=2139.28 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:15:43     30s] End delay calculation (fullDC). (MEM=2139.28 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:15:43     30s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2139.3M) ***
[04/25 14:15:43     30s] **INFO: Disable pre-place timing setting for timing analysis
[04/25 14:15:43     30s] Set Using Default Delay Limit as 1000.
[04/25 14:15:43     30s] Set Default Net Delay as 1000 ps.
[04/25 14:15:43     30s] Set Default Net Load as 0.5 pF. 
[04/25 14:15:43     30s] Info: Disable timing driven in postCTS congRepair.
[04/25 14:15:43     30s] 
[04/25 14:15:43     30s] Starting congRepair ...
[04/25 14:15:43     30s] User Input Parameters:
[04/25 14:15:43     30s] - Congestion Driven    : On
[04/25 14:15:43     30s] - Timing Driven        : Off
[04/25 14:15:43     30s] - Area-Violation Based : On
[04/25 14:15:43     30s] - Start Rollback Level : -5
[04/25 14:15:43     30s] - Legalized            : On
[04/25 14:15:43     30s] - Window Based         : Off
[04/25 14:15:43     30s] - eDen incr mode       : Off
[04/25 14:15:43     30s] - Small incr mode      : Off
[04/25 14:15:43     30s] 
[04/25 14:15:43     30s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2129.8M, EPOCH TIME: 1745570743.359951
[04/25 14:15:43     30s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2129.8M, EPOCH TIME: 1745570743.361497
[04/25 14:15:43     30s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2129.8M, EPOCH TIME: 1745570743.361529
[04/25 14:15:43     30s] Starting Early Global Route congestion estimation: mem = 2129.8M
[04/25 14:15:43     30s] (I)      ==================== Layers =====================
[04/25 14:15:43     30s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:43     30s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 14:15:43     30s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:43     30s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 14:15:43     30s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 14:15:43     30s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:43     30s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 14:15:43     30s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 14:15:43     30s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 14:15:43     30s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 14:15:43     30s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 14:15:43     30s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 14:15:43     30s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 14:15:43     30s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 14:15:43     30s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 14:15:43     30s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 14:15:43     30s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 14:15:43     30s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:15:43     30s] (I)      Started Import and model ( Curr Mem: 2129.77 MB )
[04/25 14:15:43     30s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:15:43     30s] (I)      == Non-default Options ==
[04/25 14:15:43     30s] (I)      Maximum routing layer                              : 11
[04/25 14:15:43     30s] (I)      Number of threads                                  : 1
[04/25 14:15:43     30s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 14:15:43     30s] (I)      Method to set GCell size                           : row
[04/25 14:15:43     30s] (I)      Counted 1882 PG shapes. We will not process PG shapes layer by layer.
[04/25 14:15:43     30s] (I)      Use row-based GCell size
[04/25 14:15:43     30s] (I)      Use row-based GCell align
[04/25 14:15:43     30s] (I)      layer 0 area = 80000
[04/25 14:15:43     30s] (I)      layer 1 area = 80000
[04/25 14:15:43     30s] (I)      layer 2 area = 80000
[04/25 14:15:43     30s] (I)      layer 3 area = 80000
[04/25 14:15:43     30s] (I)      layer 4 area = 80000
[04/25 14:15:43     30s] (I)      layer 5 area = 80000
[04/25 14:15:43     30s] (I)      layer 6 area = 80000
[04/25 14:15:43     30s] (I)      layer 7 area = 80000
[04/25 14:15:43     30s] (I)      layer 8 area = 80000
[04/25 14:15:43     30s] (I)      layer 9 area = 400000
[04/25 14:15:43     30s] (I)      layer 10 area = 400000
[04/25 14:15:43     30s] (I)      GCell unit size   : 3420
[04/25 14:15:43     30s] (I)      GCell multiplier  : 1
[04/25 14:15:43     30s] (I)      GCell row height  : 3420
[04/25 14:15:43     30s] (I)      Actual row height : 3420
[04/25 14:15:43     30s] (I)      GCell align ref   : 12000 12160
[04/25 14:15:43     30s] [NR-eGR] Track table information for default rule: 
[04/25 14:15:43     30s] [NR-eGR] M1 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] M2 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] M3 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] M4 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] M5 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] M6 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] M7 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] M8 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] M9 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] M10 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] M11 has single uniform track structure
[04/25 14:15:43     30s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:43     30s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:43     30s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:43     30s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:43     30s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:43     30s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:43     30s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:43     30s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:43     30s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:43     30s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:15:43     30s] [NR-eGR] No double-cut via on layer 1
[04/25 14:15:43     30s] [NR-eGR] No double-cut via on layer 2
[04/25 14:15:43     30s] [NR-eGR] No double-cut via on layer 3
[04/25 14:15:43     30s] [NR-eGR] No double-cut via on layer 4
[04/25 14:15:43     30s] [NR-eGR] No double-cut via on layer 5
[04/25 14:15:43     30s] [NR-eGR] No double-cut via on layer 6
[04/25 14:15:43     30s] [NR-eGR] No double-cut via on layer 7
[04/25 14:15:43     30s] [NR-eGR] No double-cut via on layer 8
[04/25 14:15:43     30s] [NR-eGR] No double-cut via on layer 9
[04/25 14:15:43     30s] [NR-eGR] No double-cut via on layer 10
[04/25 14:15:43     30s] (I)      =============== Default via ===============
[04/25 14:15:43     30s] (I)      +----+------------------+-----------------+
[04/25 14:15:43     30s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 14:15:43     30s] (I)      +----+------------------+-----------------+
[04/25 14:15:43     30s] (I)      |  1 |                  |                 |
[04/25 14:15:43     30s] (I)      |  2 |                  |                 |
[04/25 14:15:43     30s] (I)      |  3 |                  |                 |
[04/25 14:15:43     30s] (I)      |  4 |                  |                 |
[04/25 14:15:43     30s] (I)      |  5 |                  |                 |
[04/25 14:15:43     30s] (I)      |  6 |                  |                 |
[04/25 14:15:43     30s] (I)      |  7 |                  |                 |
[04/25 14:15:43     30s] (I)      |  8 |                  |                 |
[04/25 14:15:43     30s] (I)      |  9 |                  |                 |
[04/25 14:15:43     30s] (I)      | 10 |                  |                 |
[04/25 14:15:43     30s] (I)      +----+------------------+-----------------+
[04/25 14:15:43     30s] [NR-eGR] Read 3076 PG shapes
[04/25 14:15:43     30s] [NR-eGR] Read 0 clock shapes
[04/25 14:15:43     30s] [NR-eGR] Read 0 other shapes
[04/25 14:15:43     30s] [NR-eGR] #Routing Blockages  : 0
[04/25 14:15:43     30s] [NR-eGR] #Instance Blockages : 0
[04/25 14:15:43     30s] [NR-eGR] #PG Blockages       : 3076
[04/25 14:15:43     30s] [NR-eGR] #Halo Blockages     : 0
[04/25 14:15:43     30s] [NR-eGR] #Boundary Blockages : 0
[04/25 14:15:43     30s] [NR-eGR] #Clock Blockages    : 0
[04/25 14:15:43     30s] [NR-eGR] #Other Blockages    : 0
[04/25 14:15:43     30s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 14:15:43     30s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 14:15:43     30s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 14:15:43     30s] (I)      early_global_route_priority property id does not exist.
[04/25 14:15:43     30s] (I)      Read Num Blocks=3076  Num Prerouted Wires=0  Num CS=0
[04/25 14:15:43     30s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:43     30s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:43     30s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:43     30s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:43     30s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:43     30s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:43     30s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 14:15:43     30s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 14:15:43     30s] (I)      Layer 9 (V) : #blockages 308 : #preroutes 0
[04/25 14:15:43     30s] (I)      Layer 10 (H) : #blockages 144 : #preroutes 0
[04/25 14:15:43     30s] (I)      Number of ignored nets                =      0
[04/25 14:15:43     30s] (I)      Number of connected nets              =      0
[04/25 14:15:43     30s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 14:15:43     30s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 14:15:43     30s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 14:15:43     30s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 14:15:43     30s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 14:15:43     30s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 14:15:43     30s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 14:15:43     30s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 14:15:43     30s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 14:15:43     30s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 14:15:43     30s] (I)      Ndr track 0 does not exist
[04/25 14:15:43     30s] (I)      ---------------------Grid Graph Info--------------------
[04/25 14:15:43     30s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 14:15:43     30s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 14:15:43     30s] (I)      Site width          :   400  (dbu)
[04/25 14:15:43     30s] (I)      Row height          :  3420  (dbu)
[04/25 14:15:43     30s] (I)      GCell row height    :  3420  (dbu)
[04/25 14:15:43     30s] (I)      GCell width         :  3420  (dbu)
[04/25 14:15:43     30s] (I)      GCell height        :  3420  (dbu)
[04/25 14:15:43     30s] (I)      Grid                :    89    88    11
[04/25 14:15:43     30s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 14:15:43     30s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 14:15:43     30s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 14:15:43     30s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 14:15:43     30s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 14:15:43     30s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 14:15:43     30s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 14:15:43     30s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 14:15:43     30s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 14:15:43     30s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 14:15:43     30s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 14:15:43     30s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 14:15:43     30s] (I)      --------------------------------------------------------
[04/25 14:15:43     30s] 
[04/25 14:15:43     30s] [NR-eGR] ============ Routing rule table ============
[04/25 14:15:43     30s] [NR-eGR] Rule id: 0  Nets: 2425
[04/25 14:15:43     30s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 14:15:43     30s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[04/25 14:15:43     30s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[04/25 14:15:43     30s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 14:15:43     30s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 14:15:43     30s] [NR-eGR] ========================================
[04/25 14:15:43     30s] [NR-eGR] 
[04/25 14:15:43     30s] (I)      =============== Blocked Tracks ===============
[04/25 14:15:43     30s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:43     30s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 14:15:43     30s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:43     30s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 14:15:43     30s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 14:15:43     30s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 14:15:43     30s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 14:15:43     30s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 14:15:43     30s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 14:15:43     30s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 14:15:43     30s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 14:15:43     30s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 14:15:43     30s] (I)      |    10 |   26840 |     5933 |        22.11% |
[04/25 14:15:43     30s] (I)      |    11 |   26700 |     5864 |        21.96% |
[04/25 14:15:43     30s] (I)      +-------+---------+----------+---------------+
[04/25 14:15:43     30s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2129.77 MB )
[04/25 14:15:43     30s] (I)      Reset routing kernel
[04/25 14:15:43     30s] (I)      Started Global Routing ( Curr Mem: 2129.77 MB )
[04/25 14:15:43     30s] (I)      totalPins=8627  totalGlobalPin=8552 (99.13%)
[04/25 14:15:43     30s] (I)      total 2D Cap : 540624 = (253225 H, 287399 V)
[04/25 14:15:43     30s] [NR-eGR] Layer group 1: route 2425 net(s) in layer range [2, 11]
[04/25 14:15:43     30s] (I)      
[04/25 14:15:43     30s] (I)      ============  Phase 1a Route ============
[04/25 14:15:43     30s] (I)      Usage: 28440 = (13218 H, 15222 V) = (5.22% H, 5.30% V) = (2.260e+04um H, 2.603e+04um V)
[04/25 14:15:43     30s] (I)      
[04/25 14:15:43     30s] (I)      ============  Phase 1b Route ============
[04/25 14:15:43     30s] (I)      Usage: 28440 = (13218 H, 15222 V) = (5.22% H, 5.30% V) = (2.260e+04um H, 2.603e+04um V)
[04/25 14:15:43     30s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.863240e+04um
[04/25 14:15:43     30s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 14:15:43     30s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 14:15:43     30s] (I)      
[04/25 14:15:43     30s] (I)      ============  Phase 1c Route ============
[04/25 14:15:43     30s] (I)      Usage: 28440 = (13218 H, 15222 V) = (5.22% H, 5.30% V) = (2.260e+04um H, 2.603e+04um V)
[04/25 14:15:43     30s] (I)      
[04/25 14:15:43     30s] (I)      ============  Phase 1d Route ============
[04/25 14:15:43     30s] (I)      Usage: 28440 = (13218 H, 15222 V) = (5.22% H, 5.30% V) = (2.260e+04um H, 2.603e+04um V)
[04/25 14:15:43     30s] (I)      
[04/25 14:15:43     30s] (I)      ============  Phase 1e Route ============
[04/25 14:15:43     30s] (I)      Usage: 28440 = (13218 H, 15222 V) = (5.22% H, 5.30% V) = (2.260e+04um H, 2.603e+04um V)
[04/25 14:15:43     30s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.863240e+04um
[04/25 14:15:43     30s] (I)      
[04/25 14:15:43     30s] (I)      ============  Phase 1l Route ============
[04/25 14:15:43     30s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 14:15:43     30s] (I)      Layer  2:      65935     15362         0           0       66203    ( 0.00%) 
[04/25 14:15:43     30s] (I)      Layer  3:      65738     12771         0           0       66211    ( 0.00%) 
[04/25 14:15:43     30s] (I)      Layer  4:      65935      2672         0           0       66203    ( 0.00%) 
[04/25 14:15:43     30s] (I)      Layer  5:      65738       592         0           0       66211    ( 0.00%) 
[04/25 14:15:43     30s] (I)      Layer  6:      65935        19         0           0       66203    ( 0.00%) 
[04/25 14:15:43     30s] (I)      Layer  7:      65738         0         0           0       66211    ( 0.00%) 
[04/25 14:15:43     30s] (I)      Layer  8:      65935         0         0           0       66203    ( 0.00%) 
[04/25 14:15:43     30s] (I)      Layer  9:      32839         0         0           0       33106    ( 0.00%) 
[04/25 14:15:43     30s] (I)      Layer 10:      20608         0         0        3482       23000    (13.15%) 
[04/25 14:15:43     30s] (I)      Layer 11:      20572         0         0        3256       23229    (12.29%) 
[04/25 14:15:43     30s] (I)      Total:        534973     31416         0        6736      542773    ( 1.23%) 
[04/25 14:15:43     30s] (I)      
[04/25 14:15:43     30s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 14:15:43     30s] [NR-eGR]                        OverCon            
[04/25 14:15:43     30s] [NR-eGR]                         #Gcell     %Gcell
[04/25 14:15:43     30s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 14:15:43     30s] [NR-eGR] ----------------------------------------------
[04/25 14:15:43     30s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR] ----------------------------------------------
[04/25 14:15:43     30s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 14:15:43     30s] [NR-eGR] 
[04/25 14:15:43     30s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2137.77 MB )
[04/25 14:15:43     30s] (I)      total 2D Cap : 541103 = (253376 H, 287727 V)
[04/25 14:15:43     30s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 14:15:43     30s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2137.8M
[04/25 14:15:43     30s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.027, REAL:0.027, MEM:2137.8M, EPOCH TIME: 1745570743.388460
[04/25 14:15:43     30s] OPERPROF: Starting HotSpotCal at level 1, MEM:2137.8M, EPOCH TIME: 1745570743.388471
[04/25 14:15:43     30s] [hotspot] +------------+---------------+---------------+
[04/25 14:15:43     30s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 14:15:43     30s] [hotspot] +------------+---------------+---------------+
[04/25 14:15:43     30s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 14:15:43     30s] [hotspot] +------------+---------------+---------------+
[04/25 14:15:43     30s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 14:15:43     30s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 14:15:43     30s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2137.8M, EPOCH TIME: 1745570743.388753
[04/25 14:15:43     30s] Skipped repairing congestion.
[04/25 14:15:43     30s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2137.8M, EPOCH TIME: 1745570743.388770
[04/25 14:15:43     30s] Starting Early Global Route wiring: mem = 2137.8M
[04/25 14:15:43     30s] (I)      ============= Track Assignment ============
[04/25 14:15:43     30s] (I)      Started Track Assignment (1T) ( Curr Mem: 2137.77 MB )
[04/25 14:15:43     30s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 14:15:43     30s] (I)      Run Multi-thread track assignment
[04/25 14:15:43     30s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2137.77 MB )
[04/25 14:15:43     30s] (I)      Started Export ( Curr Mem: 2137.77 MB )
[04/25 14:15:43     30s] [NR-eGR]              Length (um)   Vias 
[04/25 14:15:43     30s] [NR-eGR] --------------------------------
[04/25 14:15:43     30s] [NR-eGR]  M1   (1H)             0   8588 
[04/25 14:15:43     30s] [NR-eGR]  M2   (2V)         22949  13648 
[04/25 14:15:43     30s] [NR-eGR]  M3   (3H)         22015    668 
[04/25 14:15:43     30s] [NR-eGR]  M4   (4V)          4556    145 
[04/25 14:15:43     30s] [NR-eGR]  M5   (5H)          1038      6 
[04/25 14:15:43     30s] [NR-eGR]  M6   (6V)            33      0 
[04/25 14:15:43     30s] [NR-eGR]  M7   (7H)             0      0 
[04/25 14:15:43     30s] [NR-eGR]  M8   (8V)             0      0 
[04/25 14:15:43     30s] [NR-eGR]  M9   (9H)             0      0 
[04/25 14:15:43     30s] [NR-eGR]  M10  (10V)            0      0 
[04/25 14:15:43     30s] [NR-eGR]  M11  (11H)            0      0 
[04/25 14:15:43     30s] [NR-eGR] --------------------------------
[04/25 14:15:43     30s] [NR-eGR]       Total        50590  23055 
[04/25 14:15:43     30s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:15:43     30s] [NR-eGR] Total half perimeter of net bounding box: 40483um
[04/25 14:15:43     30s] [NR-eGR] Total length: 50590um, number of vias: 23055
[04/25 14:15:43     30s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:15:43     30s] [NR-eGR] Total eGR-routed clock nets wire length: 266um, number of vias: 110
[04/25 14:15:43     30s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:15:43     30s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2137.77 MB )
[04/25 14:15:43     30s] Early Global Route wiring runtime: 0.02 seconds, mem = 2084.8M
[04/25 14:15:43     30s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.024, REAL:0.024, MEM:2084.8M, EPOCH TIME: 1745570743.412937
[04/25 14:15:43     30s] Tdgp not successfully inited but do clear! skip clearing
[04/25 14:15:43     30s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/25 14:15:43     30s] *** Finishing placeDesign default flow ***
[04/25 14:15:43     30s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 4, mem = 2084.8M **
[04/25 14:15:43     30s] Tdgp not successfully inited but do clear! skip clearing
[04/25 14:15:43     30s] 
[04/25 14:15:43     30s] *** Summary of all messages that are not suppressed in this session:
[04/25 14:15:43     30s] Severity  ID               Count  Summary                                  
[04/25 14:15:43     30s] WARNING   IMPDB-2078          66  Output pin %s of instance %s is connecte...
[04/25 14:15:43     30s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/25 14:15:43     30s] WARNING   IMPDC-348           96  The output pin %s is connected to power/...
[04/25 14:15:43     30s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/25 14:15:43     30s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[04/25 14:15:43     30s] *** Message Summary: 166 warning(s), 0 error(s)
[04/25 14:15:43     30s] 
[04/25 14:15:43     30s] *** placeDesign #2 [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:00:30.3/0:04:39.2 (0.1), mem = 2084.8M
[04/25 14:15:43     30s] 
[04/25 14:15:43     30s] =============================================================================================
[04/25 14:15:43     30s]  Final TAT Report : placeDesign #2                                              21.15-s110_1
[04/25 14:15:43     30s] =============================================================================================
[04/25 14:15:43     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:15:43     30s] ---------------------------------------------------------------------------------------------
[04/25 14:15:43     30s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:15:43     30s] [ TimingUpdate           ]      8   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 14:15:43     30s] [ FullDelayCalc          ]      5   0:00:00.5  (  11.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 14:15:43     30s] [ MISC                   ]          0:00:03.5  (  85.7 % )     0:00:03.5 /  0:00:03.5    1.0
[04/25 14:15:43     30s] ---------------------------------------------------------------------------------------------
[04/25 14:15:43     30s]  placeDesign #2 TOTAL               0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.1    1.0
[04/25 14:15:43     30s] ---------------------------------------------------------------------------------------------
[04/25 14:15:43     30s] 
[04/25 14:16:54     32s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/25 14:16:54     32s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/25 14:16:54     32s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[04/25 14:16:54     32s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/25 14:16:54     32s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[04/25 14:16:54     32s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/25 14:16:54     32s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[04/25 14:16:54     32s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/25 14:16:54     32s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/25 14:16:54     32s] <CMD> routeDesign -globalDetail
[04/25 14:16:54     32s] ### Time Record (routeDesign) is installed.
[04/25 14:16:54     32s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.38 (MB), peak = 1839.57 (MB)
[04/25 14:16:54     32s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[04/25 14:16:54     32s] #**INFO: setDesignMode -flowEffort standard
[04/25 14:16:54     32s] #**INFO: setDesignMode -powerEffort none
[04/25 14:16:54     32s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/25 14:16:54     32s] **INFO: User settings:
[04/25 14:16:54     32s] setNanoRouteMode -drouteEndIteration            1
[04/25 14:16:54     32s] setNanoRouteMode -droutePostRouteSpreadWire     1
[04/25 14:16:54     32s] setNanoRouteMode -droutePostRouteWidenWireRule  VLMDefaultSetup
[04/25 14:16:54     32s] setNanoRouteMode -extractThirdPartyCompatible   false
[04/25 14:16:54     32s] setNanoRouteMode -routeBottomRoutingLayer       1
[04/25 14:16:54     32s] setNanoRouteMode -routeTopRoutingLayer          11
[04/25 14:16:54     32s] setNanoRouteMode -routeWithSiDriven             true
[04/25 14:16:54     32s] setNanoRouteMode -routeWithTimingDriven         true
[04/25 14:16:54     32s] setNanoRouteMode -timingEngine                  {}
[04/25 14:16:54     32s] setExtractRCMode -engine                        preRoute
[04/25 14:16:54     32s] setDelayCalMode -engine                         aae
[04/25 14:16:54     32s] setDelayCalMode -ignoreNetLoad                  false
[04/25 14:16:54     32s] 
[04/25 14:16:54     32s] #RC has no qx tech file defined
[04/25 14:16:54     32s] #No active RC corner or QRC tech file is missing.
[04/25 14:16:54     32s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/25 14:16:54     32s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/25 14:16:54     32s] OPERPROF: Starting checkPlace at level 1, MEM:2085.6M, EPOCH TIME: 1745570814.630592
[04/25 14:16:54     32s] Processing tracks to init pin-track alignment.
[04/25 14:16:54     32s] z: 2, totalTracks: 1
[04/25 14:16:54     32s] z: 4, totalTracks: 1
[04/25 14:16:54     32s] z: 6, totalTracks: 1
[04/25 14:16:54     32s] z: 8, totalTracks: 1
[04/25 14:16:54     32s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:16:54     32s] All LLGs are deleted
[04/25 14:16:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:16:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:16:54     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2085.6M, EPOCH TIME: 1745570814.632469
[04/25 14:16:54     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2085.6M, EPOCH TIME: 1745570814.632611
[04/25 14:16:54     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2085.6M, EPOCH TIME: 1745570814.632652
[04/25 14:16:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:16:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:16:54     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2085.6M, EPOCH TIME: 1745570814.633285
[04/25 14:16:54     32s] Max number of tech site patterns supported in site array is 256.
[04/25 14:16:54     32s] Core basic site is CoreSite
[04/25 14:16:54     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2085.6M, EPOCH TIME: 1745570814.633371
[04/25 14:16:54     32s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 14:16:54     32s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 14:16:54     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2085.6M, EPOCH TIME: 1745570814.633631
[04/25 14:16:54     32s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 14:16:54     32s] SiteArray: use 311,296 bytes
[04/25 14:16:54     32s] SiteArray: current memory after site array memory allocation 2085.6M
[04/25 14:16:54     32s] SiteArray: FP blocked sites are writable
[04/25 14:16:54     32s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 14:16:54     32s] Atter site array init, number of instance map data is 0.
[04/25 14:16:54     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2085.6M, EPOCH TIME: 1745570814.634444
[04/25 14:16:54     32s] 
[04/25 14:16:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:16:54     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.002, MEM:2085.6M, EPOCH TIME: 1745570814.634571
[04/25 14:16:54     32s] Begin checking placement ... (start mem=2085.6M, init mem=2085.6M)
[04/25 14:16:54     32s] Begin checking exclusive groups violation ...
[04/25 14:16:54     32s] There are 0 groups to check, max #box is 0, total #box is 0
[04/25 14:16:54     32s] Finished checking exclusive groups violations. Found 0 Vio.
[04/25 14:16:54     32s] 
[04/25 14:16:54     32s] Running CheckPlace using 1 thread in normal mode...
[04/25 14:16:54     32s] 
[04/25 14:16:54     32s] ...checkPlace normal is done!
[04/25 14:16:54     32s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2085.6M, EPOCH TIME: 1745570814.643391
[04/25 14:16:54     32s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2085.6M, EPOCH TIME: 1745570814.643982
[04/25 14:16:54     32s] *info: Placed = 2455           (Fixed = 162)
[04/25 14:16:54     32s] *info: Unplaced = 0           
[04/25 14:16:54     32s] Placement Density:59.66%(11388/19087)
[04/25 14:16:54     32s] Placement Density (including fixed std cells):60.58%(11831/19530)
[04/25 14:16:54     32s] All LLGs are deleted
[04/25 14:16:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2455).
[04/25 14:16:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:16:54     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2085.6M, EPOCH TIME: 1745570814.644293
[04/25 14:16:54     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2085.6M, EPOCH TIME: 1745570814.644433
[04/25 14:16:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:16:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:16:54     32s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2085.6M)
[04/25 14:16:54     32s] OPERPROF: Finished checkPlace at level 1, CPU:0.014, REAL:0.014, MEM:2085.6M, EPOCH TIME: 1745570814.644922
[04/25 14:16:54     32s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[04/25 14:16:54     32s] 
[04/25 14:16:54     32s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/25 14:16:54     32s] *** Changed status on (0) nets in Clock.
[04/25 14:16:54     32s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2085.6M) ***
[04/25 14:16:54     32s] 
[04/25 14:16:54     32s] globalDetailRoute
[04/25 14:16:54     32s] 
[04/25 14:16:54     32s] #Start globalDetailRoute on Fri Apr 25 14:16:54 2025
[04/25 14:16:54     32s] #
[04/25 14:16:54     32s] ### Time Record (globalDetailRoute) is installed.
[04/25 14:16:54     32s] ### Time Record (Pre Callback) is installed.
[04/25 14:16:54     32s] ### Time Record (Pre Callback) is uninstalled.
[04/25 14:16:54     32s] ### Time Record (DB Import) is installed.
[04/25 14:16:54     32s] ### Time Record (Timing Data Generation) is installed.
[04/25 14:16:54     32s] #Generating timing data, please wait...
[04/25 14:16:54     32s] #2426 total nets, 2425 already routed, 2425 will ignore in trialRoute
[04/25 14:16:54     32s] ### run_trial_route starts on Fri Apr 25 14:16:54 2025 with memory = 1798.71 (MB), peak = 1839.57 (MB)
[04/25 14:16:54     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 14:16:54     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 14:16:54     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 14:16:54     32s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 14:16:54     32s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/25 14:16:54     32s] ### dump_timing_file starts on Fri Apr 25 14:16:54 2025 with memory = 1800.51 (MB), peak = 1839.57 (MB)
[04/25 14:16:54     32s] ### extractRC starts on Fri Apr 25 14:16:54 2025 with memory = 1800.51 (MB), peak = 1839.57 (MB)
[04/25 14:16:54     32s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 14:16:54     32s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:16:54     32s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/25 14:16:54     32s] #Dump tif for version 2.1
[04/25 14:16:54     32s] End AAE Lib Interpolated Model. (MEM=2101.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:16:54     32s] Total number of fetched objects 2426
[04/25 14:16:54     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:16:54     32s] End delay calculation. (MEM=2141.3 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:16:55     32s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.03 (MB), peak = 1846.44 (MB)
[04/25 14:16:55     32s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[04/25 14:16:55     32s] #Done generating timing data.
[04/25 14:16:55     32s] ### Time Record (Timing Data Generation) is uninstalled.
[04/25 14:16:55     32s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VSS of instance g7118 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VDD of instance g7118 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VSS of instance done_reg77 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VDD of instance done_reg77 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[0]25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[0]25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[1]26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[1]26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[2]27 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[2]27 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[3]28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[3]28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[4]29 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[4]29 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[5]30 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[5]30 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[6]31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[6]31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VSS of instance result_reg[7]32 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (NRIG-34) Power/Ground pin VDD of instance result_reg[7]32 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/25 14:16:55     32s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/25 14:16:55     32s] #To increase the message display limit, refer to the product command reference manual.
[04/25 14:16:55     32s] ### Net info: total nets: 2462
[04/25 14:16:55     32s] ### Net info: dirty nets: 0
[04/25 14:16:55     32s] ### Net info: marked as disconnected nets: 0
[04/25 14:16:55     32s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/25 14:16:55     32s] #num needed restored net=0
[04/25 14:16:55     32s] #need_extraction net=0 (total=2462)
[04/25 14:16:55     32s] ### Net info: fully routed nets: 0
[04/25 14:16:55     32s] ### Net info: trivial (< 2 pins) nets: 4
[04/25 14:16:55     32s] ### Net info: unrouted nets: 2458
[04/25 14:16:55     32s] ### Net info: re-extraction nets: 0
[04/25 14:16:55     32s] ### Net info: ignored nets: 0
[04/25 14:16:55     32s] ### Net info: skip routing nets: 0
[04/25 14:16:55     32s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/25 14:16:55     32s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/25 14:16:55     32s] #Start reading timing information from file .timing_file_45015.tif.gz ...
[04/25 14:16:55     32s] #Read in timing information for 72 ports, 2293 instances from timing file .timing_file_45015.tif.gz.
[04/25 14:16:55     32s] ### import design signature (8): route=777742788 fixed_route=777742788 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1863554985 dirty_area=0 del_dirty_area=0 cell=1601228680 placement=662664449 pin_access=1 inst_pattern=1
[04/25 14:16:55     32s] ### Time Record (DB Import) is uninstalled.
[04/25 14:16:55     32s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[04/25 14:16:55     32s] #RTESIG:78da95d2bd6ec3201000e0ce7d8a13c9e04a49cb618361addaad7f4adaac11898963c9c1
[04/25 14:16:55     32s] #       15e0a16f5fa476499540b3c2c7dd717793e9ea710184e12df2b947a46b8497056354219b
[04/25 14:16:55     32s] #       334aab3b86eb78f5714fae27d3d7b777564a40283a1b4c6bdc0c466f1c78134267db9b5f
[04/25 14:16:55     32s] #       a224ec74ef0d149b61e867d07c597de8b6d0989d1efbf087575c014d47ac290382040a1f
[04/25 14:16:55     32s] #       5c3c3d632490d5d3f3c34f92a509e367fa05d218f6a8d053089984e0c67f7e06b12a2fe2
[04/25 14:16:55     32s] #       9c5ec2b912f98a45cdf3a896223747ac1502d977ed3ed34729e3787cd0b6d1ae89d6d8f1
[04/25 14:16:55     32s] #       704e9640ec604d4ab1b886474d396944ac3fb78828399074f1d1887c32a912e6ea1b0fe8
[04/25 14:16:55     32s] #       012a
[04/25 14:16:55     32s] #
[04/25 14:16:55     32s] ### Time Record (Data Preparation) is installed.
[04/25 14:16:55     32s] #RTESIG:78da95924f4fc3300cc539f329ac6c87226d10bb4d9b5c27b8f14f03769dca9a7595ba14
[04/25 14:16:55     32s] #       35c9816f4f045c86b6845d939ffdfc9e3d99aeee96c008af51cc2d225f233c2e89b8429a
[04/25 14:16:55     32s] #       13e7c50de13a7cbd2dd8e564faf4fc4ab90484ac334eb77a9c81b77a04ab9deb4c7bf58b
[04/25 14:16:55     32s] #       2809dbbab71ab2f761e867d07c9a7adf6da0d1dbdaf7ee0f5e08053cdeb1e2040c1964d6
[04/25 14:16:55     32s] #       8de1f5042381adee1f6e7f445eb4f31ff10ae4a1edc1a0c72024096ef4ff348358e467e1
[04/25 14:16:55     32s] #       829f830b55a6272e2b91862a59a6f688954260bbaedd25729432acc7bada34f5d804561b
[04/25 14:16:55     32s] #       bf3f45e6c0cc6074945224807d3b880b53b8d783f48e3265309aba589441312516124b8a
[04/25 14:16:55     32s] #       4915612ebe005f5e0ddf
[04/25 14:16:55     32s] #
[04/25 14:16:55     32s] ### Time Record (Data Preparation) is uninstalled.
[04/25 14:16:55     32s] ### Time Record (Global Routing) is installed.
[04/25 14:16:55     32s] ### Time Record (Global Routing) is uninstalled.
[04/25 14:16:55     32s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/25 14:16:55     32s] #Total number of routable nets = 2458.
[04/25 14:16:55     32s] #Total number of nets in the design = 2462.
[04/25 14:16:55     32s] #2458 routable nets do not have any wires.
[04/25 14:16:55     32s] #2458 nets will be global routed.
[04/25 14:16:55     32s] ### Time Record (Data Preparation) is installed.
[04/25 14:16:55     32s] #Start routing data preparation on Fri Apr 25 14:16:55 2025
[04/25 14:16:55     32s] #
[04/25 14:16:55     32s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
[04/25 14:16:55     32s] #Minimum voltage of a net in the design = 0.000.
[04/25 14:16:55     32s] #Maximum voltage of a net in the design = 1.320.
[04/25 14:16:55     32s] #Voltage range [0.000 - 1.320] has 2427 nets.
[04/25 14:16:55     32s] #Voltage range [0.000 - 0.000] has 34 nets.
[04/25 14:16:55     32s] #Voltage range [1.080 - 1.320] has 1 net.
[04/25 14:16:55     32s] #Build and mark too close pins for the same net.
[04/25 14:16:55     32s] ### Time Record (Cell Pin Access) is installed.
[04/25 14:16:55     32s] #Rebuild pin access data for design.
[04/25 14:16:55     32s] #Initial pin access analysis.
[04/25 14:16:55     32s] #Detail pin access analysis.
[04/25 14:16:55     33s] ### Time Record (Cell Pin Access) is uninstalled.
[04/25 14:16:55     33s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
[04/25 14:16:55     33s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 14:16:55     33s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 14:16:55     33s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 14:16:55     33s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 14:16:55     33s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 14:16:55     33s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 14:16:55     33s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 14:16:55     33s] # M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
[04/25 14:16:55     33s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/25 14:16:55     33s] # M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/25 14:16:55     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.45 (MB), peak = 1846.44 (MB)
[04/25 14:16:55     33s] #ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
[04/25 14:16:55     33s] ### Time Record (Data Preparation) is uninstalled.
[04/25 14:16:55     33s] #	no debugging net set
[04/25 14:16:55     33s] #Cpu time = 00:00:01
[04/25 14:16:55     33s] #Elapsed time = 00:00:01
[04/25 14:16:55     33s] #Increased memory = 12.64 (MB)
[04/25 14:16:55     33s] #Total memory = 1811.35 (MB)
[04/25 14:16:55     33s] #Peak memory = 1846.44 (MB)
[04/25 14:16:55     33s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[04/25 14:16:55     33s] ### Time Record (globalDetailRoute) is uninstalled.
[04/25 14:16:55     33s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/25 14:16:55     33s] #Default setup view is reset to WORST.
[04/25 14:16:55     33s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1802.02 (MB), peak = 1846.44 (MB)
[04/25 14:16:55     33s] 
[04/25 14:16:55     33s] *** Summary of all messages that are not suppressed in this session:
[04/25 14:16:55     33s] Severity  ID               Count  Summary                                  
[04/25 14:16:55     33s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/25 14:16:55     33s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/25 14:16:55     33s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[04/25 14:16:55     33s] *** Message Summary: 6 warning(s), 0 error(s)
[04/25 14:16:55     33s] 
[04/25 14:16:55     33s] ### Time Record (routeDesign) is uninstalled.
[04/25 14:16:55     33s] ### 
[04/25 14:16:55     33s] ###   Scalability Statistics
[04/25 14:16:55     33s] ### 
[04/25 14:16:55     33s] ### --------------------------------+----------------+----------------+----------------+
[04/25 14:16:55     33s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/25 14:16:55     33s] ### --------------------------------+----------------+----------------+----------------+
[04/25 14:16:55     33s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/25 14:16:55     33s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/25 14:16:55     33s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/25 14:16:55     33s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/25 14:16:55     33s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/25 14:16:55     33s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/25 14:16:55     33s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[04/25 14:16:55     33s] ### --------------------------------+----------------+----------------+----------------+
[04/25 14:16:55     33s] ### 
[04/25 14:16:55     33s] 1
[04/25 14:16:59     33s] <CMD> selectInst div_38_50_g24503
[04/25 14:17:09     33s] <CMD> getCTSMode -engine -quiet
[04/25 14:17:28     34s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType bcwc -log true
[04/25 14:17:52     35s] <CMD> get_ccopt_clock_trees
[04/25 14:17:52     35s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[04/25 14:17:52     35s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[04/25 14:17:52     35s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[04/25 14:17:52     35s] Extracting original clock gating for clk...
[04/25 14:17:52     35s]   clock_tree clk contains 34 sinks and 0 clock gates.
[04/25 14:17:52     35s] Extracting original clock gating for clk done.
[04/25 14:17:52     35s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner MIN -early -clock_tree clk 0.200
[04/25 14:17:52     35s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner MIN -late -clock_tree clk 0.200
[04/25 14:17:52     35s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MIN -early -clock_tree clk 0.100
[04/25 14:17:52     35s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MAX -early -clock_tree clk 0.100
[04/25 14:17:52     35s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MIN -late -clock_tree clk 0.100
[04/25 14:17:52     35s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MAX -late -clock_tree clk 0.100
[04/25 14:17:52     35s] <CMD> set_ccopt_property clock_period -pin clk 12
[04/25 14:17:52     35s] <CMD> set_ccopt_property timing_connectivity_info {}
[04/25 14:17:52     35s] <CMD> create_ccopt_skew_group -name clk/SDC -sources clk -auto_sinks
[04/25 14:17:52     35s] The skew group clk/SDC was created. It contains 34 sinks and 1 sources.
[04/25 14:17:52     35s] <CMD> set_ccopt_property include_source_latency -skew_group clk/SDC true
[04/25 14:17:52     35s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/SDC clk
[04/25 14:17:52     35s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/SDC SDC
[04/25 14:17:52     35s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/SDC {MIN MAX}
[04/25 14:17:52     35s] <CMD> check_ccopt_clock_tree_convergence
[04/25 14:17:52     35s] Checking clock tree convergence...
[04/25 14:17:52     35s] Checking clock tree convergence done.
[04/25 14:17:52     35s] <CMD> get_ccopt_property auto_design_state_for_ilms
[04/25 14:18:12     35s] <CMD> getCTSMode -engine -quiet
[04/25 14:18:14     35s] <CMD> ctd_win -side none -id ctd_window
[04/25 14:18:14     35s] Clock tree timing engine global stage delay update for MAX:setup.late...
[04/25 14:18:14     35s] AAE DB initialization (MEM=2067.57 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/25 14:18:14     35s] Start AAE Lib Loading. (MEM=2067.57)
[04/25 14:18:14     35s] End AAE Lib Loading. (MEM=2086.65 CPU=0:00:00.0 Real=0:00:00.0)
[04/25 14:18:14     35s] End AAE Lib Interpolated Model. (MEM=2086.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:18:14     35s] (I)      Initializing Steiner engine. 
[04/25 14:18:14     35s] (I)      ==================== Layers =====================
[04/25 14:18:14     35s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:18:14     35s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 14:18:14     35s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:18:14     35s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 14:18:14     35s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 14:18:14     35s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:18:14     35s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 14:18:14     35s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 14:18:14     35s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 14:18:14     35s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 14:18:14     35s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 14:18:14     35s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 14:18:14     35s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 14:18:14     35s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 14:18:14     35s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 14:18:14     35s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 14:18:14     35s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 14:18:14     35s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:18:14     35s] Clock tree timing engine global stage delay update for MAX:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 14:18:26     36s] <CMD> getAnalysisMode -checkType -quiet
[04/25 14:18:28     36s] <CMD> get_time_unit
[04/25 14:18:28     36s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[04/25 14:18:28     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:18:28     36s] #################################################################################
[04/25 14:18:28     36s] # Design Stage: PreRoute
[04/25 14:18:28     36s] # Design Name: calculator_fsm
[04/25 14:18:28     36s] # Design Mode: 90nm
[04/25 14:18:28     36s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:18:28     36s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:18:28     36s] # Signoff Settings: SI Off 
[04/25 14:18:28     36s] #################################################################################
[04/25 14:18:28     36s] Extraction called for design 'calculator_fsm' of instances=2455 and nets=2462 using extraction engine 'preRoute' .
[04/25 14:18:28     36s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 14:18:28     36s] Type 'man IMPEXT-3530' for more detail.
[04/25 14:18:28     36s] PreRoute RC Extraction called for design calculator_fsm.
[04/25 14:18:28     36s] RC Extraction called in multi-corner(1) mode.
[04/25 14:18:28     36s] RCMode: PreRoute
[04/25 14:18:28     36s]       RC Corner Indexes            0   
[04/25 14:18:28     36s] Capacitance Scaling Factor   : 1.00000 
[04/25 14:18:28     36s] Resistance Scaling Factor    : 1.00000 
[04/25 14:18:28     36s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 14:18:28     36s] Clock Res. Scaling Factor    : 1.00000 
[04/25 14:18:28     36s] Shrink Factor                : 0.90000
[04/25 14:18:28     36s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 14:18:28     36s] Using capacitance table file ...
[04/25 14:18:28     36s] 
[04/25 14:18:28     36s] Trim Metal Layers:
[04/25 14:18:28     36s] LayerId::1 widthSet size::4
[04/25 14:18:28     36s] LayerId::2 widthSet size::4
[04/25 14:18:28     36s] LayerId::3 widthSet size::4
[04/25 14:18:28     36s] LayerId::4 widthSet size::4
[04/25 14:18:28     36s] LayerId::5 widthSet size::4
[04/25 14:18:28     36s] LayerId::6 widthSet size::4
[04/25 14:18:28     36s] LayerId::7 widthSet size::5
[04/25 14:18:28     36s] LayerId::8 widthSet size::5
[04/25 14:18:28     36s] LayerId::9 widthSet size::5
[04/25 14:18:28     36s] LayerId::10 widthSet size::4
[04/25 14:18:28     36s] LayerId::11 widthSet size::3
[04/25 14:18:28     36s] Updating RC grid for preRoute extraction ...
[04/25 14:18:28     36s] eee: pegSigSF::1.070000
[04/25 14:18:28     36s] Initializing multi-corner capacitance tables ... 
[04/25 14:18:28     36s] Initializing multi-corner resistance tables ...
[04/25 14:18:28     36s] Creating RPSQ from WeeR and WRes ...
[04/25 14:18:28     36s] eee: l::1 avDens::0.098899 usedTrk::720.973914 availTrk::7290.000000 sigTrk::720.973914
[04/25 14:18:28     36s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:18:28     36s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:18:28     36s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:18:28     36s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:18:28     36s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:18:28     36s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:18:28     36s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:18:28     36s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:18:28     36s] eee: l::10 avDens::0.068475 usedTrk::147.535937 availTrk::2154.600000 sigTrk::147.535937
[04/25 14:18:28     36s] eee: l::11 avDens::0.071438 usedTrk::153.920439 availTrk::2154.600000 sigTrk::153.920439
[04/25 14:18:28     36s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:18:28     36s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809100 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 14:18:28     36s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2127.867M)
[04/25 14:18:28     36s] Calculate delays in BcWc mode...
[04/25 14:18:28     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 2145.4M, InitMEM = 2145.4M)
[04/25 14:18:28     36s] Start delay calculation (fullDC) (1 T). (MEM=2145.41)
[04/25 14:18:28     36s] End AAE Lib Interpolated Model. (MEM=2145.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:18:28     36s] Total number of fetched objects 2426
[04/25 14:18:28     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:18:28     36s] End delay calculation. (MEM=2202.64 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:18:28     36s] End delay calculation (fullDC). (MEM=2202.64 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:18:28     36s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2202.6M) ***
[04/25 14:18:28     36s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 14:18:28     36s] Parsing file top.mtarpt...
[04/25 14:18:37     37s] <CMD> getAnalysisMode -checkType -quiet
[04/25 14:18:39     37s] <CMD> get_time_unit
[04/25 14:18:39     37s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[04/25 14:18:39     38s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:18:39     38s] #################################################################################
[04/25 14:18:39     38s] # Design Stage: PreRoute
[04/25 14:18:39     38s] # Design Name: calculator_fsm
[04/25 14:18:39     38s] # Design Mode: 90nm
[04/25 14:18:39     38s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:18:39     38s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:18:39     38s] # Signoff Settings: SI Off 
[04/25 14:18:39     38s] #################################################################################
[04/25 14:18:39     38s] Calculate delays in BcWc mode...
[04/25 14:18:39     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 2194.6M, InitMEM = 2194.6M)
[04/25 14:18:39     38s] Start delay calculation (fullDC) (1 T). (MEM=2194.64)
[04/25 14:18:39     38s] End AAE Lib Interpolated Model. (MEM=2194.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:18:39     38s] Total number of fetched objects 2426
[04/25 14:18:39     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:18:39     38s] End delay calculation. (MEM=2213.72 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:18:39     38s] End delay calculation (fullDC). (MEM=2213.72 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:18:39     38s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2213.7M) ***
[04/25 14:18:39     38s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 14:18:39     38s] Parsing file top.mtarpt...
[04/25 14:22:10     45s] <CMD> getFillerMode -quiet
[04/25 14:22:19     45s] <CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
[04/25 14:22:19     45s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2221.7M, EPOCH TIME: 1745571139.187575
[04/25 14:22:19     45s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2221.7M, EPOCH TIME: 1745571139.187699
[04/25 14:22:19     45s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2221.7M, EPOCH TIME: 1745571139.187719
[04/25 14:22:19     45s] Processing tracks to init pin-track alignment.
[04/25 14:22:19     45s] z: 2, totalTracks: 1
[04/25 14:22:19     45s] z: 4, totalTracks: 1
[04/25 14:22:19     45s] z: 6, totalTracks: 1
[04/25 14:22:19     45s] z: 8, totalTracks: 1
[04/25 14:22:19     45s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:22:19     45s] All LLGs are deleted
[04/25 14:22:19     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:19     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:19     45s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2221.7M, EPOCH TIME: 1745571139.189519
[04/25 14:22:19     45s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2221.7M, EPOCH TIME: 1745571139.189679
[04/25 14:22:19     45s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2221.7M, EPOCH TIME: 1745571139.189734
[04/25 14:22:19     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:19     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:19     45s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2221.7M, EPOCH TIME: 1745571139.190317
[04/25 14:22:19     45s] Max number of tech site patterns supported in site array is 256.
[04/25 14:22:19     45s] Core basic site is CoreSite
[04/25 14:22:19     45s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:22:19     45s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2221.7M, EPOCH TIME: 1745571139.199265
[04/25 14:22:19     45s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 14:22:19     45s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 14:22:19     45s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2221.7M, EPOCH TIME: 1745571139.199536
[04/25 14:22:19     45s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 14:22:19     45s] SiteArray: use 311,296 bytes
[04/25 14:22:19     45s] SiteArray: current memory after site array memory allocation 2221.7M
[04/25 14:22:19     45s] SiteArray: FP blocked sites are writable
[04/25 14:22:19     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:22:19     45s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2221.7M, EPOCH TIME: 1745571139.200041
[04/25 14:22:19     45s] Process 342 wires and vias for routing blockage and capacity analysis
[04/25 14:22:19     45s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:2221.7M, EPOCH TIME: 1745571139.200169
[04/25 14:22:19     45s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 14:22:19     45s] Atter site array init, number of instance map data is 0.
[04/25 14:22:19     45s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.011, REAL:0.011, MEM:2221.7M, EPOCH TIME: 1745571139.200891
[04/25 14:22:19     45s] 
[04/25 14:22:19     45s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:22:19     45s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:2221.7M, EPOCH TIME: 1745571139.201278
[04/25 14:22:19     45s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2221.7M, EPOCH TIME: 1745571139.201291
[04/25 14:22:19     45s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2221.7M, EPOCH TIME: 1745571139.201301
[04/25 14:22:19     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2221.7MB).
[04/25 14:22:19     45s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.014, REAL:0.014, MEM:2221.7M, EPOCH TIME: 1745571139.201409
[04/25 14:22:19     45s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.014, REAL:0.014, MEM:2221.7M, EPOCH TIME: 1745571139.201417
[04/25 14:22:19     45s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2221.7M, EPOCH TIME: 1745571139.201426
[04/25 14:22:19     45s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[04/25 14:22:19     45s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2221.7M, EPOCH TIME: 1745571139.201466
[04/25 14:22:19     45s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2221.7M, EPOCH TIME: 1745571139.202944
[04/25 14:22:19     45s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2221.7M, EPOCH TIME: 1745571139.202964
[04/25 14:22:19     45s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2221.7M, EPOCH TIME: 1745571139.203090
[04/25 14:22:19     45s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2221.7M, EPOCH TIME: 1745571139.203110
[04/25 14:22:19     45s] AddFiller init all instances time CPU:0.000, REAL:0.000
[04/25 14:22:19     45s] AddFiller main function time CPU:0.019, REAL:0.019
[04/25 14:22:19     45s] Filler instance commit time CPU:0.007, REAL:0.007
[04/25 14:22:19     45s] *INFO: Adding fillers to top-module.
[04/25 14:22:19     45s] *INFO:   Added 106 filler insts (cell FILL64 / prefix FILLER).
[04/25 14:22:19     45s] *INFO:   Added 95 filler insts (cell FILL32 / prefix FILLER).
[04/25 14:22:19     45s] *INFO:   Added 257 filler insts (cell FILL16 / prefix FILLER).
[04/25 14:22:19     45s] *INFO:   Added 372 filler insts (cell FILL8 / prefix FILLER).
[04/25 14:22:19     45s] *INFO:   Added 676 filler insts (cell FILL4 / prefix FILLER).
[04/25 14:22:19     45s] *INFO:   Added 951 filler insts (cell FILL2 / prefix FILLER).
[04/25 14:22:19     45s] *INFO:   Added 935 filler insts (cell FILL1 / prefix FILLER).
[04/25 14:22:19     45s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.020, REAL:0.020, MEM:2237.7M, EPOCH TIME: 1745571139.222685
[04/25 14:22:19     45s] *INFO: Total 3392 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[04/25 14:22:19     45s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.020, REAL:0.020, MEM:2237.7M, EPOCH TIME: 1745571139.222716
[04/25 14:22:19     45s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2237.7M, EPOCH TIME: 1745571139.222726
[04/25 14:22:19     45s] For 3392 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2237.7M, EPOCH TIME: 1745571139.222779
[04/25 14:22:19     45s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.020, REAL:0.020, MEM:2237.7M, EPOCH TIME: 1745571139.222788
[04/25 14:22:19     45s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.020, REAL:0.020, MEM:2237.7M, EPOCH TIME: 1745571139.222796
[04/25 14:22:19     45s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2237.7M, EPOCH TIME: 1745571139.222846
[04/25 14:22:19     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5847).
[04/25 14:22:19     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:19     45s] All LLGs are deleted
[04/25 14:22:19     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:19     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:19     45s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2237.7M, EPOCH TIME: 1745571139.223885
[04/25 14:22:19     45s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2237.4M, EPOCH TIME: 1745571139.224028
[04/25 14:22:19     45s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.002, REAL:0.002, MEM:2182.4M, EPOCH TIME: 1745571139.224872
[04/25 14:22:19     45s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.037, REAL:0.037, MEM:2182.4M, EPOCH TIME: 1745571139.224908
[04/25 14:22:45     46s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/25 14:22:45     46s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix calculator_fsm_preCTS -outDir timingReports
[04/25 14:22:45     46s] AAE DB initialization (MEM=2143.09 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/25 14:22:45     46s] #optDebug: fT-S <1 1 0 0 0>
[04/25 14:22:45     46s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:46.5/0:11:40.8 (0.1), mem = 2143.1M
[04/25 14:22:45     46s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/25 14:22:45     46s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/25 14:22:45     46s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2130.1M, EPOCH TIME: 1745571165.093552
[04/25 14:22:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:45     46s] All LLGs are deleted
[04/25 14:22:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:45     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2130.1M, EPOCH TIME: 1745571165.093594
[04/25 14:22:45     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2130.1M, EPOCH TIME: 1745571165.093609
[04/25 14:22:45     46s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2130.1M, EPOCH TIME: 1745571165.093628
[04/25 14:22:45     46s] Start to check current routing status for nets...
[04/25 14:22:45     46s] Net ADD_TC_OP_n_527 is not routed.
[04/25 14:22:45     46s] Early Global Route is going to be called for routing.
[04/25 14:22:45     46s] End to check current routing status for nets (mem=2130.1M)
[04/25 14:22:45     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.5 mem=2130.1M
[04/25 14:22:45     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.5 mem=2130.1M
[04/25 14:22:45     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 14:22:45     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 14:22:45     46s] (I)      Started Import and model ( Curr Mem: 2130.09 MB )
[04/25 14:22:45     46s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:22:45     46s] (I)      == Non-default Options ==
[04/25 14:22:45     46s] (I)      Route open nets only                               : true
[04/25 14:22:45     46s] (I)      Maximum routing layer                              : 11
[04/25 14:22:45     46s] (I)      Minimum routing layer                              : 1
[04/25 14:22:45     46s] (I)      Number of threads                                  : 1
[04/25 14:22:45     46s] (I)      Method to set GCell size                           : row
[04/25 14:22:45     46s] (I)      Counted 1882 PG shapes. We will not process PG shapes layer by layer.
[04/25 14:22:45     46s] (I)      Use row-based GCell size
[04/25 14:22:45     46s] (I)      Use row-based GCell align
[04/25 14:22:45     46s] (I)      layer 0 area = 80000
[04/25 14:22:45     46s] (I)      layer 1 area = 80000
[04/25 14:22:45     46s] (I)      layer 2 area = 80000
[04/25 14:22:45     46s] (I)      layer 3 area = 80000
[04/25 14:22:45     46s] (I)      layer 4 area = 80000
[04/25 14:22:45     46s] (I)      layer 5 area = 80000
[04/25 14:22:45     46s] (I)      layer 6 area = 80000
[04/25 14:22:45     46s] (I)      layer 7 area = 80000
[04/25 14:22:45     46s] (I)      layer 8 area = 80000
[04/25 14:22:45     46s] (I)      layer 9 area = 400000
[04/25 14:22:45     46s] (I)      layer 10 area = 400000
[04/25 14:22:45     46s] (I)      GCell unit size   : 3420
[04/25 14:22:45     46s] (I)      GCell multiplier  : 1
[04/25 14:22:45     46s] (I)      GCell row height  : 3420
[04/25 14:22:45     46s] (I)      Actual row height : 3420
[04/25 14:22:45     46s] (I)      GCell align ref   : 12000 12160
[04/25 14:22:45     46s] [NR-eGR] Track table information for default rule: 
[04/25 14:22:45     46s] [NR-eGR] M1 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] M2 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] M3 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] M4 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] M5 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] M6 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] M7 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] M8 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] M9 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] M10 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] M11 has single uniform track structure
[04/25 14:22:45     46s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:22:45     46s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:22:45     46s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:22:45     46s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:22:45     46s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:22:45     46s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:22:45     46s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:22:45     46s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:22:45     46s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:22:45     46s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:22:45     46s] [NR-eGR] No double-cut via on layer 1
[04/25 14:22:45     46s] [NR-eGR] No double-cut via on layer 2
[04/25 14:22:45     46s] [NR-eGR] No double-cut via on layer 3
[04/25 14:22:45     46s] [NR-eGR] No double-cut via on layer 4
[04/25 14:22:45     46s] [NR-eGR] No double-cut via on layer 5
[04/25 14:22:45     46s] [NR-eGR] No double-cut via on layer 6
[04/25 14:22:45     46s] [NR-eGR] No double-cut via on layer 7
[04/25 14:22:45     46s] [NR-eGR] No double-cut via on layer 8
[04/25 14:22:45     46s] [NR-eGR] No double-cut via on layer 9
[04/25 14:22:45     46s] [NR-eGR] No double-cut via on layer 10
[04/25 14:22:45     46s] (I)      =============== Default via ===============
[04/25 14:22:45     46s] (I)      +----+------------------+-----------------+
[04/25 14:22:45     46s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 14:22:45     46s] (I)      +----+------------------+-----------------+
[04/25 14:22:45     46s] (I)      |  1 |                  |                 |
[04/25 14:22:45     46s] (I)      |  2 |                  |                 |
[04/25 14:22:45     46s] (I)      |  3 |                  |                 |
[04/25 14:22:45     46s] (I)      |  4 |                  |                 |
[04/25 14:22:45     46s] (I)      |  5 |                  |                 |
[04/25 14:22:45     46s] (I)      |  6 |                  |                 |
[04/25 14:22:45     46s] (I)      |  7 |                  |                 |
[04/25 14:22:45     46s] (I)      |  8 |                  |                 |
[04/25 14:22:45     46s] (I)      |  9 |                  |                 |
[04/25 14:22:45     46s] (I)      | 10 |                  |                 |
[04/25 14:22:45     46s] (I)      +----+------------------+-----------------+
[04/25 14:22:45     46s] [NR-eGR] Read 3486 PG shapes
[04/25 14:22:45     46s] [NR-eGR] Read 0 clock shapes
[04/25 14:22:45     46s] [NR-eGR] Read 0 other shapes
[04/25 14:22:45     46s] [NR-eGR] #Routing Blockages  : 0
[04/25 14:22:45     46s] [NR-eGR] #Instance Blockages : 136333
[04/25 14:22:45     46s] [NR-eGR] #PG Blockages       : 3486
[04/25 14:22:45     46s] [NR-eGR] #Halo Blockages     : 0
[04/25 14:22:45     46s] [NR-eGR] #Boundary Blockages : 0
[04/25 14:22:45     46s] [NR-eGR] #Clock Blockages    : 0
[04/25 14:22:45     46s] [NR-eGR] #Other Blockages    : 0
[04/25 14:22:45     46s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 14:22:45     46s] (I)      Number of open nets threshold = 24
[04/25 14:22:45     46s] (I)      Number of open nets exceeds the threshold. All nets will be routed
[04/25 14:22:45     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 14:22:45     46s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 14:22:45     46s] (I)      early_global_route_priority property id does not exist.
[04/25 14:22:45     46s] (I)      Read Num Blocks=139819  Num Prerouted Wires=0  Num CS=0
[04/25 14:22:45     46s] (I)      Layer 0 (H) : #blockages 136743 : #preroutes 0
[04/25 14:22:45     46s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 14:22:45     46s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 14:22:45     46s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 14:22:45     46s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 14:22:45     46s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 14:22:45     46s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 14:22:45     46s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 14:22:45     46s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 14:22:45     46s] (I)      Layer 9 (V) : #blockages 308 : #preroutes 0
[04/25 14:22:45     46s] (I)      Layer 10 (H) : #blockages 144 : #preroutes 0
[04/25 14:22:45     46s] (I)      Number of ignored nets                =      0
[04/25 14:22:45     46s] (I)      Number of connected nets              =      0
[04/25 14:22:45     46s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 14:22:45     46s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 14:22:45     46s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 14:22:45     46s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 14:22:45     46s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 14:22:45     46s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 14:22:45     46s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 14:22:45     46s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 14:22:45     46s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 14:22:45     46s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 14:22:45     46s] (I)      Ndr track 0 does not exist
[04/25 14:22:45     46s] (I)      ---------------------Grid Graph Info--------------------
[04/25 14:22:45     46s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 14:22:45     46s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 14:22:45     46s] (I)      Site width          :   400  (dbu)
[04/25 14:22:45     46s] (I)      Row height          :  3420  (dbu)
[04/25 14:22:45     46s] (I)      GCell row height    :  3420  (dbu)
[04/25 14:22:45     46s] (I)      GCell width         :  3420  (dbu)
[04/25 14:22:45     46s] (I)      GCell height        :  3420  (dbu)
[04/25 14:22:45     46s] (I)      Grid                :    89    88    11
[04/25 14:22:45     46s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 14:22:45     46s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 14:22:45     46s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 14:22:45     46s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 14:22:45     46s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 14:22:45     46s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 14:22:45     46s] (I)      Default pitch size  :   380   400   400   400   400   400   400   400   800  1000  1000
[04/25 14:22:45     46s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 14:22:45     46s] (I)      Num tracks per GCell:  9.00  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 14:22:45     46s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 14:22:45     46s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 14:22:45     46s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 14:22:45     46s] (I)      --------------------------------------------------------
[04/25 14:22:45     46s] 
[04/25 14:22:45     46s] [NR-eGR] ============ Routing rule table ============
[04/25 14:22:45     46s] [NR-eGR] Rule id: 0  Nets: 2425
[04/25 14:22:45     46s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 14:22:45     46s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10    11 
[04/25 14:22:45     46s] (I)                    Pitch  380  400  400  400  400  400  400  400  800  1000  1000 
[04/25 14:22:45     46s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 14:22:45     46s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 14:22:45     46s] [NR-eGR] ========================================
[04/25 14:22:45     46s] [NR-eGR] 
[04/25 14:22:45     46s] (I)      =============== Blocked Tracks ===============
[04/25 14:22:45     46s] (I)      +-------+---------+----------+---------------+
[04/25 14:22:45     46s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 14:22:45     46s] (I)      +-------+---------+----------+---------------+
[04/25 14:22:45     46s] (I)      |     1 |   70577 |    50727 |        71.87% |
[04/25 14:22:45     46s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 14:22:45     46s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 14:22:45     46s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 14:22:45     46s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 14:22:45     46s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 14:22:45     46s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 14:22:45     46s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 14:22:45     46s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 14:22:45     46s] (I)      |    10 |   26840 |     5933 |        22.11% |
[04/25 14:22:45     46s] (I)      |    11 |   26700 |     5864 |        21.96% |
[04/25 14:22:45     46s] (I)      +-------+---------+----------+---------------+
[04/25 14:22:45     46s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2137.59 MB )
[04/25 14:22:45     46s] (I)      Reset routing kernel
[04/25 14:22:45     46s] (I)      Started Global Routing ( Curr Mem: 2137.59 MB )
[04/25 14:22:45     46s] (I)      totalPins=8627  totalGlobalPin=8552 (99.13%)
[04/25 14:22:45     46s] (I)      total 2D Cap : 561629 = (274230 H, 287399 V)
[04/25 14:22:45     46s] [NR-eGR] Layer group 1: route 2425 net(s) in layer range [1, 11]
[04/25 14:22:45     46s] (I)      
[04/25 14:22:45     46s] (I)      ============  Phase 1a Route ============
[04/25 14:22:45     46s] (I)      Usage: 28440 = (13217 H, 15223 V) = (4.82% H, 5.30% V) = (2.260e+04um H, 2.603e+04um V)
[04/25 14:22:45     46s] (I)      
[04/25 14:22:45     46s] (I)      ============  Phase 1b Route ============
[04/25 14:22:45     46s] (I)      Usage: 28440 = (13217 H, 15223 V) = (4.82% H, 5.30% V) = (2.260e+04um H, 2.603e+04um V)
[04/25 14:22:45     46s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.863240e+04um
[04/25 14:22:45     46s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 14:22:45     46s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 14:22:45     46s] (I)      
[04/25 14:22:45     46s] (I)      ============  Phase 1c Route ============
[04/25 14:22:45     46s] (I)      Usage: 28440 = (13217 H, 15223 V) = (4.82% H, 5.30% V) = (2.260e+04um H, 2.603e+04um V)
[04/25 14:22:45     46s] (I)      
[04/25 14:22:45     46s] (I)      ============  Phase 1d Route ============
[04/25 14:22:45     46s] (I)      Usage: 28440 = (13217 H, 15223 V) = (4.82% H, 5.30% V) = (2.260e+04um H, 2.603e+04um V)
[04/25 14:22:45     46s] (I)      
[04/25 14:22:45     46s] (I)      ============  Phase 1e Route ============
[04/25 14:22:45     46s] (I)      Usage: 28440 = (13217 H, 15223 V) = (4.82% H, 5.30% V) = (2.260e+04um H, 2.603e+04um V)
[04/25 14:22:45     46s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.863240e+04um
[04/25 14:22:45     46s] (I)      
[04/25 14:22:45     46s] (I)      ============  Phase 1l Route ============
[04/25 14:22:45     46s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 14:22:45     46s] (I)      Layer  1:      20609        84        41       38862       30834    (55.76%) 
[04/25 14:22:45     46s] (I)      Layer  2:      65935     14862         0           0       66203    ( 0.00%) 
[04/25 14:22:45     46s] (I)      Layer  3:      65738     11803         0           0       66211    ( 0.00%) 
[04/25 14:22:45     46s] (I)      Layer  4:      65935      2253         0           0       66203    ( 0.00%) 
[04/25 14:22:45     46s] (I)      Layer  5:      65738       463         0           0       66211    ( 0.00%) 
[04/25 14:22:45     46s] (I)      Layer  6:      65935        19         0           0       66203    ( 0.00%) 
[04/25 14:22:45     46s] (I)      Layer  7:      65738         0         0           0       66211    ( 0.00%) 
[04/25 14:22:45     46s] (I)      Layer  8:      65935         0         0           0       66203    ( 0.00%) 
[04/25 14:22:45     46s] (I)      Layer  9:      32839         0         0           0       33106    ( 0.00%) 
[04/25 14:22:45     46s] (I)      Layer 10:      20608         0         0        3482       23000    (13.15%) 
[04/25 14:22:45     46s] (I)      Layer 11:      20572         0         0        3256       23229    (12.29%) 
[04/25 14:22:45     46s] (I)      Total:        555582     29484        41       45598      573607    ( 7.36%) 
[04/25 14:22:45     46s] (I)      
[04/25 14:22:45     46s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 14:22:45     46s] [NR-eGR]                        OverCon            
[04/25 14:22:45     46s] [NR-eGR]                         #Gcell     %Gcell
[04/25 14:22:45     46s] [NR-eGR]        Layer             (1-2)    OverCon
[04/25 14:22:45     46s] [NR-eGR] ----------------------------------------------
[04/25 14:22:45     46s] [NR-eGR]      M1 ( 1)        41( 1.20%)   ( 1.20%) 
[04/25 14:22:45     46s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 14:22:45     46s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 14:22:45     46s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 14:22:45     46s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 14:22:45     46s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 14:22:45     46s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 14:22:45     46s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 14:22:45     46s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 14:22:45     46s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 14:22:45     46s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 14:22:45     46s] [NR-eGR] ----------------------------------------------
[04/25 14:22:45     46s] [NR-eGR]        Total        41( 0.05%)   ( 0.05%) 
[04/25 14:22:45     46s] [NR-eGR] 
[04/25 14:22:45     46s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2137.59 MB )
[04/25 14:22:45     46s] (I)      total 2D Cap : 562437 = (274710 H, 287727 V)
[04/25 14:22:45     46s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 14:22:45     46s] (I)      ============= Track Assignment ============
[04/25 14:22:45     46s] (I)      Started Track Assignment (1T) ( Curr Mem: 2137.59 MB )
[04/25 14:22:45     46s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 14:22:45     46s] (I)      Run Multi-thread track assignment
[04/25 14:22:45     46s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2137.59 MB )
[04/25 14:22:45     46s] (I)      Started Export ( Curr Mem: 2137.59 MB )
[04/25 14:22:45     46s] [NR-eGR]              Length (um)   Vias 
[04/25 14:22:45     46s] [NR-eGR] --------------------------------
[04/25 14:22:45     46s] [NR-eGR]  M1   (1H)          3097   8907 
[04/25 14:22:45     46s] [NR-eGR]  M2   (2V)         22821   7348 
[04/25 14:22:45     46s] [NR-eGR]  M3   (3H)         19836    554 
[04/25 14:22:45     46s] [NR-eGR]  M4   (4V)          3865     91 
[04/25 14:22:45     46s] [NR-eGR]  M5   (5H)           814      6 
[04/25 14:22:45     46s] [NR-eGR]  M6   (6V)            32      0 
[04/25 14:22:45     46s] [NR-eGR]  M7   (7H)             0      0 
[04/25 14:22:45     46s] [NR-eGR]  M8   (8V)             0      0 
[04/25 14:22:45     46s] [NR-eGR]  M9   (9H)             0      0 
[04/25 14:22:45     46s] [NR-eGR]  M10  (10V)            0      0 
[04/25 14:22:45     46s] [NR-eGR]  M11  (11H)            0      0 
[04/25 14:22:45     46s] [NR-eGR] --------------------------------
[04/25 14:22:45     46s] [NR-eGR]       Total        50465  16906 
[04/25 14:22:45     46s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:22:45     46s] [NR-eGR] Total half perimeter of net bounding box: 40483um
[04/25 14:22:45     46s] [NR-eGR] Total length: 50465um, number of vias: 16906
[04/25 14:22:45     46s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:22:45     46s] [NR-eGR] Total eGR-routed clock nets wire length: 267um, number of vias: 81
[04/25 14:22:45     46s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:22:45     46s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2137.59 MB )
[04/25 14:22:45     46s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2130.59 MB )
[04/25 14:22:45     46s] (I)      ===================================== Runtime Summary ======================================
[04/25 14:22:45     46s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 14:22:45     46s] (I)      --------------------------------------------------------------------------------------------
[04/25 14:22:45     46s] (I)       Early Global Route kernel              100.00%  429.58 sec  429.66 sec  0.08 sec  0.08 sec 
[04/25 14:22:45     46s] (I)       +-Import and model                      42.91%  429.58 sec  429.62 sec  0.03 sec  0.03 sec 
[04/25 14:22:45     46s] (I)       | +-Create place DB                      4.95%  429.58 sec  429.59 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | +-Import place data                  4.92%  429.58 sec  429.59 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Read instances and placement     2.65%  429.58 sec  429.58 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Read nets                        2.20%  429.58 sec  429.59 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | +-Create route DB                     35.98%  429.59 sec  429.61 sec  0.03 sec  0.03 sec 
[04/25 14:22:45     46s] (I)       | | +-Import route data (1T)            35.81%  429.59 sec  429.61 sec  0.03 sec  0.03 sec 
[04/25 14:22:45     46s] (I)       | | | +-Read blockages ( Layer 1-11 )   26.87%  429.59 sec  429.61 sec  0.02 sec  0.02 sec 
[04/25 14:22:45     46s] (I)       | | | | +-Read routing blockages         0.00%  429.59 sec  429.59 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | | +-Read instance blockages       26.36%  429.59 sec  429.61 sec  0.02 sec  0.02 sec 
[04/25 14:22:45     46s] (I)       | | | | +-Read PG blockages              0.22%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | | +-Read clock blockages           0.01%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | | +-Read other blockages           0.01%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | | +-Read halo blockages            0.03%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | | +-Read boundary cut boxes        0.00%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Read blackboxes                  0.01%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Read prerouted                   0.08%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Read unlegalized nets            0.11%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Read nets                        0.36%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Set up via pillars               0.01%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Initialize 3D grid graph         0.09%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Model blockage capacity          6.69%  429.61 sec  429.61 sec  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)       | | | | +-Initialize 3D capacity         6.43%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | +-Read aux data                        0.00%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | +-Others data preparation              0.09%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | +-Create route kernel                  1.51%  429.61 sec  429.61 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       +-Global Routing                        23.76%  429.62 sec  429.63 sec  0.02 sec  0.02 sec 
[04/25 14:22:45     46s] (I)       | +-Initialization                       0.26%  429.62 sec  429.62 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | +-Net group 1                         21.72%  429.62 sec  429.63 sec  0.02 sec  0.02 sec 
[04/25 14:22:45     46s] (I)       | | +-Generate topology                  2.05%  429.62 sec  429.62 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | +-Phase 1a                           4.10%  429.62 sec  429.62 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Pattern routing (1T)             3.62%  429.62 sec  429.62 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Add via demand to 2D             0.37%  429.62 sec  429.62 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | +-Phase 1b                           0.04%  429.62 sec  429.62 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | +-Phase 1c                           0.01%  429.62 sec  429.62 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | +-Phase 1d                           0.01%  429.62 sec  429.62 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | +-Phase 1e                           0.06%  429.62 sec  429.62 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | | +-Route legalization               0.00%  429.62 sec  429.62 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | +-Phase 1l                          14.70%  429.62 sec  429.63 sec  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)       | | | +-Layer assignment (1T)           14.32%  429.62 sec  429.63 sec  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)       | +-Clean cong LA                        0.00%  429.63 sec  429.63 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       +-Export 3D cong map                     1.00%  429.63 sec  429.63 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | +-Export 2D cong map                   0.10%  429.63 sec  429.63 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       +-Extract Global 3D Wires                0.45%  429.63 sec  429.63 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       +-Track Assignment (1T)                 19.52%  429.63 sec  429.65 sec  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)       | +-Initialization                       0.05%  429.63 sec  429.63 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | +-Track Assignment Kernel             19.27%  429.63 sec  429.65 sec  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)       | +-Free Memory                          0.00%  429.65 sec  429.65 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       +-Export                                10.75%  429.65 sec  429.66 sec  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)       | +-Export DB wires                      5.84%  429.65 sec  429.65 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | +-Export all nets                    4.52%  429.65 sec  429.65 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | | +-Set wire vias                      1.05%  429.65 sec  429.65 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | +-Report wirelength                    2.37%  429.65 sec  429.66 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | +-Update net boxes                     2.41%  429.66 sec  429.66 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       | +-Update timing                        0.00%  429.66 sec  429.66 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)       +-Postprocess design                     0.74%  429.66 sec  429.66 sec  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)      ===================== Summary by functions =====================
[04/25 14:22:45     46s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 14:22:45     46s] (I)      ----------------------------------------------------------------
[04/25 14:22:45     46s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.08 sec 
[04/25 14:22:45     46s] (I)        1  Import and model                42.91%  0.03 sec  0.03 sec 
[04/25 14:22:45     46s] (I)        1  Global Routing                  23.76%  0.02 sec  0.02 sec 
[04/25 14:22:45     46s] (I)        1  Track Assignment (1T)           19.52%  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)        1  Export                          10.75%  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)        1  Export 3D cong map               1.00%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        1  Postprocess design               0.74%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        1  Extract Global 3D Wires          0.45%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Create route DB                 35.98%  0.03 sec  0.03 sec 
[04/25 14:22:45     46s] (I)        2  Net group 1                     21.72%  0.02 sec  0.02 sec 
[04/25 14:22:45     46s] (I)        2  Track Assignment Kernel         19.27%  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)        2  Export DB wires                  5.84%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Create place DB                  4.95%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Update net boxes                 2.41%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Report wirelength                2.37%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Create route kernel              1.51%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Initialization                   0.31%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Export 2D cong map               0.10%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        3  Import route data (1T)          35.81%  0.03 sec  0.03 sec 
[04/25 14:22:45     46s] (I)        3  Phase 1l                        14.70%  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)        3  Import place data                4.92%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        3  Export all nets                  4.52%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        3  Phase 1a                         4.10%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        3  Generate topology                2.05%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        3  Set wire vias                    1.05%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        3  Phase 1e                         0.06%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        4  Read blockages ( Layer 1-11 )   26.87%  0.02 sec  0.02 sec 
[04/25 14:22:45     46s] (I)        4  Layer assignment (1T)           14.32%  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)        4  Model blockage capacity          6.69%  0.01 sec  0.01 sec 
[04/25 14:22:45     46s] (I)        4  Pattern routing (1T)             3.62%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        4  Read instances and placement     2.65%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        4  Read nets                        2.56%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        4  Add via demand to 2D             0.37%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        4  Read unlegalized nets            0.11%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        4  Initialize 3D grid graph         0.09%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        4  Read prerouted                   0.08%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        5  Read instance blockages         26.36%  0.02 sec  0.02 sec 
[04/25 14:22:45     46s] (I)        5  Initialize 3D capacity           6.43%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        5  Read PG blockages                0.22%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 14:22:45     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 14:22:45     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 14:22:45     46s] Extraction called for design 'calculator_fsm' of instances=5847 and nets=2462 using extraction engine 'preRoute' .
[04/25 14:22:45     46s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 14:22:45     46s] Type 'man IMPEXT-3530' for more detail.
[04/25 14:22:45     46s] PreRoute RC Extraction called for design calculator_fsm.
[04/25 14:22:45     46s] RC Extraction called in multi-corner(1) mode.
[04/25 14:22:45     46s] RCMode: PreRoute
[04/25 14:22:45     46s]       RC Corner Indexes            0   
[04/25 14:22:45     46s] Capacitance Scaling Factor   : 1.00000 
[04/25 14:22:45     46s] Resistance Scaling Factor    : 1.00000 
[04/25 14:22:45     46s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 14:22:45     46s] Clock Res. Scaling Factor    : 1.00000 
[04/25 14:22:45     46s] Shrink Factor                : 0.90000
[04/25 14:22:45     46s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 14:22:45     46s] Using capacitance table file ...
[04/25 14:22:45     46s] 
[04/25 14:22:45     46s] Trim Metal Layers:
[04/25 14:22:45     46s] LayerId::1 widthSet size::4
[04/25 14:22:45     46s] LayerId::2 widthSet size::4
[04/25 14:22:45     46s] LayerId::3 widthSet size::4
[04/25 14:22:45     46s] LayerId::4 widthSet size::4
[04/25 14:22:45     46s] LayerId::5 widthSet size::4
[04/25 14:22:45     46s] LayerId::6 widthSet size::4
[04/25 14:22:45     46s] LayerId::7 widthSet size::5
[04/25 14:22:45     46s] LayerId::8 widthSet size::5
[04/25 14:22:45     46s] LayerId::9 widthSet size::5
[04/25 14:22:45     46s] LayerId::10 widthSet size::4
[04/25 14:22:45     46s] LayerId::11 widthSet size::3
[04/25 14:22:45     46s] Updating RC grid for preRoute extraction ...
[04/25 14:22:45     46s] eee: pegSigSF::1.070000
[04/25 14:22:45     46s] Initializing multi-corner capacitance tables ... 
[04/25 14:22:45     46s] Initializing multi-corner resistance tables ...
[04/25 14:22:45     46s] Creating RPSQ from WeeR and WRes ...
[04/25 14:22:45     46s] eee: l::1 avDens::0.123972 usedTrk::903.752365 availTrk::7290.000000 sigTrk::903.752365
[04/25 14:22:45     46s] eee: l::2 avDens::0.212097 usedTrk::1341.940705 availTrk::6327.000000 sigTrk::1341.940705
[04/25 14:22:45     46s] eee: l::3 avDens::0.184167 usedTrk::1165.225324 availTrk::6327.000000 sigTrk::1165.225324
[04/25 14:22:45     46s] eee: l::4 avDens::0.044192 usedTrk::226.706812 availTrk::5130.000000 sigTrk::226.706812
[04/25 14:22:45     46s] eee: l::5 avDens::0.015911 usedTrk::47.614035 availTrk::2992.500000 sigTrk::47.614035
[04/25 14:22:45     46s] eee: l::6 avDens::0.005470 usedTrk::1.870760 availTrk::342.000000 sigTrk::1.870760
[04/25 14:22:45     46s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:22:45     46s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:22:45     46s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 14:22:45     46s] eee: l::10 avDens::0.068475 usedTrk::147.535937 availTrk::2154.600000 sigTrk::147.535937
[04/25 14:22:45     46s] eee: l::11 avDens::0.071438 usedTrk::153.920439 availTrk::2154.600000 sigTrk::153.920439
[04/25 14:22:45     46s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:22:45     46s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.212052 uaWl=1.000000 uaWlH=0.093358 aWlH=0.000000 lMod=0 pMax=0.808100 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 14:22:45     46s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2130.586M)
[04/25 14:22:45     46s] Effort level <high> specified for reg2reg path_group
[04/25 14:22:45     46s] All LLGs are deleted
[04/25 14:22:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:45     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2141.6M, EPOCH TIME: 1745571165.258724
[04/25 14:22:45     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2141.6M, EPOCH TIME: 1745571165.258878
[04/25 14:22:45     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2141.6M, EPOCH TIME: 1745571165.259329
[04/25 14:22:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:45     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2141.6M, EPOCH TIME: 1745571165.259969
[04/25 14:22:45     46s] Max number of tech site patterns supported in site array is 256.
[04/25 14:22:45     46s] Core basic site is CoreSite
[04/25 14:22:45     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2141.6M, EPOCH TIME: 1745571165.269220
[04/25 14:22:45     46s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 14:22:45     46s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/25 14:22:45     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2141.6M, EPOCH TIME: 1745571165.269610
[04/25 14:22:45     46s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 14:22:45     46s] SiteArray: use 311,296 bytes
[04/25 14:22:45     46s] SiteArray: current memory after site array memory allocation 2141.9M
[04/25 14:22:45     46s] SiteArray: FP blocked sites are writable
[04/25 14:22:45     46s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2141.9M, EPOCH TIME: 1745571165.270220
[04/25 14:22:45     46s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2141.9M, EPOCH TIME: 1745571165.270320
[04/25 14:22:45     46s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 14:22:45     46s] Atter site array init, number of instance map data is 0.
[04/25 14:22:45     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2141.9M, EPOCH TIME: 1745571165.271068
[04/25 14:22:45     46s] 
[04/25 14:22:45     46s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:22:45     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.012, MEM:2141.9M, EPOCH TIME: 1745571165.271792
[04/25 14:22:45     46s] All LLGs are deleted
[04/25 14:22:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:22:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:45     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2141.9M, EPOCH TIME: 1745571165.272790
[04/25 14:22:45     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2141.9M, EPOCH TIME: 1745571165.272909
[04/25 14:22:45     46s] Starting delay calculation for Setup views
[04/25 14:22:45     46s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:22:45     46s] #################################################################################
[04/25 14:22:45     46s] # Design Stage: PreRoute
[04/25 14:22:45     46s] # Design Name: calculator_fsm
[04/25 14:22:45     46s] # Design Mode: 90nm
[04/25 14:22:45     46s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:22:45     46s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:22:45     46s] # Signoff Settings: SI Off 
[04/25 14:22:45     46s] #################################################################################
[04/25 14:22:45     46s] Calculate delays in BcWc mode...
[04/25 14:22:45     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 2151.4M, InitMEM = 2151.4M)
[04/25 14:22:45     46s] Start delay calculation (fullDC) (1 T). (MEM=2151.44)
[04/25 14:22:45     46s] Start AAE Lib Loading. (MEM=2151.44)
[04/25 14:22:45     46s] End AAE Lib Loading. (MEM=2170.52 CPU=0:00:00.0 Real=0:00:00.0)
[04/25 14:22:45     46s] End AAE Lib Interpolated Model. (MEM=2170.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:22:45     46s] Total number of fetched objects 2426
[04/25 14:22:45     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:22:45     46s] End delay calculation. (MEM=2219.75 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:22:45     46s] End delay calculation (fullDC). (MEM=2219.75 CPU=0:00:00.2 REAL=0:00:00.0)
[04/25 14:22:45     46s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2219.8M) ***
[04/25 14:22:45     46s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:47.0 mem=2219.8M)
[04/25 14:22:46     47s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.055  | 10.275  | -1.055  |
|           TNS (ns):| -2.129  |  0.000  | -2.129  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 14:22:46     47s] All LLGs are deleted
[04/25 14:22:46     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:46     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:46     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.2M, EPOCH TIME: 1745571166.050239
[04/25 14:22:46     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.2M, EPOCH TIME: 1745571166.050375
[04/25 14:22:46     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2188.2M, EPOCH TIME: 1745571166.050816
[04/25 14:22:46     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:46     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:46     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2188.2M, EPOCH TIME: 1745571166.051429
[04/25 14:22:46     47s] Max number of tech site patterns supported in site array is 256.
[04/25 14:22:46     47s] Core basic site is CoreSite
[04/25 14:22:46     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2188.2M, EPOCH TIME: 1745571166.060333
[04/25 14:22:46     47s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:22:46     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:22:46     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2188.2M, EPOCH TIME: 1745571166.060631
[04/25 14:22:46     47s] Fast DP-INIT is on for default
[04/25 14:22:46     47s] Atter site array init, number of instance map data is 0.
[04/25 14:22:46     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2188.2M, EPOCH TIME: 1745571166.061520
[04/25 14:22:46     47s] 
[04/25 14:22:46     47s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:22:46     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2188.2M, EPOCH TIME: 1745571166.062028
[04/25 14:22:46     47s] All LLGs are deleted
[04/25 14:22:46     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:22:46     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:46     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.2M, EPOCH TIME: 1745571166.062816
[04/25 14:22:46     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.2M, EPOCH TIME: 1745571166.062930
[04/25 14:22:46     47s] Density: 59.663%
       (99.895% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[04/25 14:22:46     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:46     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:46     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.2M, EPOCH TIME: 1745571166.065136
[04/25 14:22:46     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.2M, EPOCH TIME: 1745571166.065253
[04/25 14:22:46     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2188.2M, EPOCH TIME: 1745571166.065675
[04/25 14:22:46     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:46     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:46     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2188.2M, EPOCH TIME: 1745571166.066261
[04/25 14:22:46     47s] Max number of tech site patterns supported in site array is 256.
[04/25 14:22:46     47s] Core basic site is CoreSite
[04/25 14:22:46     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2188.2M, EPOCH TIME: 1745571166.074943
[04/25 14:22:46     47s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:22:46     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:22:46     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2188.2M, EPOCH TIME: 1745571166.075236
[04/25 14:22:46     47s] Fast DP-INIT is on for default
[04/25 14:22:46     47s] Atter site array init, number of instance map data is 0.
[04/25 14:22:46     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2188.2M, EPOCH TIME: 1745571166.076133
[04/25 14:22:46     47s] 
[04/25 14:22:46     47s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:22:46     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2188.2M, EPOCH TIME: 1745571166.076592
[04/25 14:22:46     47s] All LLGs are deleted
[04/25 14:22:46     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:22:46     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:46     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.2M, EPOCH TIME: 1745571166.077363
[04/25 14:22:46     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.2M, EPOCH TIME: 1745571166.077471
[04/25 14:22:46     47s] Reported timing to dir timingReports
[04/25 14:22:46     47s] Total CPU time: 0.66 sec
[04/25 14:22:46     47s] Total Real time: 1.0 sec
[04/25 14:22:46     47s] Total Memory Usage: 2180.167969 Mbytes
[04/25 14:22:46     47s] Info: pop threads available for lower-level modules during optimization.
[04/25 14:22:46     47s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.6/0:00:01.0 (0.6), totSession cpu/real = 0:00:47.1/0:11:41.9 (0.1), mem = 2180.2M
[04/25 14:22:46     47s] 
[04/25 14:22:46     47s] =============================================================================================
[04/25 14:22:46     47s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[04/25 14:22:46     47s] =============================================================================================
[04/25 14:22:46     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:22:46     47s] ---------------------------------------------------------------------------------------------
[04/25 14:22:46     47s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:22:46     47s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.7 % )     0:00:00.8 /  0:00:00.4    0.5
[04/25 14:22:46     47s] [ DrvReport              ]      1   0:00:00.4  (  43.0 % )     0:00:00.4 /  0:00:00.0    0.0
[04/25 14:22:46     47s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:22:46     47s] [ ExtractRC              ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 14:22:46     47s] [ TimingUpdate           ]      1   0:00:00.1  (   9.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 14:22:46     47s] [ FullDelayCalc          ]      1   0:00:00.2  (  16.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 14:22:46     47s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:22:46     47s] [ GenerateReports        ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 14:22:46     47s] [ MISC                   ]          0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:22:46     47s] ---------------------------------------------------------------------------------------------
[04/25 14:22:46     47s]  timeDesign #1 TOTAL                0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.6    0.6
[04/25 14:22:46     47s] ---------------------------------------------------------------------------------------------
[04/25 14:22:46     47s] 
[04/25 14:22:51     47s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/25 14:22:51     47s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix calculator_fsm_preCTS -outDir timingReports
[04/25 14:22:51     47s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:47.3/0:11:47.1 (0.1), mem = 2187.0M
[04/25 14:22:51     47s] 
[04/25 14:22:51     47s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:22:51     47s] 
[04/25 14:22:51     47s] TimeStamp Deleting Cell Server End ...
[04/25 14:22:51     47s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2162.4M, EPOCH TIME: 1745571171.317988
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] All LLGs are deleted
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2162.4M, EPOCH TIME: 1745571171.318027
[04/25 14:22:51     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2162.4M, EPOCH TIME: 1745571171.318042
[04/25 14:22:51     47s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2162.4M, EPOCH TIME: 1745571171.318071
[04/25 14:22:51     47s] Start to check current routing status for nets...
[04/25 14:22:51     47s] All nets are already routed correctly.
[04/25 14:22:51     47s] End to check current routing status for nets (mem=2162.4M)
[04/25 14:22:51     47s] Effort level <high> specified for reg2reg path_group
[04/25 14:22:51     47s] All LLGs are deleted
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2172.2M, EPOCH TIME: 1745571171.364445
[04/25 14:22:51     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2172.2M, EPOCH TIME: 1745571171.364601
[04/25 14:22:51     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2172.2M, EPOCH TIME: 1745571171.365039
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2172.2M, EPOCH TIME: 1745571171.365659
[04/25 14:22:51     47s] Max number of tech site patterns supported in site array is 256.
[04/25 14:22:51     47s] Core basic site is CoreSite
[04/25 14:22:51     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2172.2M, EPOCH TIME: 1745571171.374615
[04/25 14:22:51     47s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:22:51     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:22:51     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2172.2M, EPOCH TIME: 1745571171.374915
[04/25 14:22:51     47s] Fast DP-INIT is on for default
[04/25 14:22:51     47s] Atter site array init, number of instance map data is 0.
[04/25 14:22:51     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2172.2M, EPOCH TIME: 1745571171.375826
[04/25 14:22:51     47s] 
[04/25 14:22:51     47s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:22:51     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2172.2M, EPOCH TIME: 1745571171.376304
[04/25 14:22:51     47s] All LLGs are deleted
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2172.2M, EPOCH TIME: 1745571171.377109
[04/25 14:22:51     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2172.2M, EPOCH TIME: 1745571171.377237
[04/25 14:22:51     47s] Starting delay calculation for Hold views
[04/25 14:22:51     47s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:22:51     47s] #################################################################################
[04/25 14:22:51     47s] # Design Stage: PreRoute
[04/25 14:22:51     47s] # Design Name: calculator_fsm
[04/25 14:22:51     47s] # Design Mode: 90nm
[04/25 14:22:51     47s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:22:51     47s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:22:51     47s] # Signoff Settings: SI Off 
[04/25 14:22:51     47s] #################################################################################
[04/25 14:22:51     47s] Calculate delays in BcWc mode...
[04/25 14:22:51     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 2181.7M, InitMEM = 2181.7M)
[04/25 14:22:51     47s] Start delay calculation (fullDC) (1 T). (MEM=2181.75)
[04/25 14:22:51     47s] *** Calculating scaling factor for FAST libraries using the default operating condition of each library.
[04/25 14:22:51     47s] End AAE Lib Interpolated Model. (MEM=2181.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:22:51     47s] Total number of fetched objects 2426
[04/25 14:22:51     47s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:22:51     47s] End delay calculation. (MEM=2214.18 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:22:51     47s] End delay calculation (fullDC). (MEM=2214.18 CPU=0:00:00.2 REAL=0:00:00.0)
[04/25 14:22:51     47s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2214.2M) ***
[04/25 14:22:51     47s] Turning on fast DC mode.
[04/25 14:22:51     47s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:47.6 mem=2222.2M)
[04/25 14:22:51     47s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 BEST 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.076  |  0.076  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 14:22:51     47s] All LLGs are deleted
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2176.2M, EPOCH TIME: 1745571171.634762
[04/25 14:22:51     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2176.2M, EPOCH TIME: 1745571171.634904
[04/25 14:22:51     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2176.2M, EPOCH TIME: 1745571171.635343
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2176.2M, EPOCH TIME: 1745571171.635968
[04/25 14:22:51     47s] Max number of tech site patterns supported in site array is 256.
[04/25 14:22:51     47s] Core basic site is CoreSite
[04/25 14:22:51     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2176.2M, EPOCH TIME: 1745571171.644922
[04/25 14:22:51     47s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:22:51     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:22:51     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2176.2M, EPOCH TIME: 1745571171.645224
[04/25 14:22:51     47s] Fast DP-INIT is on for default
[04/25 14:22:51     47s] Atter site array init, number of instance map data is 0.
[04/25 14:22:51     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2176.2M, EPOCH TIME: 1745571171.646122
[04/25 14:22:51     47s] 
[04/25 14:22:51     47s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:22:51     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2176.2M, EPOCH TIME: 1745571171.646613
[04/25 14:22:51     47s] All LLGs are deleted
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2176.2M, EPOCH TIME: 1745571171.647402
[04/25 14:22:51     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2176.2M, EPOCH TIME: 1745571171.647520
[04/25 14:22:51     47s] Density: 59.663%
       (99.895% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2176.2M, EPOCH TIME: 1745571171.649730
[04/25 14:22:51     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2176.2M, EPOCH TIME: 1745571171.649846
[04/25 14:22:51     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2176.2M, EPOCH TIME: 1745571171.650265
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2176.2M, EPOCH TIME: 1745571171.650833
[04/25 14:22:51     47s] Max number of tech site patterns supported in site array is 256.
[04/25 14:22:51     47s] Core basic site is CoreSite
[04/25 14:22:51     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2176.2M, EPOCH TIME: 1745571171.659435
[04/25 14:22:51     47s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:22:51     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:22:51     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2176.2M, EPOCH TIME: 1745571171.659704
[04/25 14:22:51     47s] Fast DP-INIT is on for default
[04/25 14:22:51     47s] Atter site array init, number of instance map data is 0.
[04/25 14:22:51     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2176.2M, EPOCH TIME: 1745571171.660585
[04/25 14:22:51     47s] 
[04/25 14:22:51     47s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:22:51     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2176.2M, EPOCH TIME: 1745571171.661028
[04/25 14:22:51     47s] All LLGs are deleted
[04/25 14:22:51     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:22:51     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:51     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2176.2M, EPOCH TIME: 1745571171.661821
[04/25 14:22:51     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2176.2M, EPOCH TIME: 1745571171.661932
[04/25 14:22:51     47s] Reported timing to dir timingReports
[04/25 14:22:51     47s] Total CPU time: 0.42 sec
[04/25 14:22:51     47s] Total Real time: 0.0 sec
[04/25 14:22:51     47s] Total Memory Usage: 2148.664062 Mbytes
[04/25 14:22:51     47s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:47.7/0:11:47.5 (0.1), mem = 2148.7M
[04/25 14:22:51     47s] 
[04/25 14:22:51     47s] =============================================================================================
[04/25 14:22:51     47s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[04/25 14:22:51     47s] =============================================================================================
[04/25 14:22:51     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:22:51     47s] ---------------------------------------------------------------------------------------------
[04/25 14:22:51     47s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:22:51     47s] [ OptSummaryReport       ]      1   0:00:00.0  (  11.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 14:22:51     47s] [ TimingUpdate           ]      1   0:00:00.1  (  19.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 14:22:51     47s] [ FullDelayCalc          ]      1   0:00:00.1  (  36.0 % )     0:00:00.1 /  0:00:00.2    1.0
[04/25 14:22:51     47s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:22:51     47s] [ GenerateReports        ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.5
[04/25 14:22:51     47s] [ MISC                   ]          0:00:00.1  (  27.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 14:22:51     47s] ---------------------------------------------------------------------------------------------
[04/25 14:22:51     47s]  timeDesign #2 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 14:22:51     47s] ---------------------------------------------------------------------------------------------
[04/25 14:22:51     47s] 
[04/25 14:22:57     47s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/25 14:22:57     47s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix calculator_fsm_postCTS -outDir timingReports
[04/25 14:22:57     47s] *** timeDesign #3 [begin] : totSession cpu/real = 0:00:47.9/0:11:53.0 (0.1), mem = 2155.5M
[04/25 14:22:57     47s] Turning off fast DC mode.
[04/25 14:22:57     47s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2101.9M, EPOCH TIME: 1745571177.219731
[04/25 14:22:57     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     47s] All LLGs are deleted
[04/25 14:22:57     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2101.9M, EPOCH TIME: 1745571177.219766
[04/25 14:22:57     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2101.9M, EPOCH TIME: 1745571177.219780
[04/25 14:22:57     47s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2101.9M, EPOCH TIME: 1745571177.219798
[04/25 14:22:57     47s] Start to check current routing status for nets...
[04/25 14:22:57     47s] All nets are already routed correctly.
[04/25 14:22:57     47s] End to check current routing status for nets (mem=2101.9M)
[04/25 14:22:57     47s] Effort level <high> specified for reg2reg path_group
[04/25 14:22:57     47s] All LLGs are deleted
[04/25 14:22:57     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2113.0M, EPOCH TIME: 1745571177.264713
[04/25 14:22:57     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2113.0M, EPOCH TIME: 1745571177.264858
[04/25 14:22:57     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2113.0M, EPOCH TIME: 1745571177.265301
[04/25 14:22:57     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2113.0M, EPOCH TIME: 1745571177.265916
[04/25 14:22:57     47s] Max number of tech site patterns supported in site array is 256.
[04/25 14:22:57     47s] Core basic site is CoreSite
[04/25 14:22:57     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2113.0M, EPOCH TIME: 1745571177.274896
[04/25 14:22:57     47s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:22:57     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:22:57     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2113.0M, EPOCH TIME: 1745571177.275184
[04/25 14:22:57     47s] Fast DP-INIT is on for default
[04/25 14:22:57     47s] Atter site array init, number of instance map data is 0.
[04/25 14:22:57     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2113.0M, EPOCH TIME: 1745571177.276086
[04/25 14:22:57     47s] 
[04/25 14:22:57     47s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:22:57     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2113.0M, EPOCH TIME: 1745571177.276578
[04/25 14:22:57     47s] All LLGs are deleted
[04/25 14:22:57     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:22:57     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2113.0M, EPOCH TIME: 1745571177.277363
[04/25 14:22:57     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2113.0M, EPOCH TIME: 1745571177.277479
[04/25 14:22:57     47s] Starting delay calculation for Setup views
[04/25 14:22:57     48s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:22:57     48s] #################################################################################
[04/25 14:22:57     48s] # Design Stage: PreRoute
[04/25 14:22:57     48s] # Design Name: calculator_fsm
[04/25 14:22:57     48s] # Design Mode: 90nm
[04/25 14:22:57     48s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:22:57     48s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:22:57     48s] # Signoff Settings: SI Off 
[04/25 14:22:57     48s] #################################################################################
[04/25 14:22:57     48s] Calculate delays in BcWc mode...
[04/25 14:22:57     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 2122.5M, InitMEM = 2122.5M)
[04/25 14:22:57     48s] Start delay calculation (fullDC) (1 T). (MEM=2122.48)
[04/25 14:22:57     48s] *** Calculating scaling factor for SLOW libraries using the default operating condition of each library.
[04/25 14:22:57     48s] End AAE Lib Interpolated Model. (MEM=2122.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:22:57     48s] Total number of fetched objects 2426
[04/25 14:22:57     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:22:57     48s] End delay calculation. (MEM=2170.17 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:22:57     48s] End delay calculation (fullDC). (MEM=2170.17 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:22:57     48s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2170.2M) ***
[04/25 14:22:57     48s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:48.2 mem=2178.2M)
[04/25 14:22:57     48s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.055  | 10.275  | -1.055  |
|           TNS (ns):| -2.130  |  0.000  | -2.130  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 14:22:57     48s] All LLGs are deleted
[04/25 14:22:57     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2146.6M, EPOCH TIME: 1745571177.992164
[04/25 14:22:57     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2146.6M, EPOCH TIME: 1745571177.992298
[04/25 14:22:57     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2146.6M, EPOCH TIME: 1745571177.992753
[04/25 14:22:57     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:57     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2146.6M, EPOCH TIME: 1745571177.993378
[04/25 14:22:57     48s] Max number of tech site patterns supported in site array is 256.
[04/25 14:22:57     48s] Core basic site is CoreSite
[04/25 14:22:58     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2146.6M, EPOCH TIME: 1745571178.002398
[04/25 14:22:58     48s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:22:58     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:22:58     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2146.6M, EPOCH TIME: 1745571178.002713
[04/25 14:22:58     48s] Fast DP-INIT is on for default
[04/25 14:22:58     48s] Atter site array init, number of instance map data is 0.
[04/25 14:22:58     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2146.6M, EPOCH TIME: 1745571178.003613
[04/25 14:22:58     48s] 
[04/25 14:22:58     48s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:22:58     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2146.6M, EPOCH TIME: 1745571178.004127
[04/25 14:22:58     48s] All LLGs are deleted
[04/25 14:22:58     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:22:58     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:58     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2146.6M, EPOCH TIME: 1745571178.004962
[04/25 14:22:58     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2146.6M, EPOCH TIME: 1745571178.005083
[04/25 14:22:58     48s] Density: 59.663%
       (99.895% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[04/25 14:22:58     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:58     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:58     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2146.6M, EPOCH TIME: 1745571178.008057
[04/25 14:22:58     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2146.6M, EPOCH TIME: 1745571178.008175
[04/25 14:22:58     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2146.6M, EPOCH TIME: 1745571178.008602
[04/25 14:22:58     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:58     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:58     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2146.6M, EPOCH TIME: 1745571178.009174
[04/25 14:22:58     48s] Max number of tech site patterns supported in site array is 256.
[04/25 14:22:58     48s] Core basic site is CoreSite
[04/25 14:22:58     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2146.6M, EPOCH TIME: 1745571178.018070
[04/25 14:22:58     48s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:22:58     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:22:58     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2146.6M, EPOCH TIME: 1745571178.018378
[04/25 14:22:58     48s] Fast DP-INIT is on for default
[04/25 14:22:58     48s] Atter site array init, number of instance map data is 0.
[04/25 14:22:58     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2146.6M, EPOCH TIME: 1745571178.019288
[04/25 14:22:58     48s] 
[04/25 14:22:58     48s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:22:58     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2146.6M, EPOCH TIME: 1745571178.019757
[04/25 14:22:58     48s] All LLGs are deleted
[04/25 14:22:58     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:22:58     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:22:58     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2146.6M, EPOCH TIME: 1745571178.020557
[04/25 14:22:58     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2146.6M, EPOCH TIME: 1745571178.020670
[04/25 14:22:58     48s] Reported timing to dir timingReports
[04/25 14:22:58     48s] Total CPU time: 0.45 sec
[04/25 14:22:58     48s] Total Real time: 1.0 sec
[04/25 14:22:58     48s] Total Memory Usage: 2138.589844 Mbytes
[04/25 14:22:58     48s] Info: pop threads available for lower-level modules during optimization.
[04/25 14:22:58     48s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:00:48.4/0:11:53.8 (0.1), mem = 2138.6M
[04/25 14:22:58     48s] 
[04/25 14:22:58     48s] =============================================================================================
[04/25 14:22:58     48s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[04/25 14:22:58     48s] =============================================================================================
[04/25 14:22:58     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:22:58     48s] ---------------------------------------------------------------------------------------------
[04/25 14:22:58     48s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:22:58     48s] [ OptSummaryReport       ]      1   0:00:00.0  (   5.8 % )     0:00:00.8 /  0:00:00.4    0.5
[04/25 14:22:58     48s] [ DrvReport              ]      1   0:00:00.4  (  50.2 % )     0:00:00.4 /  0:00:00.0    0.1
[04/25 14:22:58     48s] [ TimingUpdate           ]      1   0:00:00.1  (  10.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 14:22:58     48s] [ FullDelayCalc          ]      1   0:00:00.1  (  17.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:22:58     48s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:22:58     48s] [ GenerateReports        ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 14:22:58     48s] [ MISC                   ]          0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:22:58     48s] ---------------------------------------------------------------------------------------------
[04/25 14:22:58     48s]  timeDesign #3 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.4    0.5
[04/25 14:22:58     48s] ---------------------------------------------------------------------------------------------
[04/25 14:22:58     48s] 
[04/25 14:23:04     48s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/25 14:23:04     48s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix calculator_fsm_postCTS -outDir timingReports
[04/25 14:23:04     48s] *** timeDesign #4 [begin] : totSession cpu/real = 0:00:48.6/0:11:59.8 (0.1), mem = 2145.4M
[04/25 14:23:04     48s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2122.9M, EPOCH TIME: 1745571184.082374
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] All LLGs are deleted
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2122.9M, EPOCH TIME: 1745571184.082418
[04/25 14:23:04     48s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2122.9M, EPOCH TIME: 1745571184.082433
[04/25 14:23:04     48s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2122.9M, EPOCH TIME: 1745571184.082464
[04/25 14:23:04     48s] Start to check current routing status for nets...
[04/25 14:23:04     48s] All nets are already routed correctly.
[04/25 14:23:04     48s] End to check current routing status for nets (mem=2122.9M)
[04/25 14:23:04     48s] Effort level <high> specified for reg2reg path_group
[04/25 14:23:04     48s] All LLGs are deleted
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2130.9M, EPOCH TIME: 1745571184.128467
[04/25 14:23:04     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2130.9M, EPOCH TIME: 1745571184.128621
[04/25 14:23:04     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2130.9M, EPOCH TIME: 1745571184.129069
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2130.9M, EPOCH TIME: 1745571184.129689
[04/25 14:23:04     48s] Max number of tech site patterns supported in site array is 256.
[04/25 14:23:04     48s] Core basic site is CoreSite
[04/25 14:23:04     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2130.9M, EPOCH TIME: 1745571184.138564
[04/25 14:23:04     48s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:23:04     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:23:04     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2130.9M, EPOCH TIME: 1745571184.138859
[04/25 14:23:04     48s] Fast DP-INIT is on for default
[04/25 14:23:04     48s] Atter site array init, number of instance map data is 0.
[04/25 14:23:04     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2130.9M, EPOCH TIME: 1745571184.139760
[04/25 14:23:04     48s] 
[04/25 14:23:04     48s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:23:04     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2130.9M, EPOCH TIME: 1745571184.140208
[04/25 14:23:04     48s] All LLGs are deleted
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2130.9M, EPOCH TIME: 1745571184.141015
[04/25 14:23:04     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2130.9M, EPOCH TIME: 1745571184.141128
[04/25 14:23:04     48s] Starting delay calculation for Hold views
[04/25 14:23:04     48s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:23:04     48s] #################################################################################
[04/25 14:23:04     48s] # Design Stage: PreRoute
[04/25 14:23:04     48s] # Design Name: calculator_fsm
[04/25 14:23:04     48s] # Design Mode: 90nm
[04/25 14:23:04     48s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:23:04     48s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:23:04     48s] # Signoff Settings: SI Off 
[04/25 14:23:04     48s] #################################################################################
[04/25 14:23:04     48s] Calculate delays in BcWc mode...
[04/25 14:23:04     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 2140.4M, InitMEM = 2140.4M)
[04/25 14:23:04     48s] Start delay calculation (fullDC) (1 T). (MEM=2140.41)
[04/25 14:23:04     48s] *** Calculating scaling factor for FAST libraries using the default operating condition of each library.
[04/25 14:23:04     48s] End AAE Lib Interpolated Model. (MEM=2140.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:23:04     48s] Total number of fetched objects 2426
[04/25 14:23:04     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:23:04     48s] End delay calculation. (MEM=2172.84 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:23:04     48s] End delay calculation (fullDC). (MEM=2172.84 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:23:04     48s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2172.8M) ***
[04/25 14:23:04     48s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:48.9 mem=2180.8M)
[04/25 14:23:04     48s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 BEST 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.076  |  0.076  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 14:23:04     48s] All LLGs are deleted
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2135.8M, EPOCH TIME: 1745571184.399143
[04/25 14:23:04     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2135.8M, EPOCH TIME: 1745571184.399282
[04/25 14:23:04     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2135.8M, EPOCH TIME: 1745571184.399736
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2135.8M, EPOCH TIME: 1745571184.400357
[04/25 14:23:04     48s] Max number of tech site patterns supported in site array is 256.
[04/25 14:23:04     48s] Core basic site is CoreSite
[04/25 14:23:04     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2135.8M, EPOCH TIME: 1745571184.409490
[04/25 14:23:04     48s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:23:04     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:23:04     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2135.8M, EPOCH TIME: 1745571184.409969
[04/25 14:23:04     48s] Fast DP-INIT is on for default
[04/25 14:23:04     48s] Atter site array init, number of instance map data is 0.
[04/25 14:23:04     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2135.8M, EPOCH TIME: 1745571184.410975
[04/25 14:23:04     48s] 
[04/25 14:23:04     48s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:23:04     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2135.8M, EPOCH TIME: 1745571184.411545
[04/25 14:23:04     48s] All LLGs are deleted
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2135.8M, EPOCH TIME: 1745571184.412484
[04/25 14:23:04     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2135.8M, EPOCH TIME: 1745571184.412600
[04/25 14:23:04     48s] Density: 59.663%
       (99.895% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2135.8M, EPOCH TIME: 1745571184.415043
[04/25 14:23:04     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2135.8M, EPOCH TIME: 1745571184.415166
[04/25 14:23:04     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2135.8M, EPOCH TIME: 1745571184.415597
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2135.8M, EPOCH TIME: 1745571184.416165
[04/25 14:23:04     48s] Max number of tech site patterns supported in site array is 256.
[04/25 14:23:04     48s] Core basic site is CoreSite
[04/25 14:23:04     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2135.8M, EPOCH TIME: 1745571184.424939
[04/25 14:23:04     48s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:23:04     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:23:04     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2135.8M, EPOCH TIME: 1745571184.425314
[04/25 14:23:04     48s] Fast DP-INIT is on for default
[04/25 14:23:04     48s] Atter site array init, number of instance map data is 0.
[04/25 14:23:04     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2135.8M, EPOCH TIME: 1745571184.426254
[04/25 14:23:04     48s] 
[04/25 14:23:04     48s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:23:04     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2135.8M, EPOCH TIME: 1745571184.426728
[04/25 14:23:04     48s] All LLGs are deleted
[04/25 14:23:04     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:23:04     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:23:04     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2135.8M, EPOCH TIME: 1745571184.427610
[04/25 14:23:04     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2135.8M, EPOCH TIME: 1745571184.427732
[04/25 14:23:04     49s] Reported timing to dir timingReports
[04/25 14:23:04     49s] Total CPU time: 0.42 sec
[04/25 14:23:04     49s] Total Real time: 0.0 sec
[04/25 14:23:04     49s] Total Memory Usage: 2110.328125 Mbytes
[04/25 14:23:04     49s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:49.0/0:12:00.3 (0.1), mem = 2110.3M
[04/25 14:23:04     49s] 
[04/25 14:23:04     49s] =============================================================================================
[04/25 14:23:04     49s]  Final TAT Report : timeDesign #4                                               21.15-s110_1
[04/25 14:23:04     49s] =============================================================================================
[04/25 14:23:04     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:23:04     49s] ---------------------------------------------------------------------------------------------
[04/25 14:23:04     49s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:23:04     49s] [ OptSummaryReport       ]      1   0:00:00.0  (  11.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 14:23:04     49s] [ TimingUpdate           ]      1   0:00:00.1  (  19.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 14:23:04     49s] [ FullDelayCalc          ]      1   0:00:00.1  (  35.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 14:23:04     49s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:23:04     49s] [ GenerateReports        ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.1
[04/25 14:23:04     49s] [ MISC                   ]          0:00:00.1  (  27.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:23:04     49s] ---------------------------------------------------------------------------------------------
[04/25 14:23:04     49s]  timeDesign #4 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 14:23:04     49s] ---------------------------------------------------------------------------------------------
[04/25 14:23:04     49s] 
[04/25 14:23:14     49s] <CMD> setLayerPreference node_layer -isVisible 0
[04/25 14:23:15     49s] <CMD> setLayerPreference node_layer -isVisible 1
[04/25 14:23:40     50s] <CMD> streamOut alu.gds -libName DesignLib -units 2000 -mode ALL
[04/25 14:23:40     50s] Parse flat map file...
[04/25 14:23:40     50s] Writing GDSII file ...
[04/25 14:23:40     50s] 	****** db unit per micron = 2000 ******
[04/25 14:23:40     50s] 	****** output gds2 file unit per micron = 2000 ******
[04/25 14:23:40     50s] 	****** unit scaling factor = 1 ******
[04/25 14:23:40     50s] Output for instance
[04/25 14:23:40     50s] Output for bump
[04/25 14:23:40     50s] Output for physical terminals
[04/25 14:23:40     50s] Output for logical terminals
[04/25 14:23:40     50s] Output for regular nets
[04/25 14:23:40     50s] Output for special nets and metal fills
[04/25 14:23:40     50s] Output for via structure generation total number 11
[04/25 14:23:40     50s] Statistics for GDS generated (version 3)
[04/25 14:23:40     50s] ----------------------------------------
[04/25 14:23:40     50s] Stream Out Layer Mapping Information:
[04/25 14:23:40     50s] GDS Layer Number          GDS Layer Name
[04/25 14:23:40     50s] ----------------------------------------
[04/25 14:23:40     50s]     233                             COMP
[04/25 14:23:40     50s]     234                          DIEAREA
[04/25 14:23:40     50s]     223                              M11
[04/25 14:23:40     50s]     221                              M11
[04/25 14:23:40     50s]     220                              M11
[04/25 14:23:40     50s]     219                              M11
[04/25 14:23:40     50s]     218                              M11
[04/25 14:23:40     50s]     217                            Via10
[04/25 14:23:40     50s]     216                            Via10
[04/25 14:23:40     50s]     212                            Via10
[04/25 14:23:40     50s]     202                              M10
[04/25 14:23:40     50s]     200                              M10
[04/25 14:23:40     50s]     199                              M10
[04/25 14:23:40     50s]     198                              M10
[04/25 14:23:40     50s]     197                              M10
[04/25 14:23:40     50s]     196                             Via9
[04/25 14:23:40     50s]     195                             Via9
[04/25 14:23:40     50s]     191                             Via9
[04/25 14:23:40     50s]     181                               M9
[04/25 14:23:40     50s]     179                               M9
[04/25 14:23:40     50s]     178                               M9
[04/25 14:23:40     50s]     177                               M9
[04/25 14:23:40     50s]     176                               M9
[04/25 14:23:40     50s]     175                             Via8
[04/25 14:23:40     50s]     174                             Via8
[04/25 14:23:40     50s]     170                             Via8
[04/25 14:23:40     50s]     160                               M8
[04/25 14:23:40     50s]     158                               M8
[04/25 14:23:40     50s]     157                               M8
[04/25 14:23:40     50s]     156                               M8
[04/25 14:23:40     50s]     155                               M8
[04/25 14:23:40     50s]     154                             Via7
[04/25 14:23:40     50s]     153                             Via7
[04/25 14:23:40     50s]     149                             Via7
[04/25 14:23:40     50s]     139                               M7
[04/25 14:23:40     50s]     137                               M7
[04/25 14:23:40     50s]     136                               M7
[04/25 14:23:40     50s]     135                               M7
[04/25 14:23:40     50s]     134                               M7
[04/25 14:23:40     50s]     133                             Via6
[04/25 14:23:40     50s]     132                             Via6
[04/25 14:23:40     50s]     131                             Via6
[04/25 14:23:40     50s]     130                             Via6
[04/25 14:23:40     50s]     129                             Via6
[04/25 14:23:40     50s]     128                             Via6
[04/25 14:23:40     50s]     127                             Via6
[04/25 14:23:40     50s]     122                               M6
[04/25 14:23:40     50s]     121                               M6
[04/25 14:23:40     50s]     120                               M6
[04/25 14:23:40     50s]     119                               M6
[04/25 14:23:40     50s]     118                               M6
[04/25 14:23:40     50s]     53                                M3
[04/25 14:23:40     50s]     52                                M3
[04/25 14:23:40     50s]     185                               M9
[04/25 14:23:40     50s]     48                              Via2
[04/25 14:23:40     50s]     29                                M2
[04/25 14:23:40     50s]     180                               M9
[04/25 14:23:40     50s]     47                              Via2
[04/25 14:23:40     50s]     182                               M9
[04/25 14:23:40     50s]     44                              Via2
[04/25 14:23:40     50s]     43                              Via2
[04/25 14:23:40     50s]     172                             Via8
[04/25 14:23:40     50s]     38                                M2
[04/25 14:23:40     50s]     95                                M5
[04/25 14:23:40     50s]     36                                M2
[04/25 14:23:40     50s]     93                                M5
[04/25 14:23:40     50s]     112                             Via5
[04/25 14:23:40     50s]     194                             Via9
[04/25 14:23:40     50s]     55                                M3
[04/25 14:23:40     50s]     113                               M6
[04/25 14:23:40     50s]     32                                M2
[04/25 14:23:40     50s]     54                                M3
[04/25 14:23:40     50s]     31                                M2
[04/25 14:23:40     50s]     107                             Via5
[04/25 14:23:40     50s]     30                                M2
[04/25 14:23:40     50s]     49                              Via2
[04/25 14:23:40     50s]     106                             Via5
[04/25 14:23:40     50s]     33                                M2
[04/25 14:23:40     50s]     109                             Via5
[04/25 14:23:40     50s]     10                                M1
[04/25 14:23:40     50s]     224                              M11
[04/25 14:23:40     50s]     86                              Via4
[04/25 14:23:40     50s]     50                                M3
[04/25 14:23:40     50s]     206                              M10
[04/25 14:23:40     50s]     69                              Via3
[04/25 14:23:40     50s]     143                               M7
[04/25 14:23:40     50s]     6                               Cont
[04/25 14:23:40     50s]     169                             Via8
[04/25 14:23:40     50s]     35                                M2
[04/25 14:23:40     50s]     8                                 M1
[04/25 14:23:40     50s]     164                               M8
[04/25 14:23:40     50s]     27                              Via1
[04/25 14:23:40     50s]     141                               M7
[04/25 14:23:40     50s]     3                               Cont
[04/25 14:23:40     50s]     51                                M3
[04/25 14:23:40     50s]     70                              Via3
[04/25 14:23:40     50s]     7                               Cont
[04/25 14:23:40     50s]     64                              Via3
[04/25 14:23:40     50s]     173                             Via8
[04/25 14:23:40     50s]     34                                M2
[04/25 14:23:40     50s]     92                                M5
[04/25 14:23:40     50s]     111                             Via5
[04/25 14:23:40     50s]     11                                M1
[04/25 14:23:40     50s]     142                               M7
[04/25 14:23:40     50s]     4                               Cont
[04/25 14:23:40     50s]     9                                 M1
[04/25 14:23:40     50s]     28                              Via1
[04/25 14:23:40     50s]     85                              Via4
[04/25 14:23:40     50s]     138                               M7
[04/25 14:23:40     50s]     5                               Cont
[04/25 14:23:40     50s]     12                                M1
[04/25 14:23:40     50s]     226                              M11
[04/25 14:23:40     50s]     88                              Via4
[04/25 14:23:40     50s]     183                               M9
[04/25 14:23:40     50s]     45                              Via2
[04/25 14:23:40     50s]     22                              Via1
[04/25 14:23:40     50s]     152                             Via7
[04/25 14:23:40     50s]     13                                M1
[04/25 14:23:40     50s]     71                                M4
[04/25 14:23:40     50s]     227                              M11
[04/25 14:23:40     50s]     90                              Via4
[04/25 14:23:40     50s]     184                               M9
[04/25 14:23:40     50s]     46                              Via2
[04/25 14:23:40     50s]     161                               M8
[04/25 14:23:40     50s]     23                              Via1
[04/25 14:23:40     50s]     171                             Via8
[04/25 14:23:40     50s]     37                                M2
[04/25 14:23:40     50s]     94                                M5
[04/25 14:23:40     50s]     148                             Via7
[04/25 14:23:40     50s]     14                                M1
[04/25 14:23:40     50s]     15                                M1
[04/25 14:23:40     50s]     72                                M4
[04/25 14:23:40     50s]     91                              Via4
[04/25 14:23:40     50s]     150                             Via7
[04/25 14:23:40     50s]     16                                M1
[04/25 14:23:40     50s]     73                                M4
[04/25 14:23:40     50s]     159                               M8
[04/25 14:23:40     50s]     26                              Via1
[04/25 14:23:40     50s]     151                             Via7
[04/25 14:23:40     50s]     17                                M1
[04/25 14:23:40     50s]     74                                M4
[04/25 14:23:40     50s]     1                               Cont
[04/25 14:23:40     50s]     162                               M8
[04/25 14:23:40     50s]     24                              Via1
[04/25 14:23:40     50s]     140                               M7
[04/25 14:23:40     50s]     2                               Cont
[04/25 14:23:40     50s]     163                               M8
[04/25 14:23:40     50s]     25                              Via1
[04/25 14:23:40     50s]     190                             Via9
[04/25 14:23:40     50s]     56                                M3
[04/25 14:23:40     50s]     57                                M3
[04/25 14:23:40     50s]     114                               M6
[04/25 14:23:40     50s]     192                             Via9
[04/25 14:23:40     50s]     58                                M3
[04/25 14:23:40     50s]     115                               M6
[04/25 14:23:40     50s]     193                             Via9
[04/25 14:23:40     50s]     59                                M3
[04/25 14:23:40     50s]     116                               M6
[04/25 14:23:40     50s]     203                              M10
[04/25 14:23:40     50s]     65                              Via3
[04/25 14:23:40     50s]     204                              M10
[04/25 14:23:40     50s]     66                              Via3
[04/25 14:23:40     50s]     205                              M10
[04/25 14:23:40     50s]     67                              Via3
[04/25 14:23:40     50s]     201                              M10
[04/25 14:23:40     50s]     68                              Via3
[04/25 14:23:40     50s]     75                                M4
[04/25 14:23:40     50s]     215                            Via10
[04/25 14:23:40     50s]     76                                M4
[04/25 14:23:40     50s]     211                            Via10
[04/25 14:23:40     50s]     77                                M4
[04/25 14:23:40     50s]     78                                M4
[04/25 14:23:40     50s]     213                            Via10
[04/25 14:23:40     50s]     79                                M4
[04/25 14:23:40     50s]     214                            Via10
[04/25 14:23:40     50s]     80                                M4
[04/25 14:23:40     50s]     225                              M11
[04/25 14:23:40     50s]     87                              Via4
[04/25 14:23:40     50s]     222                              M11
[04/25 14:23:40     50s]     89                              Via4
[04/25 14:23:40     50s]     96                                M5
[04/25 14:23:40     50s]     97                                M5
[04/25 14:23:40     50s]     98                                M5
[04/25 14:23:40     50s]     99                                M5
[04/25 14:23:40     50s]     100                               M5
[04/25 14:23:40     50s]     101                               M5
[04/25 14:23:40     50s]     108                             Via5
[04/25 14:23:40     50s]     110                             Via5
[04/25 14:23:40     50s]     117                               M6
[04/25 14:23:40     50s]     231                              M11
[04/25 14:23:40     50s]     230                              M11
[04/25 14:23:40     50s]     229                              M11
[04/25 14:23:40     50s]     228                              M11
[04/25 14:23:40     50s]     210                              M10
[04/25 14:23:40     50s]     209                              M10
[04/25 14:23:40     50s]     208                              M10
[04/25 14:23:40     50s]     207                              M10
[04/25 14:23:40     50s]     189                               M9
[04/25 14:23:40     50s]     188                               M9
[04/25 14:23:40     50s]     187                               M9
[04/25 14:23:40     50s]     186                               M9
[04/25 14:23:40     50s]     168                               M8
[04/25 14:23:40     50s]     167                               M8
[04/25 14:23:40     50s]     166                               M8
[04/25 14:23:40     50s]     165                               M8
[04/25 14:23:40     50s]     147                               M7
[04/25 14:23:40     50s]     146                               M7
[04/25 14:23:40     50s]     145                               M7
[04/25 14:23:40     50s]     144                               M7
[04/25 14:23:40     50s]     63                                M3
[04/25 14:23:40     50s]     62                                M3
[04/25 14:23:40     50s]     39                                M2
[04/25 14:23:40     50s]     105                               M5
[04/25 14:23:40     50s]     103                               M5
[04/25 14:23:40     50s]     123                               M6
[04/25 14:23:40     50s]     42                                M2
[04/25 14:23:40     50s]     41                                M2
[04/25 14:23:40     50s]     40                                M2
[04/25 14:23:40     50s]     20                                M1
[04/25 14:23:40     50s]     60                                M3
[04/25 14:23:40     50s]     18                                M1
[04/25 14:23:40     50s]     61                                M3
[04/25 14:23:40     50s]     102                               M5
[04/25 14:23:40     50s]     21                                M1
[04/25 14:23:40     50s]     19                                M1
[04/25 14:23:40     50s]     81                                M4
[04/25 14:23:40     50s]     104                               M5
[04/25 14:23:40     50s]     82                                M4
[04/25 14:23:40     50s]     83                                M4
[04/25 14:23:40     50s]     84                                M4
[04/25 14:23:40     50s]     124                               M6
[04/25 14:23:40     50s]     125                               M6
[04/25 14:23:40     50s]     126                               M6
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Stream Out Information Processed for GDS version 3:
[04/25 14:23:40     50s] Units: 2000 DBU
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Object                             Count
[04/25 14:23:40     50s] ----------------------------------------
[04/25 14:23:40     50s] Instances                           5847
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Ports/Pins                            72
[04/25 14:23:40     50s]     metal layer M2                    46
[04/25 14:23:40     50s]     metal layer M3                    14
[04/25 14:23:40     50s]     metal layer M4                     7
[04/25 14:23:40     50s]     metal layer M5                     3
[04/25 14:23:40     50s]     metal layer M6                     1
[04/25 14:23:40     50s]     metal layer M7                     1
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Nets                               27725
[04/25 14:23:40     50s]     metal layer M1                 13915
[04/25 14:23:40     50s]     metal layer M2                  8990
[04/25 14:23:40     50s]     metal layer M3                  4381
[04/25 14:23:40     50s]     metal layer M4                   378
[04/25 14:23:40     50s]     metal layer M5                    58
[04/25 14:23:40     50s]     metal layer M6                     3
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s]     Via Instances                      0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Special Nets                         278
[04/25 14:23:40     50s]     metal layer M1                   246
[04/25 14:23:40     50s]     metal layer M10                   16
[04/25 14:23:40     50s]     metal layer M11                   16
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s]     Via Instances                   1604
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Metal Fills                            0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s]     Via Instances                      0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Metal FillOPCs                         0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s]     Via Instances                      0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Metal FillDRCs                         0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s]     Via Instances                      0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Text                                2499
[04/25 14:23:40     50s]     metal layer M1                  1568
[04/25 14:23:40     50s]     metal layer M2                   786
[04/25 14:23:40     50s]     metal layer M3                   124
[04/25 14:23:40     50s]     metal layer M4                    13
[04/25 14:23:40     50s]     metal layer M5                     4
[04/25 14:23:40     50s]     metal layer M6                     1
[04/25 14:23:40     50s]     metal layer M7                     1
[04/25 14:23:40     50s]     metal layer M10                    2
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Blockages                              0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Custom Text                            0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Custom Box                             0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] Trim Metal                             0
[04/25 14:23:40     50s] 
[04/25 14:23:40     50s] ######Streamout is finished!
[04/25 14:23:42     50s] <CMD> zoomBox -45.16200 14.52600 197.39850 134.27100
[04/25 14:23:42     50s] <CMD> zoomBox -11.78300 30.46400 163.46750 116.98000
[04/25 14:23:43     50s] <CMD> zoomBox 1.25300 36.68850 150.21600 110.22700
[04/25 14:23:45     50s] <CMD> setLayerPreference node_layer -isVisible 0
[04/25 14:23:46     50s] <CMD> zoomBox -39.51650 23.69500 166.66050 125.47850
[04/25 14:23:46     50s] <CMD> zoomBox -65.44350 15.43200 177.11800 135.17750
[04/25 14:23:47     50s] <CMD> zoomBox -95.94550 5.71100 189.42100 146.58800
[04/25 14:23:48     50s] <CMD> fit
[04/25 14:23:50     50s] <CMD> setDrawView fplan
[04/25 14:24:11     51s] <CMD> setLayerPreference node_layer -isVisible 1
[04/25 14:25:47     54s] <CMD> checkPlace -ignoreOutOfCore -noPreplaced -macroBlockage calculator_fsm.checkPlace
[04/25 14:25:47     54s] OPERPROF: Starting checkPlace at level 1, MEM:2117.1M, EPOCH TIME: 1745571347.353594
[04/25 14:25:47     54s] Processing tracks to init pin-track alignment.
[04/25 14:25:47     54s] z: 2, totalTracks: 1
[04/25 14:25:47     54s] z: 4, totalTracks: 1
[04/25 14:25:47     54s] z: 6, totalTracks: 1
[04/25 14:25:47     54s] z: 8, totalTracks: 1
[04/25 14:25:47     54s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:25:47     54s] All LLGs are deleted
[04/25 14:25:47     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:25:47     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:25:47     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2117.1M, EPOCH TIME: 1745571347.355922
[04/25 14:25:47     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2117.1M, EPOCH TIME: 1745571347.356079
[04/25 14:25:47     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2117.1M, EPOCH TIME: 1745571347.356096
[04/25 14:25:47     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:25:47     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:25:47     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2117.1M, EPOCH TIME: 1745571347.356776
[04/25 14:25:47     54s] Max number of tech site patterns supported in site array is 256.
[04/25 14:25:47     54s] Core basic site is CoreSite
[04/25 14:25:47     54s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:25:47     54s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2117.1M, EPOCH TIME: 1745571347.365846
[04/25 14:25:47     54s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 14:25:47     54s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 14:25:47     54s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2117.1M, EPOCH TIME: 1745571347.366186
[04/25 14:25:47     54s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 14:25:47     54s] SiteArray: use 311,296 bytes
[04/25 14:25:47     54s] SiteArray: current memory after site array memory allocation 2117.1M
[04/25 14:25:47     54s] SiteArray: FP blocked sites are writable
[04/25 14:25:47     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:25:47     54s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2117.1M, EPOCH TIME: 1745571347.366722
[04/25 14:25:47     54s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2117.1M, EPOCH TIME: 1745571347.366802
[04/25 14:25:47     54s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 14:25:47     54s] Atter site array init, number of instance map data is 0.
[04/25 14:25:47     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2117.1M, EPOCH TIME: 1745571347.367547
[04/25 14:25:47     54s] 
[04/25 14:25:47     54s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:25:47     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2117.1M, EPOCH TIME: 1745571347.367972
[04/25 14:25:47     54s] Begin checking placement ... (start mem=2117.1M, init mem=2117.1M)
[04/25 14:25:47     54s] Begin checking exclusive groups violation ...
[04/25 14:25:47     54s] There are 0 groups to check, max #box is 0, total #box is 0
[04/25 14:25:47     54s] Finished checking exclusive groups violations. Found 0 Vio.
[04/25 14:25:47     54s] 
[04/25 14:25:47     54s] Running CheckPlace using 1 thread in normal mode...
[04/25 14:25:47     54s] 
[04/25 14:25:47     54s] ...checkPlace normal is done!
[04/25 14:25:47     54s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2117.1M, EPOCH TIME: 1745571347.396081
[04/25 14:25:47     54s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2117.1M, EPOCH TIME: 1745571347.397528
[04/25 14:25:47     54s] *info: Placed = 5847           (Fixed = 162)
[04/25 14:25:47     54s] *info: Unplaced = 0           
[04/25 14:25:47     54s] Placement Density:99.90%(19067/19087)
[04/25 14:25:47     54s] Placement Density (including fixed std cells):99.90%(19510/19530)
[04/25 14:25:47     54s] All LLGs are deleted
[04/25 14:25:47     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5847).
[04/25 14:25:47     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:25:47     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2117.1M, EPOCH TIME: 1745571347.398353
[04/25 14:25:47     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2117.1M, EPOCH TIME: 1745571347.398476
[04/25 14:25:47     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:25:47     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:25:47     54s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2117.1M)
[04/25 14:25:47     54s] OPERPROF: Finished checkPlace at level 1, CPU:0.045, REAL:0.045, MEM:2117.1M, EPOCH TIME: 1745571347.399035
[04/25 14:25:47     54s] <CMD> setDrawView place
[04/25 14:25:47     54s] <CMD> fit
[04/25 14:26:08     55s] <CMD> setLayerPreference node_layer -isVisible 0
[04/25 14:26:28     56s] <CMD> setLayerPreference node_layer -isVisible 1
[04/25 14:26:31     56s] <CMD> getCTSMode -engine -quiet
[04/25 14:26:33     56s] <CMD> ctd_win -side none -id ctd_window
[04/25 14:26:33     56s] 
[04/25 14:26:33     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:26:33     56s] Summary for sequential cells identification: 
[04/25 14:26:33     56s]   Identified SBFF number: 94
[04/25 14:26:33     56s]   Identified MBFF number: 0
[04/25 14:26:33     56s]   Identified SB Latch number: 0
[04/25 14:26:33     56s]   Identified MB Latch number: 0
[04/25 14:26:33     56s]   Not identified SBFF number: 24
[04/25 14:26:33     56s]   Not identified MBFF number: 0
[04/25 14:26:33     56s]   Not identified SB Latch number: 0
[04/25 14:26:33     56s]   Not identified MB Latch number: 0
[04/25 14:26:33     56s]   Number of sequential cells which are not FFs: 32
[04/25 14:26:33     56s]  Visiting view : WORST
[04/25 14:26:33     56s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[04/25 14:26:33     56s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[04/25 14:26:33     56s]  Visiting view : BEST
[04/25 14:26:33     56s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 14:26:33     56s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 14:26:33     56s] TLC MultiMap info (StdDelay):
[04/25 14:26:33     56s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:26:33     56s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:26:33     56s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:26:33     56s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:26:33     56s]  Setting StdDelay to: 22.8ps
[04/25 14:26:33     56s] 
[04/25 14:26:33     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:27:23     58s] <CMD> getAnalysisMode -checkType -quiet
[04/25 14:27:26     58s] <CMD> get_time_unit
[04/25 14:27:26     58s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[04/25 14:27:26     58s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:27:26     58s] #################################################################################
[04/25 14:27:26     58s] # Design Stage: PreRoute
[04/25 14:27:26     58s] # Design Name: calculator_fsm
[04/25 14:27:26     58s] # Design Mode: 90nm
[04/25 14:27:26     58s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:27:26     58s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:27:26     58s] # Signoff Settings: SI Off 
[04/25 14:27:26     58s] #################################################################################
[04/25 14:27:26     58s] Calculate delays in BcWc mode...
[04/25 14:27:26     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 2129.0M, InitMEM = 2129.0M)
[04/25 14:27:26     58s] Start delay calculation (fullDC) (1 T). (MEM=2129.05)
[04/25 14:27:26     58s] *** Calculating scaling factor for SLOW libraries using the default operating condition of each library.
[04/25 14:27:26     58s] End AAE Lib Interpolated Model. (MEM=2129.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:27:26     59s] Total number of fetched objects 2426
[04/25 14:27:26     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:27:26     59s] End delay calculation. (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:27:26     59s] End delay calculation (fullDC). (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:27:26     59s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2176.7M) ***
[04/25 14:27:26     59s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 14:27:26     59s] Parsing file top.mtarpt...
[04/25 14:27:47     59s] <CMD> getAnalysisMode -checkType -quiet
[04/25 14:27:49     59s] <CMD> get_time_unit
[04/25 14:27:49     59s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[04/25 14:27:49     60s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:27:49     60s] #################################################################################
[04/25 14:27:49     60s] # Design Stage: PreRoute
[04/25 14:27:49     60s] # Design Name: calculator_fsm
[04/25 14:27:49     60s] # Design Mode: 90nm
[04/25 14:27:49     60s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:27:49     60s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:27:49     60s] # Signoff Settings: SI Off 
[04/25 14:27:49     60s] #################################################################################
[04/25 14:27:49     60s] Calculate delays in BcWc mode...
[04/25 14:27:49     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 2176.7M, InitMEM = 2176.7M)
[04/25 14:27:49     60s] Start delay calculation (fullDC) (1 T). (MEM=2176.74)
[04/25 14:27:49     60s] End AAE Lib Interpolated Model. (MEM=2176.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:27:50     60s] Total number of fetched objects 2426
[04/25 14:27:50     60s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:27:50     60s] End delay calculation. (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:01.0)
[04/25 14:27:50     60s] End delay calculation (fullDC). (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:01.0)
[04/25 14:27:50     60s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2176.7M) ***
[04/25 14:27:50     60s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 14:27:50     60s] Parsing file top.mtarpt...
[04/25 14:28:08     61s] <CMD> getAnalysisMode -checkType -quiet
[04/25 14:28:10     61s] <CMD> get_time_unit
[04/25 14:28:10     61s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[04/25 14:28:10     61s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:28:10     61s] #################################################################################
[04/25 14:28:10     61s] # Design Stage: PreRoute
[04/25 14:28:10     61s] # Design Name: calculator_fsm
[04/25 14:28:10     61s] # Design Mode: 90nm
[04/25 14:28:10     61s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:28:10     61s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:28:10     61s] # Signoff Settings: SI Off 
[04/25 14:28:10     61s] #################################################################################
[04/25 14:28:10     61s] Calculate delays in BcWc mode...
[04/25 14:28:10     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 2176.7M, InitMEM = 2176.7M)
[04/25 14:28:10     61s] Start delay calculation (fullDC) (1 T). (MEM=2176.74)
[04/25 14:28:10     61s] End AAE Lib Interpolated Model. (MEM=2176.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:28:10     61s] Total number of fetched objects 2426
[04/25 14:28:10     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:28:10     61s] End delay calculation. (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:28:10     61s] End delay calculation (fullDC). (MEM=2176.74 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:28:10     61s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2176.7M) ***
[04/25 14:28:10     61s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 14:28:10     61s] Parsing file top.mtarpt...
[04/25 14:28:11     61s] <CMD> getAnalysisMode -checkType -quiet
[04/25 14:28:13     61s] <CMD> get_time_unit
[04/25 14:28:13     61s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[04/25 14:28:14     61s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:28:14     61s] #################################################################################
[04/25 14:28:14     61s] # Design Stage: PreRoute
[04/25 14:28:14     61s] # Design Name: calculator_fsm
[04/25 14:28:14     61s] # Design Mode: 90nm
[04/25 14:28:14     61s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:28:14     61s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:28:14     61s] # Signoff Settings: SI Off 
[04/25 14:28:14     61s] #################################################################################
[04/25 14:28:14     61s] Calculate delays in BcWc mode...
[04/25 14:28:14     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 2176.7M, InitMEM = 2176.7M)
[04/25 14:28:14     61s] Start delay calculation (fullDC) (1 T). (MEM=2176.74)
[04/25 14:28:14     61s] End AAE Lib Interpolated Model. (MEM=2176.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:28:14     62s] Total number of fetched objects 2426
[04/25 14:28:14     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:28:14     62s] End delay calculation. (MEM=2181.27 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:28:14     62s] End delay calculation (fullDC). (MEM=2181.27 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:28:14     62s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2181.3M) ***
[04/25 14:28:14     62s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 14:28:14     62s] Parsing file top.mtarpt...
[04/25 14:33:20     71s] <CMD> getCTSMode -engine -quiet
[04/25 14:33:21     71s] <CMD> getCTSMode -engine -quiet
[04/25 14:33:30     71s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[04/25 14:33:30     71s] <CMD> optDesign -postCTS
[04/25 14:33:30     71s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1901.9M, totSessionCpu=0:01:12 **
[04/25 14:33:30     71s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:11.5/0:22:26.6 (0.1), mem = 2145.3M
[04/25 14:33:30     71s] Info: 1 threads available for lower-level modules during optimization.
[04/25 14:33:30     71s] GigaOpt running with 1 threads.
[04/25 14:33:30     71s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:11.5/0:22:26.6 (0.1), mem = 2145.3M
[04/25 14:33:30     71s] **INFO: User settings:
[04/25 14:33:30     71s] setExtractRCMode -engine                            preRoute
[04/25 14:33:30     71s] setUsefulSkewMode -maxAllowedDelay                  1
[04/25 14:33:30     71s] setUsefulSkewMode -noBoundary                       false
[04/25 14:33:30     71s] setDelayCalMode -enable_high_fanout                 true
[04/25 14:33:30     71s] setDelayCalMode -engine                             aae
[04/25 14:33:30     71s] setDelayCalMode -ignoreNetLoad                      false
[04/25 14:33:30     71s] setDelayCalMode -socv_accuracy_mode                 low
[04/25 14:33:30     71s] setOptMode -fixCap                                  true
[04/25 14:33:30     71s] setOptMode -fixFanoutLoad                           false
[04/25 14:33:30     71s] setOptMode -fixTran                                 true
[04/25 14:33:30     71s] setPlaceMode -place_design_floorplan_mode           false
[04/25 14:33:30     71s] setPlaceMode -place_detail_check_route              false
[04/25 14:33:30     71s] setPlaceMode -place_detail_preserve_routing         true
[04/25 14:33:30     71s] setPlaceMode -place_detail_remove_affected_routing  false
[04/25 14:33:30     71s] setPlaceMode -place_detail_swap_eeq_cells           false
[04/25 14:33:30     71s] setPlaceMode -place_global_clock_gate_aware         true
[04/25 14:33:30     71s] setPlaceMode -place_global_cong_effort              auto
[04/25 14:33:30     71s] setPlaceMode -place_global_ignore_scan              true
[04/25 14:33:30     71s] setPlaceMode -place_global_ignore_spare             false
[04/25 14:33:30     71s] setPlaceMode -place_global_module_aware_spare       false
[04/25 14:33:30     71s] setPlaceMode -place_global_place_io_pins            true
[04/25 14:33:30     71s] setPlaceMode -place_global_reorder_scan             true
[04/25 14:33:30     71s] setPlaceMode -powerDriven                           false
[04/25 14:33:30     71s] setPlaceMode -timingDriven                          true
[04/25 14:33:30     71s] setAnalysisMode -analysisType                       bcwc
[04/25 14:33:30     71s] setAnalysisMode -checkType                          setup
[04/25 14:33:30     71s] setAnalysisMode -clkSrcPath                         true
[04/25 14:33:30     71s] setAnalysisMode -clockGatingCheck                   true
[04/25 14:33:30     71s] setAnalysisMode -clockPropagation                   sdcControl
[04/25 14:33:30     71s] setAnalysisMode -cppr                               both
[04/25 14:33:30     71s] setAnalysisMode -enableMultipleDriveNet             true
[04/25 14:33:30     71s] setAnalysisMode -log                                true
[04/25 14:33:30     71s] setAnalysisMode -sequentialConstProp                false
[04/25 14:33:30     71s] setAnalysisMode -skew                               true
[04/25 14:33:30     71s] setAnalysisMode -timeBorrowing                      true
[04/25 14:33:30     71s] setAnalysisMode -timingSelfLoopsNoSkew              false
[04/25 14:33:30     71s] setAnalysisMode -usefulSkew                         false
[04/25 14:33:30     71s] setAnalysisMode -useOutputPinCap                    true
[04/25 14:33:30     71s] setAnalysisMode -virtualIPO                         false
[04/25 14:33:30     71s] setAnalysisMode -warn                               true
[04/25 14:33:30     71s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[04/25 14:33:30     71s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[04/25 14:33:30     71s] setRouteMode -earlyGlobalRouteSecondPG              false
[04/25 14:33:30     71s] 
[04/25 14:33:30     71s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/25 14:33:30     71s] Need call spDPlaceInit before registerPrioInstLoc.
[04/25 14:33:30     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2145.3M, EPOCH TIME: 1745571810.862510
[04/25 14:33:30     71s] Processing tracks to init pin-track alignment.
[04/25 14:33:30     71s] z: 2, totalTracks: 1
[04/25 14:33:30     71s] z: 4, totalTracks: 1
[04/25 14:33:30     71s] z: 6, totalTracks: 1
[04/25 14:33:30     71s] z: 8, totalTracks: 1
[04/25 14:33:30     71s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:33:30     71s] All LLGs are deleted
[04/25 14:33:30     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:30     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:30     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2145.3M, EPOCH TIME: 1745571810.864970
[04/25 14:33:30     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2145.3M, EPOCH TIME: 1745571810.865136
[04/25 14:33:30     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2145.3M, EPOCH TIME: 1745571810.865598
[04/25 14:33:30     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:30     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:30     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2145.3M, EPOCH TIME: 1745571810.866277
[04/25 14:33:30     71s] Max number of tech site patterns supported in site array is 256.
[04/25 14:33:30     71s] Core basic site is CoreSite
[04/25 14:33:30     71s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:33:30     71s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2145.3M, EPOCH TIME: 1745571810.875376
[04/25 14:33:30     71s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 14:33:30     71s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 14:33:30     71s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2145.3M, EPOCH TIME: 1745571810.875678
[04/25 14:33:30     71s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 14:33:30     71s] SiteArray: use 311,296 bytes
[04/25 14:33:30     71s] SiteArray: current memory after site array memory allocation 2145.3M
[04/25 14:33:30     71s] SiteArray: FP blocked sites are writable
[04/25 14:33:30     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:33:30     71s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2145.3M, EPOCH TIME: 1745571810.876229
[04/25 14:33:30     71s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2145.3M, EPOCH TIME: 1745571810.876326
[04/25 14:33:30     71s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 14:33:30     71s] Atter site array init, number of instance map data is 0.
[04/25 14:33:30     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2145.3M, EPOCH TIME: 1745571810.877074
[04/25 14:33:30     71s] 
[04/25 14:33:30     71s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:30     71s] OPERPROF:     Starting CMU at level 3, MEM:2145.3M, EPOCH TIME: 1745571810.877520
[04/25 14:33:30     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2145.3M, EPOCH TIME: 1745571810.877931
[04/25 14:33:30     71s] 
[04/25 14:33:30     71s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 14:33:30     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2145.3M, EPOCH TIME: 1745571810.878148
[04/25 14:33:30     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2145.3M, EPOCH TIME: 1745571810.878158
[04/25 14:33:30     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2145.3M, EPOCH TIME: 1745571810.878170
[04/25 14:33:30     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2145.3MB).
[04/25 14:33:30     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2145.3M, EPOCH TIME: 1745571810.878822
[04/25 14:33:30     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2145.3M, EPOCH TIME: 1745571810.878871
[04/25 14:33:30     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:33:30     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:30     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:30     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:30     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2145.3M, EPOCH TIME: 1745571810.881840
[04/25 14:33:30     71s] 
[04/25 14:33:30     71s] Creating Lib Analyzer ...
[04/25 14:33:30     71s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/25 14:33:30     71s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[04/25 14:33:30     71s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 14:33:30     71s] 
[04/25 14:33:30     71s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:33:31     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=2167.3M
[04/25 14:33:31     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=2167.3M
[04/25 14:33:31     72s] Creating Lib Analyzer, finished. 
[04/25 14:33:31     72s] Effort level <high> specified for reg2reg path_group
[04/25 14:33:31     72s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1908.4M, totSessionCpu=0:01:12 **
[04/25 14:33:31     72s] *** optDesign -postCTS ***
[04/25 14:33:31     72s] DRC Margin: user margin 0.0; extra margin 0.2
[04/25 14:33:31     72s] Hold Target Slack: user slack 0
[04/25 14:33:31     72s] Setup Target Slack: user slack 0; extra slack 0.0
[04/25 14:33:31     72s] setUsefulSkewMode -ecoRoute false
[04/25 14:33:31     72s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/25 14:33:31     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2169.3M, EPOCH TIME: 1745571811.593808
[04/25 14:33:31     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:31     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:31     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2169.3M, EPOCH TIME: 1745571811.604513
[04/25 14:33:31     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:33:31     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:31     72s] Multi-VT timing optimization disabled based on library information.
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:33:31     72s] Deleting Lib Analyzer.
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s] TimeStamp Deleting Cell Server End ...
[04/25 14:33:31     72s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:33:31     72s] Summary for sequential cells identification: 
[04/25 14:33:31     72s]   Identified SBFF number: 94
[04/25 14:33:31     72s]   Identified MBFF number: 0
[04/25 14:33:31     72s]   Identified SB Latch number: 0
[04/25 14:33:31     72s]   Identified MB Latch number: 0
[04/25 14:33:31     72s]   Not identified SBFF number: 24
[04/25 14:33:31     72s]   Not identified MBFF number: 0
[04/25 14:33:31     72s]   Not identified SB Latch number: 0
[04/25 14:33:31     72s]   Not identified MB Latch number: 0
[04/25 14:33:31     72s]   Number of sequential cells which are not FFs: 32
[04/25 14:33:31     72s]  Visiting view : WORST
[04/25 14:33:31     72s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[04/25 14:33:31     72s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[04/25 14:33:31     72s]  Visiting view : BEST
[04/25 14:33:31     72s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 14:33:31     72s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 14:33:31     72s] TLC MultiMap info (StdDelay):
[04/25 14:33:31     72s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:33:31     72s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:33:31     72s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:33:31     72s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:33:31     72s]  Setting StdDelay to: 22.8ps
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s] TimeStamp Deleting Cell Server End ...
[04/25 14:33:31     72s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2167.3M, EPOCH TIME: 1745571811.634242
[04/25 14:33:31     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:31     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:31     72s] All LLGs are deleted
[04/25 14:33:31     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:31     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:31     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2167.3M, EPOCH TIME: 1745571811.634298
[04/25 14:33:31     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1745571811.634315
[04/25 14:33:31     72s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2163.3M, EPOCH TIME: 1745571811.634540
[04/25 14:33:31     72s] Start to check current routing status for nets...
[04/25 14:33:31     72s] All nets are already routed correctly.
[04/25 14:33:31     72s] End to check current routing status for nets (mem=2163.3M)
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s] Creating Lib Analyzer ...
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:33:31     72s] Summary for sequential cells identification: 
[04/25 14:33:31     72s]   Identified SBFF number: 94
[04/25 14:33:31     72s]   Identified MBFF number: 0
[04/25 14:33:31     72s]   Identified SB Latch number: 0
[04/25 14:33:31     72s]   Identified MB Latch number: 0
[04/25 14:33:31     72s]   Not identified SBFF number: 24
[04/25 14:33:31     72s]   Not identified MBFF number: 0
[04/25 14:33:31     72s]   Not identified SB Latch number: 0
[04/25 14:33:31     72s]   Not identified MB Latch number: 0
[04/25 14:33:31     72s]   Number of sequential cells which are not FFs: 32
[04/25 14:33:31     72s]  Visiting view : WORST
[04/25 14:33:31     72s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[04/25 14:33:31     72s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[04/25 14:33:31     72s]  Visiting view : BEST
[04/25 14:33:31     72s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 14:33:31     72s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 14:33:31     72s] TLC MultiMap info (StdDelay):
[04/25 14:33:31     72s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:33:31     72s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:33:31     72s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:33:31     72s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:33:31     72s]  Setting StdDelay to: 22.8ps
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:33:31     72s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/25 14:33:31     72s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[04/25 14:33:31     72s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 14:33:31     72s] 
[04/25 14:33:31     72s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:33:32     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:13 mem=2171.3M
[04/25 14:33:32     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:13 mem=2171.3M
[04/25 14:33:32     72s] Creating Lib Analyzer, finished. 
[04/25 14:33:32     72s] ### Creating TopoMgr, started
[04/25 14:33:32     72s] ### Creating TopoMgr, finished
[04/25 14:33:32     72s] 
[04/25 14:33:32     72s] Footprint cell information for calculating maxBufDist
[04/25 14:33:32     72s] *info: There are 15 candidate Buffer cells
[04/25 14:33:32     72s] *info: There are 15 candidate Inverter cells
[04/25 14:33:32     72s] 
[04/25 14:33:32     73s] #optDebug: Start CG creation (mem=2199.9M)
[04/25 14:33:32     73s]  ...initializing CG  maxDriveDist 491.581500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 49.158000 
[04/25 14:33:32     73s] (cpu=0:00:00.1, mem=2393.7M)
[04/25 14:33:32     73s]  ...processing cgPrt (cpu=0:00:00.1, mem=2393.7M)
[04/25 14:33:32     73s]  ...processing cgEgp (cpu=0:00:00.1, mem=2393.7M)
[04/25 14:33:32     73s]  ...processing cgPbk (cpu=0:00:00.1, mem=2393.7M)
[04/25 14:33:32     73s]  ...processing cgNrb(cpu=0:00:00.1, mem=2393.7M)
[04/25 14:33:32     73s]  ...processing cgObs (cpu=0:00:00.1, mem=2393.7M)
[04/25 14:33:32     73s]  ...processing cgCon (cpu=0:00:00.1, mem=2393.7M)
[04/25 14:33:32     73s]  ...processing cgPdm (cpu=0:00:00.1, mem=2393.7M)
[04/25 14:33:32     73s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2393.7M)
[04/25 14:33:32     73s] Compute RC Scale Done ...
[04/25 14:33:32     73s] All LLGs are deleted
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2384.1M, EPOCH TIME: 1745571812.503248
[04/25 14:33:32     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2384.1M, EPOCH TIME: 1745571812.503394
[04/25 14:33:32     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2384.1M, EPOCH TIME: 1745571812.503899
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2384.1M, EPOCH TIME: 1745571812.504569
[04/25 14:33:32     73s] Max number of tech site patterns supported in site array is 256.
[04/25 14:33:32     73s] Core basic site is CoreSite
[04/25 14:33:32     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2384.1M, EPOCH TIME: 1745571812.513533
[04/25 14:33:32     73s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:33:32     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:33:32     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2384.1M, EPOCH TIME: 1745571812.513892
[04/25 14:33:32     73s] Fast DP-INIT is on for default
[04/25 14:33:32     73s] Atter site array init, number of instance map data is 0.
[04/25 14:33:32     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2384.1M, EPOCH TIME: 1745571812.514822
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:32     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2384.1M, EPOCH TIME: 1745571812.515448
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.055  | 10.275  | -1.055  |
|           TNS (ns):| -2.130  |  0.000  | -2.130  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2384.1M, EPOCH TIME: 1745571812.539010
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:32     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2384.1M, EPOCH TIME: 1745571812.549634
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] Density: 59.663%
       (99.895% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2014.5M, totSessionCpu=0:01:13 **
[04/25 14:33:32     73s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:13.2/0:22:28.3 (0.1), mem = 2270.1M
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] =============================================================================================
[04/25 14:33:32     73s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[04/25 14:33:32     73s] =============================================================================================
[04/25 14:33:32     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:33:32     73s] ---------------------------------------------------------------------------------------------
[04/25 14:33:32     73s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 14:33:32     73s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.8
[04/25 14:33:32     73s] [ CellServerInit         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  69.8 % )     0:00:01.2 /  0:00:01.2    1.0
[04/25 14:33:32     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.3    1.0
[04/25 14:33:32     73s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] [ TimingUpdate           ]      2   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 14:33:32     73s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] [ MISC                   ]          0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 14:33:32     73s] ---------------------------------------------------------------------------------------------
[04/25 14:33:32     73s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[04/25 14:33:32     73s] ---------------------------------------------------------------------------------------------
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] ** INFO : this run is activating low effort ccoptDesign flow
[04/25 14:33:32     73s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 14:33:32     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2270.1M
[04/25 14:33:32     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:2270.1M, EPOCH TIME: 1745571812.553254
[04/25 14:33:32     73s] Processing tracks to init pin-track alignment.
[04/25 14:33:32     73s] z: 2, totalTracks: 1
[04/25 14:33:32     73s] z: 4, totalTracks: 1
[04/25 14:33:32     73s] z: 6, totalTracks: 1
[04/25 14:33:32     73s] z: 8, totalTracks: 1
[04/25 14:33:32     73s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:33:32     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2270.1M, EPOCH TIME: 1745571812.555395
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:33:32     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2270.1M, EPOCH TIME: 1745571812.565846
[04/25 14:33:32     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2270.1M, EPOCH TIME: 1745571812.565870
[04/25 14:33:32     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2270.1M, EPOCH TIME: 1745571812.565882
[04/25 14:33:32     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2270.1MB).
[04/25 14:33:32     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2270.1M, EPOCH TIME: 1745571812.566159
[04/25 14:33:32     73s] TotalInstCnt at PhyDesignMc Initialization: 2293
[04/25 14:33:32     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2270.1M
[04/25 14:33:32     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2270.1M, EPOCH TIME: 1745571812.568817
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2270.1M, EPOCH TIME: 1745571812.571769
[04/25 14:33:32     73s] TotalInstCnt at PhyDesignMc Destruction: 2293
[04/25 14:33:32     73s] OPTC: m1 20.0 20.0
[04/25 14:33:32     73s] #optDebug: fT-E <X 2 0 0 1>
[04/25 14:33:32     73s] -congRepairInPostCTS false                 # bool, default=false, private
[04/25 14:33:32     73s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.6
[04/25 14:33:32     73s] Begin: GigaOpt Route Type Constraints Refinement
[04/25 14:33:32     73s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:13.3/0:22:28.4 (0.1), mem = 2271.1M
[04/25 14:33:32     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.1
[04/25 14:33:32     73s] ### Creating RouteCongInterface, started
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] #optDebug: {0, 1.000}
[04/25 14:33:32     73s] ### Creating RouteCongInterface, finished
[04/25 14:33:32     73s] Updated routing constraints on 0 nets.
[04/25 14:33:32     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.1
[04/25 14:33:32     73s] Bottom Preferred Layer:
[04/25 14:33:32     73s]     None
[04/25 14:33:32     73s] Via Pillar Rule:
[04/25 14:33:32     73s]     None
[04/25 14:33:32     73s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:13.3/0:22:28.4 (0.1), mem = 2271.1M
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] =============================================================================================
[04/25 14:33:32     73s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.15-s110_1
[04/25 14:33:32     73s] =============================================================================================
[04/25 14:33:32     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:33:32     73s] ---------------------------------------------------------------------------------------------
[04/25 14:33:32     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  70.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] [ MISC                   ]          0:00:00.0  (  29.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] ---------------------------------------------------------------------------------------------
[04/25 14:33:32     73s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] ---------------------------------------------------------------------------------------------
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] End: GigaOpt Route Type Constraints Refinement
[04/25 14:33:32     73s] *** Starting optimizing excluded clock nets MEM= 2271.1M) ***
[04/25 14:33:32     73s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2271.1M) ***
[04/25 14:33:32     73s] *** Starting optimizing excluded clock nets MEM= 2271.1M) ***
[04/25 14:33:32     73s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2271.1M) ***
[04/25 14:33:32     73s] Info: Done creating the CCOpt slew target map.
[04/25 14:33:32     73s] Begin: GigaOpt high fanout net optimization
[04/25 14:33:32     73s] GigaOpt HFN: use maxLocalDensity 1.2
[04/25 14:33:32     73s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/25 14:33:32     73s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:13.3/0:22:28.4 (0.1), mem = 2271.1M
[04/25 14:33:32     73s] Info: 1 clock net  excluded from IPO operation.
[04/25 14:33:32     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.2
[04/25 14:33:32     73s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 14:33:32     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2271.1M
[04/25 14:33:32     73s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 14:33:32     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:2271.1M, EPOCH TIME: 1745571812.661189
[04/25 14:33:32     73s] Processing tracks to init pin-track alignment.
[04/25 14:33:32     73s] z: 2, totalTracks: 1
[04/25 14:33:32     73s] z: 4, totalTracks: 1
[04/25 14:33:32     73s] z: 6, totalTracks: 1
[04/25 14:33:32     73s] z: 8, totalTracks: 1
[04/25 14:33:32     73s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:33:32     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2271.1M, EPOCH TIME: 1745571812.663748
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:33:32     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2271.1M, EPOCH TIME: 1745571812.674309
[04/25 14:33:32     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2271.1M, EPOCH TIME: 1745571812.674335
[04/25 14:33:32     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2271.1M, EPOCH TIME: 1745571812.674347
[04/25 14:33:32     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2271.1MB).
[04/25 14:33:32     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2271.1M, EPOCH TIME: 1745571812.674633
[04/25 14:33:32     73s] TotalInstCnt at PhyDesignMc Initialization: 2293
[04/25 14:33:32     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2271.1M
[04/25 14:33:32     73s] ### Creating RouteCongInterface, started
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] #optDebug: {0, 1.000}
[04/25 14:33:32     73s] ### Creating RouteCongInterface, finished
[04/25 14:33:32     73s] {MG  {7 0 2.2 0.0991245}  {10 0 8.2 0.361015} }
[04/25 14:33:32     73s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=2271.1M
[04/25 14:33:32     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=2271.1M
[04/25 14:33:32     73s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 14:33:32     73s] Total-nets :: 2425, Stn-nets :: 0, ratio :: 0 %, Total-len 50465.5, Stn-len 0
[04/25 14:33:32     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2309.3M, EPOCH TIME: 1745571812.736867
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2271.3M, EPOCH TIME: 1745571812.739968
[04/25 14:33:32     73s] TotalInstCnt at PhyDesignMc Destruction: 2293
[04/25 14:33:32     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.2
[04/25 14:33:32     73s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:13.4/0:22:28.5 (0.1), mem = 2271.3M
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] =============================================================================================
[04/25 14:33:32     73s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.15-s110_1
[04/25 14:33:32     73s] =============================================================================================
[04/25 14:33:32     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:33:32     73s] ---------------------------------------------------------------------------------------------
[04/25 14:33:32     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  30.0 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 14:33:32     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:32     73s] [ MISC                   ]          0:00:00.1  (  66.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 14:33:32     73s] ---------------------------------------------------------------------------------------------
[04/25 14:33:32     73s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:33:32     73s] ---------------------------------------------------------------------------------------------
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/25 14:33:32     73s] End: GigaOpt high fanout net optimization
[04/25 14:33:32     73s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 14:33:32     73s] Deleting Lib Analyzer.
[04/25 14:33:32     73s] Begin: GigaOpt Global Optimization
[04/25 14:33:32     73s] *info: use new DP (enabled)
[04/25 14:33:32     73s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/25 14:33:32     73s] Info: 1 clock net  excluded from IPO operation.
[04/25 14:33:32     73s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:13.5/0:22:28.6 (0.1), mem = 2271.3M
[04/25 14:33:32     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.3
[04/25 14:33:32     73s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 14:33:32     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2271.3M
[04/25 14:33:32     73s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 14:33:32     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:2271.3M, EPOCH TIME: 1745571812.762528
[04/25 14:33:32     73s] Processing tracks to init pin-track alignment.
[04/25 14:33:32     73s] z: 2, totalTracks: 1
[04/25 14:33:32     73s] z: 4, totalTracks: 1
[04/25 14:33:32     73s] z: 6, totalTracks: 1
[04/25 14:33:32     73s] z: 8, totalTracks: 1
[04/25 14:33:32     73s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:33:32     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2271.3M, EPOCH TIME: 1745571812.765094
[04/25 14:33:32     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:32     73s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:33:32     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2271.3M, EPOCH TIME: 1745571812.776221
[04/25 14:33:32     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2271.3M, EPOCH TIME: 1745571812.776249
[04/25 14:33:32     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2271.3M, EPOCH TIME: 1745571812.776262
[04/25 14:33:32     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2271.3MB).
[04/25 14:33:32     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2271.3M, EPOCH TIME: 1745571812.776557
[04/25 14:33:32     73s] TotalInstCnt at PhyDesignMc Initialization: 2293
[04/25 14:33:32     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2271.3M
[04/25 14:33:32     73s] ### Creating RouteCongInterface, started
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] Creating Lib Analyzer ...
[04/25 14:33:32     73s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/25 14:33:32     73s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[04/25 14:33:32     73s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 14:33:32     73s] 
[04/25 14:33:32     73s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:33:33     74s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:14 mem=2271.3M
[04/25 14:33:33     74s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:14 mem=2271.3M
[04/25 14:33:33     74s] Creating Lib Analyzer, finished. 
[04/25 14:33:33     74s] 
[04/25 14:33:33     74s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 14:33:33     74s] 
[04/25 14:33:33     74s] #optDebug: {0, 1.000}
[04/25 14:33:33     74s] ### Creating RouteCongInterface, finished
[04/25 14:33:33     74s] {MG  {7 0 2.2 0.0991245}  {10 0 8.2 0.361015} }
[04/25 14:33:33     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2271.3M
[04/25 14:33:33     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2271.3M
[04/25 14:33:33     74s] *info: 1 clock net excluded
[04/25 14:33:33     74s] *info: 1 no-driver net excluded.
[04/25 14:33:33     74s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2337.5M, EPOCH TIME: 1745571813.427940
[04/25 14:33:33     74s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2337.5M, EPOCH TIME: 1745571813.428022
[04/25 14:33:33     74s] ** GigaOpt Global Opt WNS Slack -1.055  TNS Slack -2.130 
[04/25 14:33:33     74s] +--------+--------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:33     74s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
[04/25 14:33:33     74s] +--------+--------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:33     74s] |  -1.055|  -2.130|   99.90%|   0:00:00.0| 2355.5M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:33     74s] |  -1.055|  -2.130|   99.90%|   0:00:00.0| 2364.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:33     74s] |  -1.055|  -2.130|   99.90%|   0:00:00.0| 2364.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:33     74s] |  -1.055|  -2.130|   99.90%|   0:00:00.0| 2364.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:33     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2400.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:01.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     74s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     75s] |  -1.045|  -2.097|   99.87%|   0:00:00.0| 2401.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:34     75s] +--------+--------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2401.2M) ***
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2401.2M) ***
[04/25 14:33:34     75s] Bottom Preferred Layer:
[04/25 14:33:34     75s]     None
[04/25 14:33:34     75s] Via Pillar Rule:
[04/25 14:33:34     75s]     None
[04/25 14:33:34     75s] ** GigaOpt Global Opt End WNS Slack -1.045  TNS Slack -2.097 
[04/25 14:33:34     75s] Total-nets :: 2425, Stn-nets :: 0, ratio :: 0 %, Total-len 50465.5, Stn-len 0
[04/25 14:33:34     75s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2382.1M, EPOCH TIME: 1745571814.336815
[04/25 14:33:34     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5847).
[04/25 14:33:34     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:34     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:34     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:34     75s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.004, MEM:2316.1M, EPOCH TIME: 1745571814.340606
[04/25 14:33:34     75s] TotalInstCnt at PhyDesignMc Destruction: 2293
[04/25 14:33:34     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.3
[04/25 14:33:34     75s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:15.0/0:22:30.1 (0.1), mem = 2316.1M
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s] =============================================================================================
[04/25 14:33:34     75s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.15-s110_1
[04/25 14:33:34     75s] =============================================================================================
[04/25 14:33:34     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:33:34     75s] ---------------------------------------------------------------------------------------------
[04/25 14:33:34     75s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:34     75s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  36.6 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:33:34     75s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:34     75s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 14:33:34     75s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:34     75s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:33:34     75s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:34     75s] [ BottleneckAnalyzerInit ]      5   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 14:33:34     75s] [ TransformInit          ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[04/25 14:33:34     75s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[04/25 14:33:34     75s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:34     75s] [ OptEval                ]     17   0:00:00.6  (  38.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:33:34     75s] [ OptCommit              ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:34     75s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/25 14:33:34     75s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[04/25 14:33:34     75s] [ SetupOptGetWorkingSet  ]     17   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.3
[04/25 14:33:34     75s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[04/25 14:33:34     75s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.8
[04/25 14:33:34     75s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:33:34     75s] [ MISC                   ]          0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:33:34     75s] ---------------------------------------------------------------------------------------------
[04/25 14:33:34     75s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[04/25 14:33:34     75s] ---------------------------------------------------------------------------------------------
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s] End: GigaOpt Global Optimization
[04/25 14:33:34     75s] *** Timing NOT met, worst failing slack is -1.045
[04/25 14:33:34     75s] *** Check timing (0:00:00.0)
[04/25 14:33:34     75s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 14:33:34     75s] Deleting Lib Analyzer.
[04/25 14:33:34     75s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/25 14:33:34     75s] Info: 1 clock net  excluded from IPO operation.
[04/25 14:33:34     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=2316.1M
[04/25 14:33:34     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=2316.1M
[04/25 14:33:34     75s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/25 14:33:34     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2316.1M, EPOCH TIME: 1745571814.351059
[04/25 14:33:34     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:34     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:34     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2316.1M, EPOCH TIME: 1745571814.362014
[04/25 14:33:34     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:33:34     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s] Active setup views:
[04/25 14:33:34     75s]  WORST
[04/25 14:33:34     75s]   Dominating endpoints: 0
[04/25 14:33:34     75s]   Dominating TNS: -0.000
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s] Begin: GigaOpt Optimization in WNS mode
[04/25 14:33:34     75s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/25 14:33:34     75s] Info: 1 clock net  excluded from IPO operation.
[04/25 14:33:34     75s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:15.1/0:22:30.2 (0.1), mem = 2352.3M
[04/25 14:33:34     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.4
[04/25 14:33:34     75s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 14:33:34     75s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=2352.3M
[04/25 14:33:34     75s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 14:33:34     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:2352.3M, EPOCH TIME: 1745571814.402854
[04/25 14:33:34     75s] Processing tracks to init pin-track alignment.
[04/25 14:33:34     75s] z: 2, totalTracks: 1
[04/25 14:33:34     75s] z: 4, totalTracks: 1
[04/25 14:33:34     75s] z: 6, totalTracks: 1
[04/25 14:33:34     75s] z: 8, totalTracks: 1
[04/25 14:33:34     75s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:33:34     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2352.3M, EPOCH TIME: 1745571814.405327
[04/25 14:33:34     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:34     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:34     75s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:33:34     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2352.3M, EPOCH TIME: 1745571814.415910
[04/25 14:33:34     75s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2352.3M, EPOCH TIME: 1745571814.415934
[04/25 14:33:34     75s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2352.3M, EPOCH TIME: 1745571814.415946
[04/25 14:33:34     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2352.3MB).
[04/25 14:33:34     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2352.3M, EPOCH TIME: 1745571814.416226
[04/25 14:33:34     75s] TotalInstCnt at PhyDesignMc Initialization: 2293
[04/25 14:33:34     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=2352.3M
[04/25 14:33:34     75s] ### Creating RouteCongInterface, started
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s] Creating Lib Analyzer ...
[04/25 14:33:34     75s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/25 14:33:34     75s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[04/25 14:33:34     75s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 14:33:34     75s] 
[04/25 14:33:34     75s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:33:34     75s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:16 mem=2352.3M
[04/25 14:33:34     75s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:16 mem=2352.3M
[04/25 14:33:34     75s] Creating Lib Analyzer, finished. 
[04/25 14:33:35     75s] 
[04/25 14:33:35     75s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 14:33:35     75s] 
[04/25 14:33:35     75s] #optDebug: {0, 1.000}
[04/25 14:33:35     75s] ### Creating RouteCongInterface, finished
[04/25 14:33:35     75s] {MG  {7 0 2.2 0.0991245}  {10 0 8.2 0.361015} }
[04/25 14:33:35     75s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=2352.3M
[04/25 14:33:35     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=2352.3M
[04/25 14:33:35     75s] *info: 1 clock net excluded
[04/25 14:33:35     75s] *info: 1 no-driver net excluded.
[04/25 14:33:35     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.45015.1
[04/25 14:33:35     75s] PathGroup :  reg2reg  TargetSlack : 0.0228 
[04/25 14:33:35     75s] ** GigaOpt Optimizer WNS Slack -1.045 TNS Slack -2.097 Density 99.87
[04/25 14:33:35     75s] Optimizer WNS Pass 0
[04/25 14:33:35     75s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-1.045|-2.097|
|reg2reg   |10.275| 0.000|
|HEPG      |10.275| 0.000|
|All Paths |-1.045|-2.097|
+----------+------+------+

[04/25 14:33:35     75s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2390.4M, EPOCH TIME: 1745571815.049055
[04/25 14:33:35     75s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2390.4M, EPOCH TIME: 1745571815.049107
[04/25 14:33:35     75s] Active Path Group: default 
[04/25 14:33:35     75s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:35     75s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
[04/25 14:33:35     75s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:35     75s] |  -1.045|   -1.045|  -2.097|   -2.097|   99.87%|   0:00:00.0| 2390.4M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:36     77s] |  -1.012|   -1.012|  -1.996|   -1.996|   99.86%|   0:00:01.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:36     77s] |  -0.995|   -0.995|  -1.946|   -1.946|   99.86%|   0:00:00.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:37     77s] |  -0.976|   -0.976|  -1.915|   -1.915|   99.86%|   0:00:01.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:37     78s] |  -0.966|   -0.966|  -1.886|   -1.886|   99.86%|   0:00:00.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:37     78s] |  -0.955|   -0.955|  -1.853|   -1.853|   99.88%|   0:00:00.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:37     78s] |  -0.947|   -0.947|  -1.828|   -1.828|   99.86%|   0:00:00.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:37     78s] |  -0.929|   -0.929|  -1.783|   -1.783|   99.86%|   0:00:00.0| 2447.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:38     78s] |  -0.923|   -0.923|  -1.771|   -1.771|   99.86%|   0:00:01.0| 2445.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:38     79s] |  -0.908|   -0.908|  -1.747|   -1.747|   99.86%|   0:00:00.0| 2445.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:38     79s] |  -0.886|   -0.886|  -1.702|   -1.702|   99.86%|   0:00:00.0| 2445.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:39     79s] |  -0.856|   -0.856|  -1.643|   -1.643|   99.86%|   0:00:01.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:39     80s] |  -0.828|   -0.828|  -1.587|   -1.587|   99.86%|   0:00:00.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:39     80s] |  -0.817|   -0.817|  -1.572|   -1.572|   99.86%|   0:00:00.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:39     80s] |  -0.813|   -0.813|  -1.564|   -1.564|   99.86%|   0:00:00.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:40     80s] Starting generalSmallTnsOpt
[04/25 14:33:40     80s] Ending generalSmallTnsOpt End
[04/25 14:33:40     80s] |  -0.814|   -0.814|  -1.566|   -1.566|   99.85%|   0:00:01.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:40     81s] |  -0.814|   -0.814|  -1.566|   -1.566|   99.85%|   0:00:00.0| 2430.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:40     81s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:40     81s] 
[04/25 14:33:40     81s] *** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=2430.2M) ***
[04/25 14:33:40     81s] 
[04/25 14:33:40     81s] *** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:05.0 mem=2430.2M) ***
[04/25 14:33:40     81s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.814|-1.566|
|reg2reg   |10.279| 0.000|
|HEPG      |10.279| 0.000|
|All Paths |-0.814|-1.566|
+----------+------+------+

[04/25 14:33:40     81s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -1.566 Density 99.85
[04/25 14:33:40     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.45015.1
[04/25 14:33:40     81s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2430.2M, EPOCH TIME: 1745571820.351692
[04/25 14:33:40     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5847).
[04/25 14:33:40     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:40     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:40     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:40     81s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2409.2M, EPOCH TIME: 1745571820.355213
[04/25 14:33:40     81s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2409.2M, EPOCH TIME: 1745571820.355281
[04/25 14:33:40     81s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2409.2M, EPOCH TIME: 1745571820.355298
[04/25 14:33:40     81s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2409.2M, EPOCH TIME: 1745571820.357703
[04/25 14:33:40     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:40     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:40     81s] 
[04/25 14:33:40     81s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:40     81s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2409.2M, EPOCH TIME: 1745571820.368490
[04/25 14:33:40     81s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2409.2M, EPOCH TIME: 1745571820.368526
[04/25 14:33:40     81s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2409.2M, EPOCH TIME: 1745571820.368539
[04/25 14:33:40     81s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.014, MEM:2409.2M, EPOCH TIME: 1745571820.368831
[04/25 14:33:40     81s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2409.2M, EPOCH TIME: 1745571820.368841
[04/25 14:33:40     81s] TDRefine: refinePlace mode is spiral
[04/25 14:33:40     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45015.3
[04/25 14:33:40     81s] OPERPROF: Starting RefinePlace at level 1, MEM:2409.2M, EPOCH TIME: 1745571820.368859
[04/25 14:33:40     81s] *** Starting refinePlace (0:01:21 mem=2409.2M) ***
[04/25 14:33:40     81s] Total net bbox length = 4.062e+04 (1.880e+04 2.181e+04) (ext = 1.047e+03)
[04/25 14:33:40     81s] 
[04/25 14:33:40     81s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:40     81s] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[04/25 14:33:40     81s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:33:40     81s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/25 14:33:40     81s] Type 'man IMPSP-5140' for more detail.
[04/25 14:33:40     81s] **WARN: (IMPSP-315):	Found 3593 instances insts with no PG Term connections.
[04/25 14:33:40     81s] Type 'man IMPSP-315' for more detail.
[04/25 14:33:40     81s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:33:40     81s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:33:40     81s] 
[04/25 14:33:40     81s] Starting Small incrNP...
[04/25 14:33:40     81s] User Input Parameters:
[04/25 14:33:40     81s] - Congestion Driven    : Off
[04/25 14:33:40     81s] - Timing Driven        : Off
[04/25 14:33:40     81s] - Area-Violation Based : Off
[04/25 14:33:40     81s] - Start Rollback Level : -5
[04/25 14:33:40     81s] - Legalized            : On
[04/25 14:33:40     81s] - Window Based         : Off
[04/25 14:33:40     81s] - eDen incr mode       : Off
[04/25 14:33:40     81s] - Small incr mode      : On
[04/25 14:33:40     81s] 
[04/25 14:33:40     81s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2409.2M, EPOCH TIME: 1745571820.372240
[04/25 14:33:40     81s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2409.2M, EPOCH TIME: 1745571820.372583
[04/25 14:33:40     81s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2409.2M, EPOCH TIME: 1745571820.373047
[04/25 14:33:40     81s] default core: bins with density > 0.750 = 79.01 % ( 64 / 81 )
[04/25 14:33:40     81s] Density distribution unevenness ratio = 0.156%
[04/25 14:33:40     81s] Density distribution unevenness ratio (U70) = 0.156%
[04/25 14:33:40     81s] Density distribution unevenness ratio (U80) = 0.156%
[04/25 14:33:40     81s] Density distribution unevenness ratio (U90) = 0.156%
[04/25 14:33:40     81s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2409.2M, EPOCH TIME: 1745571820.373074
[04/25 14:33:40     81s] cost 1.005814, thresh 1.000000
[04/25 14:33:40     81s] OPERPROF:   Starting spMPad at level 2, MEM:2409.2M, EPOCH TIME: 1745571820.373138
[04/25 14:33:40     81s] OPERPROF:     Starting spContextMPad at level 3, MEM:2409.2M, EPOCH TIME: 1745571820.373233
[04/25 14:33:40     81s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2409.2M, EPOCH TIME: 1745571820.373242
[04/25 14:33:40     81s] MP Top (5685): mp=1.000. U=0.999.
[04/25 14:33:40     81s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2409.2M, EPOCH TIME: 1745571820.373883
[04/25 14:33:40     81s] MPU (2293) 0.596 -> 0.596
[04/25 14:33:40     81s] incrNP th 1.000, 0.100
[04/25 14:33:40     81s] Legalizing MH Cells... 0 / 0 (level 100)
[04/25 14:33:40     81s] No instances found in the vector
[04/25 14:33:40     81s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2409.2M, DRC: 0)
[04/25 14:33:40     81s] 0 (out of 0) MH cells were successfully legalized.
[04/25 14:33:40     81s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[04/25 14:33:40     81s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2409.2M, EPOCH TIME: 1745571820.374997
[04/25 14:33:40     81s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2409.2M, EPOCH TIME: 1745571820.375152
[04/25 14:33:40     81s] no activity file in design. spp won't run.
[04/25 14:33:40     81s] [spp] 0
[04/25 14:33:40     81s] [adp] 0:1:1:3
[04/25 14:33:40     81s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.000, MEM:2409.2M, EPOCH TIME: 1745571820.375388
[04/25 14:33:40     81s] SP #FI/SF FL/PI 0/0 2293/0
[04/25 14:33:40     81s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.001, REAL:0.001, MEM:2409.2M, EPOCH TIME: 1745571820.375648
[04/25 14:33:40     81s] NP #FI/FS/SF FL/PI: 162/0/0 5685/0
[04/25 14:33:40     81s] RPlace IncrNP: Rollback Lev = -3
[04/25 14:33:40     81s] OPERPROF:   Starting npPlace at level 2, MEM:2409.2M, EPOCH TIME: 1745571820.379255
[04/25 14:33:41     81s] GP RA stats: MHOnly 0 nrInst 5685 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 14:33:41     82s] OPERPROF:   Finished npPlace at level 2, CPU:0.959, REAL:0.958, MEM:2415.7M, EPOCH TIME: 1745571821.337439
[04/25 14:33:41     82s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2415.7M, EPOCH TIME: 1745571821.344716
[04/25 14:33:41     82s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2415.7M, EPOCH TIME: 1745571821.344751
[04/25 14:33:41     82s] 
[04/25 14:33:41     82s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2415.7M, EPOCH TIME: 1745571821.345012
[04/25 14:33:41     82s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2415.7M, EPOCH TIME: 1745571821.345350
[04/25 14:33:41     82s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2415.7M, EPOCH TIME: 1745571821.345846
[04/25 14:33:41     82s] default core: bins with density > 0.750 = 79.01 % ( 64 / 81 )
[04/25 14:33:41     82s] Density distribution unevenness ratio = 3.028%
[04/25 14:33:41     82s] Density distribution unevenness ratio (U70) = 3.028%
[04/25 14:33:41     82s] Density distribution unevenness ratio (U80) = 3.028%
[04/25 14:33:41     82s] Density distribution unevenness ratio (U90) = 3.028%
[04/25 14:33:41     82s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2415.7M, EPOCH TIME: 1745571821.345875
[04/25 14:33:41     82s] RPlace postIncrNP: Density = 1.005814 -> 1.148837.
[04/25 14:33:41     82s] RPlace postIncrNP Info: Density distribution changes:
[04/25 14:33:41     82s] [1.10+      ] :	 0 (0.00%) -> 6 (7.41%)
[04/25 14:33:41     82s] [1.05 - 1.10] :	 0 (0.00%) -> 12 (14.81%)
[04/25 14:33:41     82s] [1.00 - 1.05] :	 3 (3.70%) -> 18 (22.22%)
[04/25 14:33:41     82s] [0.95 - 1.00] :	 78 (96.30%) -> 11 (13.58%)
[04/25 14:33:41     82s] [0.90 - 0.95] :	 0 (0.00%) -> 22 (27.16%)
[04/25 14:33:41     82s] [0.85 - 0.90] :	 0 (0.00%) -> 7 (8.64%)
[04/25 14:33:41     82s] [0.80 - 0.85] :	 0 (0.00%) -> 1 (1.23%)
[04/25 14:33:41     82s] Move report: incrNP moves 5665 insts, mean move: 8.62 um, max move: 40.72 um 
[04/25 14:33:41     82s] 	Max move on inst (FE_RC_2_0): (95.40, 105.26) --> (115.60, 84.74)
[04/25 14:33:41     82s] Finished incrNP (cpu=0:00:01.0, real=0:00:01.0, mem=2415.7M)
[04/25 14:33:41     82s] End of Small incrNP (cpu=0:00:01.0, real=0:00:01.0)
[04/25 14:33:41     82s] Total net bbox length = 3.520e+04 (1.691e+04 1.829e+04) (ext = 1.093e+03)
[04/25 14:33:41     82s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2415.7MB
[04/25 14:33:41     82s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2415.7MB) @(0:01:21 - 0:01:22).
[04/25 14:33:41     82s] *** Finished refinePlace (0:01:22 mem=2415.7M) ***
[04/25 14:33:41     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45015.3
[04/25 14:33:41     82s] OPERPROF: Finished RefinePlace at level 1, CPU:0.978, REAL:0.978, MEM:2415.7M, EPOCH TIME: 1745571821.346482
[04/25 14:33:41     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2415.7M, EPOCH TIME: 1745571821.350915
[04/25 14:33:41     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:33:41     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:41     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:41     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:41     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2411.7M, EPOCH TIME: 1745571821.353886
[04/25 14:33:41     82s] *** maximum move = 22.87 um ***
[04/25 14:33:41     82s] *** Finished re-routing un-routed nets (2411.7M) ***
[04/25 14:33:41     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:2411.7M, EPOCH TIME: 1745571821.426802
[04/25 14:33:41     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2411.7M, EPOCH TIME: 1745571821.429681
[04/25 14:33:41     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:41     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:41     82s] 
[04/25 14:33:41     82s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:41     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2411.7M, EPOCH TIME: 1745571821.440489
[04/25 14:33:41     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2411.7M, EPOCH TIME: 1745571821.440515
[04/25 14:33:41     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2411.7M, EPOCH TIME: 1745571821.440527
[04/25 14:33:41     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2411.7M, EPOCH TIME: 1745571821.440803
[04/25 14:33:41     82s] 
[04/25 14:33:41     82s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2411.7M) ***
[04/25 14:33:41     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.45015.1
[04/25 14:33:41     82s] ** GigaOpt Optimizer WNS Slack -0.756 TNS Slack -1.487 Density 99.85
[04/25 14:33:41     82s] Optimizer WNS Pass 1
[04/25 14:33:41     82s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.756|-1.487|
|reg2reg   |10.282| 0.000|
|HEPG      |10.282| 0.000|
|All Paths |-0.756|-1.487|
+----------+------+------+

[04/25 14:33:41     82s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2411.7M, EPOCH TIME: 1745571821.468158
[04/25 14:33:41     82s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2411.7M, EPOCH TIME: 1745571821.468223
[04/25 14:33:41     82s] Active Path Group: default 
[04/25 14:33:41     82s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:41     82s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
[04/25 14:33:41     82s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:41     82s] |  -0.756|   -0.756|  -1.487|   -1.487|   99.85%|   0:00:00.0| 2411.7M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:44     84s] |  -0.693|   -0.693|  -1.347|   -1.347|   99.85%|   0:00:03.0| 2451.4M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:44     85s] |  -0.669|   -0.669|  -1.283|   -1.283|   99.86%|   0:00:00.0| 2416.9M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:45     85s] |  -0.658|   -0.658|  -1.269|   -1.269|   99.86%|   0:00:01.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:45     86s] |  -0.656|   -0.656|  -1.265|   -1.265|   99.87%|   0:00:00.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:45     86s] |  -0.633|   -0.633|  -1.242|   -1.242|   99.88%|   0:00:00.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:46     86s] |  -0.623|   -0.623|  -1.226|   -1.226|   99.88%|   0:00:01.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:46     87s] |  -0.609|   -0.609|  -1.197|   -1.197|   99.92%|   0:00:00.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:46     87s] |  -0.600|   -0.600|  -1.180|   -1.180|   99.92%|   0:00:00.0| 2436.0M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:47     87s] |  -0.586|   -0.586|  -1.152|   -1.152|   99.92%|   0:00:01.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:47     87s] |  -0.564|   -0.564|  -1.107|   -1.107|   99.92%|   0:00:00.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:47     88s] |  -0.546|   -0.546|  -1.071|   -1.071|   99.93%|   0:00:00.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:47     88s] |  -0.526|   -0.526|  -1.032|   -1.032|   99.94%|   0:00:00.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:48     88s] |  -0.524|   -0.524|  -1.032|   -1.032|   99.98%|   0:00:01.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:48     88s] |  -0.522|   -0.522|  -1.028|   -1.028|   99.98%|   0:00:00.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:48     89s] Starting generalSmallTnsOpt
[04/25 14:33:48     89s] |  -0.522|   -0.522|  -1.028|   -1.028|   99.98%|   0:00:00.0| 2436.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:48     89s] Ending generalSmallTnsOpt End
[04/25 14:33:49     89s] |  -0.524|   -0.524|  -1.032|   -1.032|   99.98%|   0:00:01.0| 2434.6M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:49     89s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:49     89s] 
[04/25 14:33:49     89s] *** Finish Core Optimize Step (cpu=0:00:07.6 real=0:00:08.0 mem=2434.6M) ***
[04/25 14:33:49     89s] 
[04/25 14:33:49     89s] *** Finished Optimize Step Cumulative (cpu=0:00:07.6 real=0:00:08.0 mem=2434.6M) ***
[04/25 14:33:49     89s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.524|-1.032|
|reg2reg   |10.282| 0.000|
|HEPG      |10.282| 0.000|
|All Paths |-0.524|-1.032|
+----------+------+------+

[04/25 14:33:49     89s] ** GigaOpt Optimizer WNS Slack -0.524 TNS Slack -1.032 Density 99.98
[04/25 14:33:49     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.45015.2
[04/25 14:33:49     89s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2434.6M, EPOCH TIME: 1745571829.162888
[04/25 14:33:49     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5853).
[04/25 14:33:49     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:49     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:49     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:49     89s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2415.6M, EPOCH TIME: 1745571829.166813
[04/25 14:33:49     89s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2415.6M, EPOCH TIME: 1745571829.166882
[04/25 14:33:49     89s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2415.6M, EPOCH TIME: 1745571829.166899
[04/25 14:33:49     89s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2415.6M, EPOCH TIME: 1745571829.169436
[04/25 14:33:49     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:49     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:49     89s] 
[04/25 14:33:49     89s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:49     89s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2415.6M, EPOCH TIME: 1745571829.180202
[04/25 14:33:49     89s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2415.6M, EPOCH TIME: 1745571829.180227
[04/25 14:33:49     89s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2415.6M, EPOCH TIME: 1745571829.180239
[04/25 14:33:49     89s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2415.6M, EPOCH TIME: 1745571829.180523
[04/25 14:33:49     89s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2415.6M, EPOCH TIME: 1745571829.180533
[04/25 14:33:49     89s] TDRefine: refinePlace mode is spiral
[04/25 14:33:49     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45015.4
[04/25 14:33:49     89s] OPERPROF: Starting RefinePlace at level 1, MEM:2415.6M, EPOCH TIME: 1745571829.180550
[04/25 14:33:49     89s] *** Starting refinePlace (0:01:30 mem=2415.6M) ***
[04/25 14:33:49     89s] Total net bbox length = 3.574e+04 (1.711e+04 1.863e+04) (ext = 1.086e+03)
[04/25 14:33:49     89s] 
[04/25 14:33:49     89s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:49     89s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[04/25 14:33:49     89s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:33:49     89s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/25 14:33:49     89s] Type 'man IMPSP-5140' for more detail.
[04/25 14:33:49     89s] **WARN: (IMPSP-315):	Found 3611 instances insts with no PG Term connections.
[04/25 14:33:49     89s] Type 'man IMPSP-315' for more detail.
[04/25 14:33:49     89s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:33:49     89s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:33:49     89s] 
[04/25 14:33:49     89s] Starting Small incrNP...
[04/25 14:33:49     89s] User Input Parameters:
[04/25 14:33:49     89s] - Congestion Driven    : Off
[04/25 14:33:49     89s] - Timing Driven        : Off
[04/25 14:33:49     89s] - Area-Violation Based : Off
[04/25 14:33:49     89s] - Start Rollback Level : -5
[04/25 14:33:49     89s] - Legalized            : On
[04/25 14:33:49     89s] - Window Based         : Off
[04/25 14:33:49     89s] - eDen incr mode       : Off
[04/25 14:33:49     89s] - Small incr mode      : On
[04/25 14:33:49     89s] 
[04/25 14:33:49     89s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2415.6M, EPOCH TIME: 1745571829.183809
[04/25 14:33:49     89s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2415.6M, EPOCH TIME: 1745571829.184119
[04/25 14:33:49     89s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2415.6M, EPOCH TIME: 1745571829.184593
[04/25 14:33:49     89s] default core: bins with density > 0.750 = 79.01 % ( 64 / 81 )
[04/25 14:33:49     89s] Density distribution unevenness ratio = 2.959%
[04/25 14:33:49     89s] Density distribution unevenness ratio (U70) = 2.959%
[04/25 14:33:49     89s] Density distribution unevenness ratio (U80) = 2.959%
[04/25 14:33:49     89s] Density distribution unevenness ratio (U90) = 2.959%
[04/25 14:33:49     89s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2415.6M, EPOCH TIME: 1745571829.184620
[04/25 14:33:49     89s] cost 1.148837, thresh 1.000000
[04/25 14:33:49     89s] OPERPROF:   Starting spMPad at level 2, MEM:2415.6M, EPOCH TIME: 1745571829.184670
[04/25 14:33:49     89s] OPERPROF:     Starting spContextMPad at level 3, MEM:2415.6M, EPOCH TIME: 1745571829.184769
[04/25 14:33:49     89s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2415.6M, EPOCH TIME: 1745571829.184780
[04/25 14:33:49     89s] MP Top (5691): mp=1.000. U=1.000.
[04/25 14:33:49     89s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2415.6M, EPOCH TIME: 1745571829.185422
[04/25 14:33:49     89s] MPU (2299) 0.597 -> 0.597
[04/25 14:33:49     89s] incrNP th 1.000, 0.100
[04/25 14:33:49     89s] Legalizing MH Cells... 0 / 0 (level 100)
[04/25 14:33:49     89s] No instances found in the vector
[04/25 14:33:49     89s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2415.6M, DRC: 0)
[04/25 14:33:49     89s] 0 (out of 0) MH cells were successfully legalized.
[04/25 14:33:49     89s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[04/25 14:33:49     89s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2415.6M, EPOCH TIME: 1745571829.186613
[04/25 14:33:49     89s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2415.6M, EPOCH TIME: 1745571829.186778
[04/25 14:33:49     89s] no activity file in design. spp won't run.
[04/25 14:33:49     89s] [spp] 0
[04/25 14:33:49     89s] [adp] 0:1:1:3
[04/25 14:33:49     89s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.000, MEM:2415.6M, EPOCH TIME: 1745571829.187027
[04/25 14:33:49     89s] SP #FI/SF FL/PI 0/0 2299/0
[04/25 14:33:49     89s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.001, REAL:0.001, MEM:2415.6M, EPOCH TIME: 1745571829.187290
[04/25 14:33:49     89s] NP #FI/FS/SF FL/PI: 162/0/0 5691/0
[04/25 14:33:49     89s] RPlace IncrNP: Rollback Lev = -3
[04/25 14:33:49     89s] OPERPROF:   Starting npPlace at level 2, MEM:2415.6M, EPOCH TIME: 1745571829.190814
[04/25 14:33:50     90s] GP RA stats: MHOnly 0 nrInst 5691 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 14:33:50     90s] OPERPROF:   Finished npPlace at level 2, CPU:1.001, REAL:1.000, MEM:2424.1M, EPOCH TIME: 1745571830.190869
[04/25 14:33:50     90s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2424.1M, EPOCH TIME: 1745571830.198128
[04/25 14:33:50     90s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2424.1M, EPOCH TIME: 1745571830.198164
[04/25 14:33:50     90s] 
[04/25 14:33:50     90s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2424.1M, EPOCH TIME: 1745571830.198420
[04/25 14:33:50     90s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2424.1M, EPOCH TIME: 1745571830.198762
[04/25 14:33:50     90s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2424.1M, EPOCH TIME: 1745571830.199256
[04/25 14:33:50     90s] default core: bins with density > 0.750 = 79.01 % ( 64 / 81 )
[04/25 14:33:50     90s] Density distribution unevenness ratio = 3.032%
[04/25 14:33:50     90s] Density distribution unevenness ratio (U70) = 3.032%
[04/25 14:33:50     90s] Density distribution unevenness ratio (U80) = 3.032%
[04/25 14:33:50     90s] Density distribution unevenness ratio (U90) = 3.032%
[04/25 14:33:50     90s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2424.1M, EPOCH TIME: 1745571830.199284
[04/25 14:33:50     90s] RPlace postIncrNP: Density = 1.148837 -> 1.147674.
[04/25 14:33:50     90s] RPlace postIncrNP Info: Density distribution changes:
[04/25 14:33:50     90s] [1.10+      ] :	 6 (7.41%) -> 4 (4.94%)
[04/25 14:33:50     90s] [1.05 - 1.10] :	 12 (14.81%) -> 14 (17.28%)
[04/25 14:33:50     90s] [1.00 - 1.05] :	 18 (22.22%) -> 17 (20.99%)
[04/25 14:33:50     90s] [0.95 - 1.00] :	 12 (14.81%) -> 12 (14.81%)
[04/25 14:33:50     90s] [0.90 - 0.95] :	 21 (25.93%) -> 20 (24.69%)
[04/25 14:33:50     90s] [0.85 - 0.90] :	 7 (8.64%) -> 9 (11.11%)
[04/25 14:33:50     90s] [0.80 - 0.85] :	 1 (1.23%) -> 1 (1.23%)
[04/25 14:33:50     90s] Move report: incrNP moves 5634 insts, mean move: 6.62 um, max move: 44.56 um 
[04/25 14:33:50     90s] 	Max move on inst (FILLER_T_1_1959): (89.80, 89.87) --> (107.00, 117.23)
[04/25 14:33:50     90s] Finished incrNP (cpu=0:00:01.0, real=0:00:01.0, mem=2424.1M)
[04/25 14:33:50     90s] End of Small incrNP (cpu=0:00:01.0, real=0:00:01.0)
[04/25 14:33:50     90s] Total net bbox length = 3.434e+04 (1.686e+04 1.748e+04) (ext = 1.118e+03)
[04/25 14:33:50     90s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2424.1MB
[04/25 14:33:50     90s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2424.1MB) @(0:01:30 - 0:01:31).
[04/25 14:33:50     90s] *** Finished refinePlace (0:01:31 mem=2424.1M) ***
[04/25 14:33:50     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45015.4
[04/25 14:33:50     90s] OPERPROF: Finished RefinePlace at level 1, CPU:1.020, REAL:1.019, MEM:2424.1M, EPOCH TIME: 1745571830.199920
[04/25 14:33:50     90s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2424.1M, EPOCH TIME: 1745571830.204880
[04/25 14:33:50     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:33:50     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:50     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:50     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:50     90s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2419.1M, EPOCH TIME: 1745571830.207620
[04/25 14:33:50     90s] *** maximum move = 22.87 um ***
[04/25 14:33:50     90s] *** Finished re-routing un-routed nets (2419.1M) ***
[04/25 14:33:50     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:2419.1M, EPOCH TIME: 1745571830.343575
[04/25 14:33:50     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2419.1M, EPOCH TIME: 1745571830.346317
[04/25 14:33:50     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:50     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:50     91s] 
[04/25 14:33:50     91s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:50     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2419.1M, EPOCH TIME: 1745571830.357088
[04/25 14:33:50     91s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2419.1M, EPOCH TIME: 1745571830.357110
[04/25 14:33:50     91s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2419.1M, EPOCH TIME: 1745571830.357123
[04/25 14:33:50     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2419.1M, EPOCH TIME: 1745571830.357402
[04/25 14:33:50     91s] 
[04/25 14:33:50     91s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2419.1M) ***
[04/25 14:33:50     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.45015.2
[04/25 14:33:50     91s] ** GigaOpt Optimizer WNS Slack -0.476 TNS Slack -0.939 Density 99.98
[04/25 14:33:50     91s] Optimizer WNS Pass 2
[04/25 14:33:50     91s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.476|-0.939|
|reg2reg   |10.291| 0.000|
|HEPG      |10.291| 0.000|
|All Paths |-0.476|-0.939|
+----------+------+------+

[04/25 14:33:50     91s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2419.1M, EPOCH TIME: 1745571830.385121
[04/25 14:33:50     91s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2419.1M, EPOCH TIME: 1745571830.385187
[04/25 14:33:50     91s] Active Path Group: default 
[04/25 14:33:50     91s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:50     91s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
[04/25 14:33:50     91s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:50     91s] |  -0.476|   -0.476|  -0.939|   -0.939|   99.98%|   0:00:00.0| 2419.1M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:52     92s] |  -0.351|   -0.351|  -0.700|   -0.700|  100.01%|   0:00:02.0| 2439.7M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:52     93s] |  -0.336|   -0.336|  -0.670|   -0.670|  100.02%|   0:00:00.0| 2441.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:53     93s] |  -0.315|   -0.315|  -0.597|   -0.597|  100.03%|   0:00:01.0| 2441.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:53     94s] |  -0.261|   -0.261|  -0.521|   -0.521|  100.03%|   0:00:00.0| 2460.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:53     94s] |  -0.252|   -0.252|  -0.504|   -0.504|  100.03%|   0:00:00.0| 2460.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:56     96s] Starting generalSmallTnsOpt
[04/25 14:33:56     96s] |  -0.253|   -0.253|  -0.504|   -0.504|  100.01%|   0:00:03.0| 2441.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:56     96s] Ending generalSmallTnsOpt End
[04/25 14:33:56     97s] |  -0.256|   -0.256|  -0.511|   -0.511|  100.01%|   0:00:00.0| 2441.2M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:33:56     97s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:56     97s] 
[04/25 14:33:56     97s] *** Finish Core Optimize Step (cpu=0:00:06.3 real=0:00:06.0 mem=2441.2M) ***
[04/25 14:33:56     97s] 
[04/25 14:33:56     97s] *** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:06.0 mem=2441.2M) ***
[04/25 14:33:56     97s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.256|-0.511|
|reg2reg   |10.291| 0.000|
|HEPG      |10.291| 0.000|
|All Paths |-0.256|-0.511|
+----------+------+------+

[04/25 14:33:56     97s] ** GigaOpt Optimizer WNS Slack -0.256 TNS Slack -0.511 Density 100.01
[04/25 14:33:56     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.45015.3
[04/25 14:33:56     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2441.2M, EPOCH TIME: 1745571836.737394
[04/25 14:33:56     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5858).
[04/25 14:33:56     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:56     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:56     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:56     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2422.2M, EPOCH TIME: 1745571836.741405
[04/25 14:33:56     97s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2422.2M, EPOCH TIME: 1745571836.741474
[04/25 14:33:56     97s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2422.2M, EPOCH TIME: 1745571836.741495
[04/25 14:33:56     97s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2422.2M, EPOCH TIME: 1745571836.744133
[04/25 14:33:56     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:56     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:56     97s] 
[04/25 14:33:56     97s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:56     97s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2422.2M, EPOCH TIME: 1745571836.755009
[04/25 14:33:56     97s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2422.2M, EPOCH TIME: 1745571836.755033
[04/25 14:33:56     97s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2422.2M, EPOCH TIME: 1745571836.755046
[04/25 14:33:56     97s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2422.2M, EPOCH TIME: 1745571836.755331
[04/25 14:33:56     97s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2422.2M, EPOCH TIME: 1745571836.755340
[04/25 14:33:56     97s] TDRefine: refinePlace mode is spiral
[04/25 14:33:56     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45015.5
[04/25 14:33:56     97s] OPERPROF: Starting RefinePlace at level 1, MEM:2422.2M, EPOCH TIME: 1745571836.755357
[04/25 14:33:56     97s] *** Starting refinePlace (0:01:37 mem=2422.2M) ***
[04/25 14:33:56     97s] Total net bbox length = 3.450e+04 (1.695e+04 1.755e+04) (ext = 1.119e+03)
[04/25 14:33:56     97s] 
[04/25 14:33:56     97s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:56     97s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[04/25 14:33:56     97s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:33:56     97s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/25 14:33:56     97s] Type 'man IMPSP-5140' for more detail.
[04/25 14:33:56     97s] **WARN: (IMPSP-315):	Found 3623 instances insts with no PG Term connections.
[04/25 14:33:56     97s] Type 'man IMPSP-315' for more detail.
[04/25 14:33:56     97s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:33:56     97s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:33:56     97s] 
[04/25 14:33:56     97s] Starting Small incrNP...
[04/25 14:33:56     97s] User Input Parameters:
[04/25 14:33:56     97s] - Congestion Driven    : Off
[04/25 14:33:56     97s] - Timing Driven        : Off
[04/25 14:33:56     97s] - Area-Violation Based : Off
[04/25 14:33:56     97s] - Start Rollback Level : -5
[04/25 14:33:56     97s] - Legalized            : On
[04/25 14:33:56     97s] - Window Based         : Off
[04/25 14:33:56     97s] - eDen incr mode       : Off
[04/25 14:33:56     97s] - Small incr mode      : On
[04/25 14:33:56     97s] 
[04/25 14:33:56     97s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2422.2M, EPOCH TIME: 1745571836.758644
[04/25 14:33:56     97s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2422.2M, EPOCH TIME: 1745571836.758992
[04/25 14:33:56     97s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2422.2M, EPOCH TIME: 1745571836.759460
[04/25 14:33:56     97s] default core: bins with density > 0.750 = 79.01 % ( 64 / 81 )
[04/25 14:33:56     97s] Density distribution unevenness ratio = 3.019%
[04/25 14:33:56     97s] Density distribution unevenness ratio (U70) = 3.019%
[04/25 14:33:56     97s] Density distribution unevenness ratio (U80) = 3.019%
[04/25 14:33:56     97s] Density distribution unevenness ratio (U90) = 3.019%
[04/25 14:33:56     97s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2422.2M, EPOCH TIME: 1745571836.759489
[04/25 14:33:56     97s] cost 1.147674, thresh 1.000000
[04/25 14:33:56     97s] OPERPROF:   Starting spMPad at level 2, MEM:2422.2M, EPOCH TIME: 1745571836.759547
[04/25 14:33:56     97s] OPERPROF:     Starting spContextMPad at level 3, MEM:2422.2M, EPOCH TIME: 1745571836.759650
[04/25 14:33:56     97s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2422.2M, EPOCH TIME: 1745571836.759660
[04/25 14:33:56     97s] MP Top (5696): mp=1.000. U=1.000.
[04/25 14:33:56     97s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2422.2M, EPOCH TIME: 1745571836.760340
[04/25 14:33:56     97s] MPU (2304) 0.598 -> 0.598
[04/25 14:33:56     97s] incrNP th 1.000, 0.100
[04/25 14:33:56     97s] Legalizing MH Cells... 0 / 0 (level 100)
[04/25 14:33:56     97s] No instances found in the vector
[04/25 14:33:56     97s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2422.2M, DRC: 0)
[04/25 14:33:56     97s] 0 (out of 0) MH cells were successfully legalized.
[04/25 14:33:56     97s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[04/25 14:33:56     97s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2422.2M, EPOCH TIME: 1745571836.761483
[04/25 14:33:56     97s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2422.2M, EPOCH TIME: 1745571836.761655
[04/25 14:33:56     97s] no activity file in design. spp won't run.
[04/25 14:33:56     97s] [spp] 0
[04/25 14:33:56     97s] [adp] 0:1:1:3
[04/25 14:33:56     97s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.000, MEM:2422.2M, EPOCH TIME: 1745571836.761942
[04/25 14:33:56     97s] SP #FI/SF FL/PI 0/0 2304/0
[04/25 14:33:56     97s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.001, REAL:0.001, MEM:2422.2M, EPOCH TIME: 1745571836.762210
[04/25 14:33:56     97s] NP #FI/FS/SF FL/PI: 162/0/0 5696/0
[04/25 14:33:56     97s] RPlace IncrNP: Rollback Lev = -3
[04/25 14:33:56     97s] OPERPROF:   Starting npPlace at level 2, MEM:2422.2M, EPOCH TIME: 1745571836.766126
[04/25 14:33:57     98s] GP RA stats: MHOnly 0 nrInst 5696 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 14:33:57     98s] OPERPROF:   Finished npPlace at level 2, CPU:1.031, REAL:1.031, MEM:2427.8M, EPOCH TIME: 1745571837.796822
[04/25 14:33:57     98s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2427.8M, EPOCH TIME: 1745571837.804280
[04/25 14:33:57     98s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2427.8M, EPOCH TIME: 1745571837.804317
[04/25 14:33:57     98s] 
[04/25 14:33:57     98s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2427.8M, EPOCH TIME: 1745571837.804732
[04/25 14:33:57     98s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2427.8M, EPOCH TIME: 1745571837.805133
[04/25 14:33:57     98s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2427.8M, EPOCH TIME: 1745571837.805622
[04/25 14:33:57     98s] default core: bins with density > 0.750 = 79.01 % ( 64 / 81 )
[04/25 14:33:57     98s] Density distribution unevenness ratio = 3.490%
[04/25 14:33:57     98s] Density distribution unevenness ratio (U70) = 3.490%
[04/25 14:33:57     98s] Density distribution unevenness ratio (U80) = 3.490%
[04/25 14:33:57     98s] Density distribution unevenness ratio (U90) = 3.490%
[04/25 14:33:57     98s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2427.8M, EPOCH TIME: 1745571837.805650
[04/25 14:33:57     98s] RPlace postIncrNP: Density = 1.147674 -> 1.146512.
[04/25 14:33:57     98s] RPlace postIncrNP Info: Density distribution changes:
[04/25 14:33:57     98s] [1.10+      ] :	 4 (4.94%) -> 6 (7.41%)
[04/25 14:33:57     98s] [1.05 - 1.10] :	 13 (16.05%) -> 13 (16.05%)
[04/25 14:33:57     98s] [1.00 - 1.05] :	 19 (23.46%) -> 14 (17.28%)
[04/25 14:33:57     98s] [0.95 - 1.00] :	 12 (14.81%) -> 17 (20.99%)
[04/25 14:33:57     98s] [0.90 - 0.95] :	 19 (23.46%) -> 16 (19.75%)
[04/25 14:33:57     98s] [0.85 - 0.90] :	 9 (11.11%) -> 7 (8.64%)
[04/25 14:33:57     98s] [0.80 - 0.85] :	 1 (1.23%) -> 3 (3.70%)
[04/25 14:33:57     98s] Move report: incrNP moves 5587 insts, mean move: 5.37 um, max move: 50.39 um 
[04/25 14:33:57     98s] 	Max move on inst (FILLER_T_1_2323): (66.20, 96.71) --> (101.20, 112.10)
[04/25 14:33:57     98s] Finished incrNP (cpu=0:00:01.0, real=0:00:01.0, mem=2427.8M)
[04/25 14:33:57     98s] End of Small incrNP (cpu=0:00:01.0, real=0:00:01.0)
[04/25 14:33:57     98s] Total net bbox length = 3.398e+04 (1.685e+04 1.713e+04) (ext = 1.155e+03)
[04/25 14:33:57     98s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2427.8MB
[04/25 14:33:57     98s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2427.8MB) @(0:01:37 - 0:01:38).
[04/25 14:33:57     98s] *** Finished refinePlace (0:01:38 mem=2427.8M) ***
[04/25 14:33:57     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45015.5
[04/25 14:33:57     98s] OPERPROF: Finished RefinePlace at level 1, CPU:1.052, REAL:1.051, MEM:2427.8M, EPOCH TIME: 1745571837.806261
[04/25 14:33:57     98s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2427.8M, EPOCH TIME: 1745571837.810639
[04/25 14:33:57     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:33:57     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:57     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:57     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:57     98s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2424.8M, EPOCH TIME: 1745571837.813744
[04/25 14:33:57     98s] *** maximum move = 22.87 um ***
[04/25 14:33:57     98s] *** Finished re-routing un-routed nets (2424.8M) ***
[04/25 14:33:57     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:2424.8M, EPOCH TIME: 1745571837.890173
[04/25 14:33:57     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2424.8M, EPOCH TIME: 1745571837.893527
[04/25 14:33:57     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:57     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:33:57     98s] 
[04/25 14:33:57     98s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:33:57     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2424.8M, EPOCH TIME: 1745571837.904356
[04/25 14:33:57     98s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2424.8M, EPOCH TIME: 1745571837.904380
[04/25 14:33:57     98s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2424.8M, EPOCH TIME: 1745571837.904395
[04/25 14:33:57     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.015, MEM:2424.8M, EPOCH TIME: 1745571837.904681
[04/25 14:33:57     98s] 
[04/25 14:33:57     98s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2424.8M) ***
[04/25 14:33:57     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.45015.3
[04/25 14:33:57     98s] ** GigaOpt Optimizer WNS Slack -0.248 TNS Slack -0.488 Density 100.01
[04/25 14:33:57     98s] Optimizer WNS Pass 3
[04/25 14:33:57     98s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.248|-0.488|
|reg2reg   |10.252| 0.000|
|HEPG      |10.252| 0.000|
|All Paths |-0.248|-0.488|
+----------+------+------+

[04/25 14:33:57     98s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2424.8M, EPOCH TIME: 1745571837.932257
[04/25 14:33:57     98s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2424.8M, EPOCH TIME: 1745571837.932323
[04/25 14:33:57     98s] Active Path Group: default 
[04/25 14:33:57     98s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:57     98s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
[04/25 14:33:57     98s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:33:57     98s] |  -0.248|   -0.248|  -0.488|   -0.488|  100.01%|   0:00:00.0| 2424.8M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:34:01    102s] |  -0.200|   -0.200|  -0.391|   -0.391|  100.03%|   0:00:04.0| 2444.9M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:34:01    102s] |  -0.178|   -0.178|  -0.347|   -0.347|  100.04%|   0:00:00.0| 2444.9M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:34:02    102s] |  -0.177|   -0.177|  -0.346|   -0.346|  100.04%|   0:00:01.0| 2444.9M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:34:03    103s] Starting generalSmallTnsOpt
[04/25 14:34:03    104s] Ending generalSmallTnsOpt End
[04/25 14:34:03    104s] |  -0.177|   -0.177|  -0.346|   -0.346|  100.04%|   0:00:01.0| 2444.9M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:34:03    104s] |  -0.177|   -0.177|  -0.346|   -0.346|  100.04%|   0:00:00.0| 2445.0M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:34:03    104s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:34:03    104s] 
[04/25 14:34:03    104s] *** Finish Core Optimize Step (cpu=0:00:05.9 real=0:00:06.0 mem=2445.0M) ***
[04/25 14:34:03    104s] 
[04/25 14:34:03    104s] *** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:06.0 mem=2445.0M) ***
[04/25 14:34:03    104s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.177|-0.346|
|reg2reg   |10.252| 0.000|
|HEPG      |10.252| 0.000|
|All Paths |-0.177|-0.346|
+----------+------+------+

[04/25 14:34:03    104s] ** GigaOpt Optimizer WNS Slack -0.177 TNS Slack -0.346 Density 100.04
[04/25 14:34:03    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.45015.4
[04/25 14:34:03    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2445.0M, EPOCH TIME: 1745571843.936327
[04/25 14:34:03    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5861).
[04/25 14:34:03    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:03    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:03    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:03    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2425.0M, EPOCH TIME: 1745571843.939890
[04/25 14:34:03    104s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2425.0M, EPOCH TIME: 1745571843.939955
[04/25 14:34:03    104s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2425.0M, EPOCH TIME: 1745571843.939972
[04/25 14:34:03    104s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2425.0M, EPOCH TIME: 1745571843.942436
[04/25 14:34:03    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:03    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:03    104s] 
[04/25 14:34:03    104s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:03    104s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2425.0M, EPOCH TIME: 1745571843.953188
[04/25 14:34:03    104s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2425.0M, EPOCH TIME: 1745571843.953214
[04/25 14:34:03    104s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2425.0M, EPOCH TIME: 1745571843.953226
[04/25 14:34:03    104s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.014, MEM:2425.0M, EPOCH TIME: 1745571843.953495
[04/25 14:34:03    104s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2425.0M, EPOCH TIME: 1745571843.953505
[04/25 14:34:03    104s] TDRefine: refinePlace mode is spiral
[04/25 14:34:03    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45015.6
[04/25 14:34:03    104s] OPERPROF: Starting RefinePlace at level 1, MEM:2425.0M, EPOCH TIME: 1745571843.953523
[04/25 14:34:03    104s] *** Starting refinePlace (0:01:45 mem=2425.0M) ***
[04/25 14:34:03    104s] Total net bbox length = 3.414e+04 (1.697e+04 1.718e+04) (ext = 1.156e+03)
[04/25 14:34:03    104s] 
[04/25 14:34:03    104s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:03    104s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[04/25 14:34:03    104s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:34:03    104s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/25 14:34:03    104s] Type 'man IMPSP-5140' for more detail.
[04/25 14:34:03    104s] **WARN: (IMPSP-315):	Found 3629 instances insts with no PG Term connections.
[04/25 14:34:03    104s] Type 'man IMPSP-315' for more detail.
[04/25 14:34:03    104s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:03    104s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:03    104s] 
[04/25 14:34:03    104s] Starting Small incrNP...
[04/25 14:34:03    104s] User Input Parameters:
[04/25 14:34:03    104s] - Congestion Driven    : Off
[04/25 14:34:03    104s] - Timing Driven        : Off
[04/25 14:34:03    104s] - Area-Violation Based : Off
[04/25 14:34:03    104s] - Start Rollback Level : -5
[04/25 14:34:03    104s] - Legalized            : On
[04/25 14:34:03    104s] - Window Based         : Off
[04/25 14:34:03    104s] - eDen incr mode       : Off
[04/25 14:34:03    104s] - Small incr mode      : On
[04/25 14:34:03    104s] 
[04/25 14:34:03    104s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2425.0M, EPOCH TIME: 1745571843.956754
[04/25 14:34:03    104s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2425.0M, EPOCH TIME: 1745571843.957064
[04/25 14:34:03    104s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2425.0M, EPOCH TIME: 1745571843.957536
[04/25 14:34:03    104s] default core: bins with density > 0.750 = 79.01 % ( 64 / 81 )
[04/25 14:34:03    104s] Density distribution unevenness ratio = 3.461%
[04/25 14:34:03    104s] Density distribution unevenness ratio (U70) = 3.461%
[04/25 14:34:03    104s] Density distribution unevenness ratio (U80) = 3.461%
[04/25 14:34:03    104s] Density distribution unevenness ratio (U90) = 3.461%
[04/25 14:34:03    104s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2425.0M, EPOCH TIME: 1745571843.957571
[04/25 14:34:03    104s] cost 1.146512, thresh 1.000000
[04/25 14:34:03    104s] OPERPROF:   Starting spMPad at level 2, MEM:2425.0M, EPOCH TIME: 1745571843.957623
[04/25 14:34:03    104s] OPERPROF:     Starting spContextMPad at level 3, MEM:2425.0M, EPOCH TIME: 1745571843.957720
[04/25 14:34:03    104s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2425.0M, EPOCH TIME: 1745571843.957732
[04/25 14:34:03    104s] MP Top (5699): mp=1.000. U=1.000.
[04/25 14:34:03    104s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2425.0M, EPOCH TIME: 1745571843.958371
[04/25 14:34:03    104s] MPU (2307) 0.598 -> 0.598
[04/25 14:34:03    104s] incrNP th 1.000, 0.100
[04/25 14:34:03    104s] Legalizing MH Cells... 0 / 0 (level 100)
[04/25 14:34:03    104s] No instances found in the vector
[04/25 14:34:03    104s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2425.0M, DRC: 0)
[04/25 14:34:03    104s] 0 (out of 0) MH cells were successfully legalized.
[04/25 14:34:03    104s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[04/25 14:34:03    104s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2425.0M, EPOCH TIME: 1745571843.959485
[04/25 14:34:03    104s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2425.0M, EPOCH TIME: 1745571843.959653
[04/25 14:34:03    104s] no activity file in design. spp won't run.
[04/25 14:34:03    104s] [spp] 0
[04/25 14:34:03    104s] [adp] 0:1:1:3
[04/25 14:34:03    104s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.000, MEM:2425.0M, EPOCH TIME: 1745571843.959899
[04/25 14:34:03    104s] SP #FI/SF FL/PI 0/0 2307/0
[04/25 14:34:03    104s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.001, REAL:0.001, MEM:2425.0M, EPOCH TIME: 1745571843.960161
[04/25 14:34:03    104s] NP #FI/FS/SF FL/PI: 162/0/0 5699/0
[04/25 14:34:03    104s] RPlace IncrNP: Rollback Lev = -3
[04/25 14:34:03    104s] OPERPROF:   Starting npPlace at level 2, MEM:2425.0M, EPOCH TIME: 1745571843.963877
[04/25 14:34:04    105s] GP RA stats: MHOnly 0 nrInst 5699 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 14:34:04    105s] OPERPROF:   Finished npPlace at level 2, CPU:0.998, REAL:0.987, MEM:2429.5M, EPOCH TIME: 1745571844.950386
[04/25 14:34:04    105s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2429.5M, EPOCH TIME: 1745571844.957400
[04/25 14:34:04    105s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2429.5M, EPOCH TIME: 1745571844.957437
[04/25 14:34:04    105s] 
[04/25 14:34:04    105s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2429.5M, EPOCH TIME: 1745571844.957693
[04/25 14:34:04    105s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2429.5M, EPOCH TIME: 1745571844.958023
[04/25 14:34:04    105s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2429.5M, EPOCH TIME: 1745571844.958519
[04/25 14:34:04    105s] default core: bins with density > 0.750 = 79.01 % ( 64 / 81 )
[04/25 14:34:04    105s] Density distribution unevenness ratio = 3.211%
[04/25 14:34:04    105s] Density distribution unevenness ratio (U70) = 3.211%
[04/25 14:34:04    105s] Density distribution unevenness ratio (U80) = 3.211%
[04/25 14:34:04    105s] Density distribution unevenness ratio (U90) = 3.211%
[04/25 14:34:04    105s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2429.5M, EPOCH TIME: 1745571844.958548
[04/25 14:34:04    105s] RPlace postIncrNP: Density = 1.146512 -> 1.161628.
[04/25 14:34:04    105s] RPlace postIncrNP Info: Density distribution changes:
[04/25 14:34:04    105s] [1.10+      ] :	 6 (7.41%) -> 7 (8.64%)
[04/25 14:34:04    105s] [1.05 - 1.10] :	 13 (16.05%) -> 11 (13.58%)
[04/25 14:34:04    105s] [1.00 - 1.05] :	 14 (17.28%) -> 12 (14.81%)
[04/25 14:34:04    105s] [0.95 - 1.00] :	 17 (20.99%) -> 24 (29.63%)
[04/25 14:34:04    105s] [0.90 - 0.95] :	 16 (19.75%) -> 13 (16.05%)
[04/25 14:34:04    105s] [0.85 - 0.90] :	 7 (8.64%) -> 9 (11.11%)
[04/25 14:34:04    105s] [0.80 - 0.85] :	 3 (3.70%) -> 1 (1.23%)
[04/25 14:34:04    105s] Move report: incrNP moves 5524 insts, mean move: 4.05 um, max move: 32.70 um 
[04/25 14:34:04    105s] 	Max move on inst (FILLER_T_1_2557): (90.40, 93.29) --> (106.00, 110.39)
[04/25 14:34:04    105s] Finished incrNP (cpu=0:00:01.0, real=0:00:01.0, mem=2429.5M)
[04/25 14:34:04    105s] End of Small incrNP (cpu=0:00:01.0, real=0:00:01.0)
[04/25 14:34:04    105s] Total net bbox length = 3.379e+04 (1.686e+04 1.693e+04) (ext = 1.173e+03)
[04/25 14:34:04    105s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2429.5MB
[04/25 14:34:04    105s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2429.5MB) @(0:01:45 - 0:01:46).
[04/25 14:34:04    105s] *** Finished refinePlace (0:01:46 mem=2429.5M) ***
[04/25 14:34:04    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45015.6
[04/25 14:34:04    105s] OPERPROF: Finished RefinePlace at level 1, CPU:1.017, REAL:1.006, MEM:2429.5M, EPOCH TIME: 1745571844.959148
[04/25 14:34:04    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2429.5M, EPOCH TIME: 1745571844.963250
[04/25 14:34:04    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:04    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:04    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:04    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:04    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2425.5M, EPOCH TIME: 1745571844.966155
[04/25 14:34:04    105s] *** maximum move = 22.87 um ***
[04/25 14:34:04    105s] *** Finished re-routing un-routed nets (2425.5M) ***
[04/25 14:34:05    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:2425.5M, EPOCH TIME: 1745571845.018361
[04/25 14:34:05    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2425.5M, EPOCH TIME: 1745571845.020944
[04/25 14:34:05    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:05    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:05    105s] 
[04/25 14:34:05    105s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:05    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2425.5M, EPOCH TIME: 1745571845.031471
[04/25 14:34:05    105s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2425.5M, EPOCH TIME: 1745571845.031497
[04/25 14:34:05    105s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2425.5M, EPOCH TIME: 1745571845.031509
[04/25 14:34:05    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2425.5M, EPOCH TIME: 1745571845.031781
[04/25 14:34:05    105s] 
[04/25 14:34:05    105s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:02.0 mem=2425.5M) ***
[04/25 14:34:05    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.45015.4
[04/25 14:34:05    105s] ** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -0.347 Density 100.04
[04/25 14:34:05    105s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-0.347|
|reg2reg   |10.252| 0.000|
|HEPG      |10.252| 0.000|
|All Paths |-0.178|-0.347|
+----------+------+------+

[04/25 14:34:05    105s] Bottom Preferred Layer:
[04/25 14:34:05    105s] +-------------+------------+----------+
[04/25 14:34:05    105s] |    Layer    |   OPT_LA   |   Rule   |
[04/25 14:34:05    105s] +-------------+------------+----------+
[04/25 14:34:05    105s] | M7 (z=7)    |         29 | default  |
[04/25 14:34:05    105s] | M10 (z=10)  |          2 | default  |
[04/25 14:34:05    105s] +-------------+------------+----------+
[04/25 14:34:05    105s] Via Pillar Rule:
[04/25 14:34:05    105s]     None
[04/25 14:34:05    105s] 
[04/25 14:34:05    105s] *** Finish post-CTS Setup Fixing (cpu=0:00:30.0 real=0:00:30.0 mem=2425.5M) ***
[04/25 14:34:05    105s] 
[04/25 14:34:05    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.45015.1
[04/25 14:34:05    105s] Total-nets :: 2439, Stn-nets :: 1305, ratio :: 53.5055 %, Total-len 45875.8, Stn-len 27774.7
[04/25 14:34:05    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2406.4M, EPOCH TIME: 1745571845.061116
[04/25 14:34:05    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:05    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:05    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:05    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:05    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2343.4M, EPOCH TIME: 1745571845.064734
[04/25 14:34:05    105s] TotalInstCnt at PhyDesignMc Destruction: 2307
[04/25 14:34:05    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.4
[04/25 14:34:05    105s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:30.6/0:00:30.7 (1.0), totSession cpu/real = 0:01:45.7/0:23:00.9 (0.1), mem = 2343.4M
[04/25 14:34:05    105s] 
[04/25 14:34:05    105s] =============================================================================================
[04/25 14:34:05    105s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     21.15-s110_1
[04/25 14:34:05    105s] =============================================================================================
[04/25 14:34:05    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:05    105s] ---------------------------------------------------------------------------------------------
[04/25 14:34:05    105s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 14:34:05    105s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:34:05    105s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:05    105s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 14:34:05    105s] [ PlacerPlacementInit    ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[04/25 14:34:05    105s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:34:05    105s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:05    105s] [ TransformInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 14:34:05    105s] [ OptimizationStep       ]      4   0:00:00.0  (   0.1 % )     0:00:25.2 /  0:00:25.1    1.0
[04/25 14:34:05    105s] [ SmallTnsOpt            ]      4   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:34:05    105s] [ OptSingleIteration     ]    162   0:00:00.1  (   0.2 % )     0:00:25.1 /  0:00:25.1    1.0
[04/25 14:34:05    105s] [ OptGetWeight           ]    162   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[04/25 14:34:05    105s] [ OptEval                ]    162   0:00:23.1  (  75.4 % )     0:00:23.1 /  0:00:23.0    1.0
[04/25 14:34:05    105s] [ OptCommit              ]    162   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.9
[04/25 14:34:05    105s] [ PostCommitDelayUpdate  ]    162   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:01.0    1.1
[04/25 14:34:05    105s] [ IncrDelayCalc          ]    391   0:00:00.9  (   2.9 % )     0:00:00.9 /  0:00:00.9    1.1
[04/25 14:34:05    105s] [ SetupOptGetWorkingSet  ]    408   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 14:34:05    105s] [ SetupOptGetActiveNode  ]    408   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:05    105s] [ SetupOptSlackGraph     ]    162   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.3
[04/25 14:34:05    105s] [ RefinePlace            ]      4   0:00:04.6  (  14.9 % )     0:00:04.6 /  0:00:04.6    1.0
[04/25 14:34:05    105s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 14:34:05    105s] [ IncrTimingUpdate       ]    185   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.4    0.9
[04/25 14:34:05    105s] [ MISC                   ]          0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 14:34:05    105s] ---------------------------------------------------------------------------------------------
[04/25 14:34:05    105s]  WnsOpt #1 TOTAL                    0:00:30.7  ( 100.0 % )     0:00:30.7 /  0:00:30.6    1.0
[04/25 14:34:05    105s] ---------------------------------------------------------------------------------------------
[04/25 14:34:05    105s] 
[04/25 14:34:05    105s] End: GigaOpt Optimization in WNS mode
[04/25 14:34:05    105s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 14:34:05    105s] Deleting Lib Analyzer.
[04/25 14:34:05    105s] Begin: GigaOpt Optimization in TNS mode
[04/25 14:34:05    105s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[04/25 14:34:05    105s] Info: 1 clock net  excluded from IPO operation.
[04/25 14:34:05    105s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:45.7/0:23:00.9 (0.1), mem = 2343.4M
[04/25 14:34:05    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.5
[04/25 14:34:05    105s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 14:34:05    105s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=2343.4M
[04/25 14:34:05    105s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 14:34:05    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:2343.4M, EPOCH TIME: 1745571845.075019
[04/25 14:34:05    105s] Processing tracks to init pin-track alignment.
[04/25 14:34:05    105s] z: 2, totalTracks: 1
[04/25 14:34:05    105s] z: 4, totalTracks: 1
[04/25 14:34:05    105s] z: 6, totalTracks: 1
[04/25 14:34:05    105s] z: 8, totalTracks: 1
[04/25 14:34:05    105s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:34:05    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2343.4M, EPOCH TIME: 1745571845.077537
[04/25 14:34:05    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:05    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:05    105s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:34:05    105s] 
[04/25 14:34:05    105s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:05    105s] 
[04/25 14:34:05    105s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:34:05    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2343.4M, EPOCH TIME: 1745571845.088178
[04/25 14:34:05    105s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2343.4M, EPOCH TIME: 1745571845.088201
[04/25 14:34:05    105s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2343.4M, EPOCH TIME: 1745571845.088213
[04/25 14:34:05    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2343.4MB).
[04/25 14:34:05    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2343.4M, EPOCH TIME: 1745571845.088493
[04/25 14:34:05    105s] TotalInstCnt at PhyDesignMc Initialization: 2307
[04/25 14:34:05    105s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=2343.4M
[04/25 14:34:05    105s] ### Creating RouteCongInterface, started
[04/25 14:34:05    105s] 
[04/25 14:34:05    105s] Creating Lib Analyzer ...
[04/25 14:34:05    105s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/25 14:34:05    105s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[04/25 14:34:05    105s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 14:34:05    105s] 
[04/25 14:34:05    105s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:34:05    106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:46 mem=2345.4M
[04/25 14:34:05    106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:46 mem=2345.4M
[04/25 14:34:05    106s] Creating Lib Analyzer, finished. 
[04/25 14:34:05    106s] 
[04/25 14:34:05    106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 14:34:05    106s] 
[04/25 14:34:05    106s] #optDebug: {0, 1.000}
[04/25 14:34:05    106s] ### Creating RouteCongInterface, finished
[04/25 14:34:05    106s] {MG  {7 0 2.2 0.0991245}  {10 0 8.2 0.361015} }
[04/25 14:34:05    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=2345.4M
[04/25 14:34:05    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=2345.4M
[04/25 14:34:05    106s] *info: 1 clock net excluded
[04/25 14:34:05    106s] *info: 1 no-driver net excluded.
[04/25 14:34:05    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.45015.2
[04/25 14:34:05    106s] PathGroup :  reg2reg  TargetSlack : 0.0228 
[04/25 14:34:05    106s] ** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -0.347 Density 100.04
[04/25 14:34:05    106s] Optimizer TNS Opt
[04/25 14:34:05    106s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-0.347|
|reg2reg   |10.252| 0.000|
|HEPG      |10.252| 0.000|
|All Paths |-0.178|-0.347|
+----------+------+------+

[04/25 14:34:05    106s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2402.7M, EPOCH TIME: 1745571845.726611
[04/25 14:34:05    106s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2402.7M, EPOCH TIME: 1745571845.726664
[04/25 14:34:05    106s] Active Path Group: default 
[04/25 14:34:05    106s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:34:05    106s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
[04/25 14:34:05    106s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:34:05    106s] |  -0.178|   -0.178|  -0.347|   -0.347|  100.04%|   0:00:00.0| 2402.7M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:34:07    108s] |  -0.178|   -0.178|  -0.347|   -0.347|  100.04%|   0:00:02.0| 2467.9M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:34:07    108s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:34:07    108s] 
[04/25 14:34:07    108s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2467.9M) ***
[04/25 14:34:07    108s] 
[04/25 14:34:07    108s] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=2467.9M) ***
[04/25 14:34:07    108s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.178|-0.347|
|reg2reg   |10.252| 0.000|
|HEPG      |10.252| 0.000|
|All Paths |-0.178|-0.347|
+----------+------+------+

[04/25 14:34:07    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.45015.5
[04/25 14:34:07    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2467.9M, EPOCH TIME: 1745571847.524611
[04/25 14:34:07    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5861).
[04/25 14:34:07    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:07    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:07    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:07    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2427.9M, EPOCH TIME: 1745571847.528449
[04/25 14:34:07    108s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2427.9M, EPOCH TIME: 1745571847.528524
[04/25 14:34:07    108s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2427.9M, EPOCH TIME: 1745571847.528542
[04/25 14:34:07    108s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2427.9M, EPOCH TIME: 1745571847.531146
[04/25 14:34:07    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:07    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:07    108s] 
[04/25 14:34:07    108s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:07    108s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2427.9M, EPOCH TIME: 1745571847.541936
[04/25 14:34:07    108s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2427.9M, EPOCH TIME: 1745571847.541964
[04/25 14:34:07    108s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2427.9M, EPOCH TIME: 1745571847.541976
[04/25 14:34:07    108s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2427.9M, EPOCH TIME: 1745571847.542253
[04/25 14:34:07    108s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2427.9M, EPOCH TIME: 1745571847.542262
[04/25 14:34:07    108s] TDRefine: refinePlace mode is spiral
[04/25 14:34:07    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45015.7
[04/25 14:34:07    108s] OPERPROF: Starting RefinePlace at level 1, MEM:2427.9M, EPOCH TIME: 1745571847.542279
[04/25 14:34:07    108s] *** Starting refinePlace (0:01:48 mem=2427.9M) ***
[04/25 14:34:07    108s] Total net bbox length = 3.381e+04 (1.686e+04 1.696e+04) (ext = 1.174e+03)
[04/25 14:34:07    108s] 
[04/25 14:34:07    108s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:07    108s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[04/25 14:34:07    108s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:34:07    108s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/25 14:34:07    108s] Type 'man IMPSP-5140' for more detail.
[04/25 14:34:07    108s] **WARN: (IMPSP-315):	Found 3629 instances insts with no PG Term connections.
[04/25 14:34:07    108s] Type 'man IMPSP-315' for more detail.
[04/25 14:34:07    108s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:07    108s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:07    108s] 
[04/25 14:34:07    108s] Starting Small incrNP...
[04/25 14:34:07    108s] User Input Parameters:
[04/25 14:34:07    108s] - Congestion Driven    : Off
[04/25 14:34:07    108s] - Timing Driven        : Off
[04/25 14:34:07    108s] - Area-Violation Based : Off
[04/25 14:34:07    108s] - Start Rollback Level : -5
[04/25 14:34:07    108s] - Legalized            : On
[04/25 14:34:07    108s] - Window Based         : Off
[04/25 14:34:07    108s] - eDen incr mode       : Off
[04/25 14:34:07    108s] - Small incr mode      : On
[04/25 14:34:07    108s] 
[04/25 14:34:07    108s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2427.9M, EPOCH TIME: 1745571847.545540
[04/25 14:34:07    108s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2427.9M, EPOCH TIME: 1745571847.545843
[04/25 14:34:07    108s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2427.9M, EPOCH TIME: 1745571847.546310
[04/25 14:34:07    108s] default core: bins with density > 0.750 = 79.01 % ( 64 / 81 )
[04/25 14:34:07    108s] Density distribution unevenness ratio = 3.211%
[04/25 14:34:07    108s] Density distribution unevenness ratio (U70) = 3.211%
[04/25 14:34:07    108s] Density distribution unevenness ratio (U80) = 3.211%
[04/25 14:34:07    108s] Density distribution unevenness ratio (U90) = 3.211%
[04/25 14:34:07    108s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2427.9M, EPOCH TIME: 1745571847.546337
[04/25 14:34:07    108s] cost 1.161628, thresh 1.000000
[04/25 14:34:07    108s] OPERPROF:   Starting spMPad at level 2, MEM:2427.9M, EPOCH TIME: 1745571847.546392
[04/25 14:34:07    108s] OPERPROF:     Starting spContextMPad at level 3, MEM:2427.9M, EPOCH TIME: 1745571847.546490
[04/25 14:34:07    108s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2427.9M, EPOCH TIME: 1745571847.546506
[04/25 14:34:07    108s] MP Top (5699): mp=1.000. U=1.000.
[04/25 14:34:07    108s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2427.9M, EPOCH TIME: 1745571847.547145
[04/25 14:34:07    108s] MPU (2307) 0.598 -> 0.598
[04/25 14:34:07    108s] incrNP th 1.000, 0.100
[04/25 14:34:07    108s] Legalizing MH Cells... 0 / 0 (level 100)
[04/25 14:34:07    108s] No instances found in the vector
[04/25 14:34:07    108s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2427.9M, DRC: 0)
[04/25 14:34:07    108s] 0 (out of 0) MH cells were successfully legalized.
[04/25 14:34:07    108s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[04/25 14:34:07    108s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2427.9M, EPOCH TIME: 1745571847.548246
[04/25 14:34:07    108s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2427.9M, EPOCH TIME: 1745571847.548411
[04/25 14:34:07    108s] no activity file in design. spp won't run.
[04/25 14:34:07    108s] [spp] 0
[04/25 14:34:07    108s] [adp] 0:1:1:3
[04/25 14:34:07    108s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.000, MEM:2427.9M, EPOCH TIME: 1745571847.548655
[04/25 14:34:07    108s] SP #FI/SF FL/PI 0/0 2307/0
[04/25 14:34:07    108s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.001, REAL:0.001, MEM:2427.9M, EPOCH TIME: 1745571847.548916
[04/25 14:34:07    108s] NP #FI/FS/SF FL/PI: 162/0/0 5699/0
[04/25 14:34:07    108s] RPlace IncrNP: Rollback Lev = -3
[04/25 14:34:07    108s] OPERPROF:   Starting npPlace at level 2, MEM:2428.9M, EPOCH TIME: 1745571847.552592
[04/25 14:34:08    108s] GP RA stats: MHOnly 0 nrInst 5699 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 14:34:08    109s] OPERPROF:   Finished npPlace at level 2, CPU:0.927, REAL:0.927, MEM:2434.5M, EPOCH TIME: 1745571848.479394
[04/25 14:34:08    109s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2434.5M, EPOCH TIME: 1745571848.486423
[04/25 14:34:08    109s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2434.5M, EPOCH TIME: 1745571848.486462
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2434.5M, EPOCH TIME: 1745571848.486723
[04/25 14:34:08    109s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2434.5M, EPOCH TIME: 1745571848.487056
[04/25 14:34:08    109s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2434.5M, EPOCH TIME: 1745571848.487550
[04/25 14:34:08    109s] default core: bins with density > 0.750 = 79.01 % ( 64 / 81 )
[04/25 14:34:08    109s] Density distribution unevenness ratio = 3.432%
[04/25 14:34:08    109s] Density distribution unevenness ratio (U70) = 3.432%
[04/25 14:34:08    109s] Density distribution unevenness ratio (U80) = 3.432%
[04/25 14:34:08    109s] Density distribution unevenness ratio (U90) = 3.432%
[04/25 14:34:08    109s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2434.5M, EPOCH TIME: 1745571848.487579
[04/25 14:34:08    109s] RPlace postIncrNP: Density = 1.161628 -> 1.155814.
[04/25 14:34:08    109s] RPlace postIncrNP Info: Density distribution changes:
[04/25 14:34:08    109s] [1.10+      ] :	 7 (8.64%) -> 9 (11.11%)
[04/25 14:34:08    109s] [1.05 - 1.10] :	 11 (13.58%) -> 10 (12.35%)
[04/25 14:34:08    109s] [1.00 - 1.05] :	 12 (14.81%) -> 12 (14.81%)
[04/25 14:34:08    109s] [0.95 - 1.00] :	 24 (29.63%) -> 17 (20.99%)
[04/25 14:34:08    109s] [0.90 - 0.95] :	 13 (16.05%) -> 20 (24.69%)
[04/25 14:34:08    109s] [0.85 - 0.90] :	 9 (11.11%) -> 8 (9.88%)
[04/25 14:34:08    109s] [0.80 - 0.85] :	 1 (1.23%) -> 2 (2.47%)
[04/25 14:34:08    109s] Move report: incrNP moves 5503 insts, mean move: 3.28 um, max move: 30.12 um 
[04/25 14:34:08    109s] 	Max move on inst (FILLER_T_1_2002): (86.80, 93.29) --> (96.40, 113.81)
[04/25 14:34:08    109s] Finished incrNP (cpu=0:00:00.9, real=0:00:01.0, mem=2434.5M)
[04/25 14:34:08    109s] End of Small incrNP (cpu=0:00:00.9, real=0:00:01.0)
[04/25 14:34:08    109s] Total net bbox length = 3.369e+04 (1.686e+04 1.683e+04) (ext = 1.169e+03)
[04/25 14:34:08    109s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2434.5MB
[04/25 14:34:08    109s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2434.5MB) @(0:01:48 - 0:01:49).
[04/25 14:34:08    109s] *** Finished refinePlace (0:01:49 mem=2434.5M) ***
[04/25 14:34:08    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45015.7
[04/25 14:34:08    109s] OPERPROF: Finished RefinePlace at level 1, CPU:0.946, REAL:0.946, MEM:2434.5M, EPOCH TIME: 1745571848.488170
[04/25 14:34:08    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2434.5M, EPOCH TIME: 1745571848.492000
[04/25 14:34:08    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:08    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:08    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:08    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:08    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2430.5M, EPOCH TIME: 1745571848.494837
[04/25 14:34:08    109s] *** maximum move = 22.87 um ***
[04/25 14:34:08    109s] *** Finished re-routing un-routed nets (2430.5M) ***
[04/25 14:34:08    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2430.5M, EPOCH TIME: 1745571848.551432
[04/25 14:34:08    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2430.5M, EPOCH TIME: 1745571848.554145
[04/25 14:34:08    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:08    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:08    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2430.5M, EPOCH TIME: 1745571848.564664
[04/25 14:34:08    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2430.5M, EPOCH TIME: 1745571848.564687
[04/25 14:34:08    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2430.5M, EPOCH TIME: 1745571848.564699
[04/25 14:34:08    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2430.5M, EPOCH TIME: 1745571848.564973
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2430.5M) ***
[04/25 14:34:08    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.45015.5
[04/25 14:34:08    109s] ** GigaOpt Optimizer WNS Slack -0.186 TNS Slack -0.364 Density 100.04
[04/25 14:34:08    109s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.186|-0.364|
|reg2reg   |10.250| 0.000|
|HEPG      |10.250| 0.000|
|All Paths |-0.186|-0.364|
+----------+------+------+

[04/25 14:34:08    109s] Bottom Preferred Layer:
[04/25 14:34:08    109s] +-------------+------------+----------+
[04/25 14:34:08    109s] |    Layer    |   OPT_LA   |   Rule   |
[04/25 14:34:08    109s] +-------------+------------+----------+
[04/25 14:34:08    109s] | M7 (z=7)    |         29 | default  |
[04/25 14:34:08    109s] | M10 (z=10)  |          2 | default  |
[04/25 14:34:08    109s] +-------------+------------+----------+
[04/25 14:34:08    109s] Via Pillar Rule:
[04/25 14:34:08    109s]     None
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=2430.5M) ***
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.45015.2
[04/25 14:34:08    109s] Total-nets :: 2439, Stn-nets :: 1395, ratio :: 57.1956 %, Total-len 45486.2, Stn-len 29425.8
[04/25 14:34:08    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2411.4M, EPOCH TIME: 1745571848.592373
[04/25 14:34:08    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:08    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:08    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:08    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:08    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2347.4M, EPOCH TIME: 1745571848.595450
[04/25 14:34:08    109s] TotalInstCnt at PhyDesignMc Destruction: 2307
[04/25 14:34:08    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.5
[04/25 14:34:08    109s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:49.2/0:23:04.4 (0.1), mem = 2347.4M
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s] =============================================================================================
[04/25 14:34:08    109s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     21.15-s110_1
[04/25 14:34:08    109s] =============================================================================================
[04/25 14:34:08    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:08    109s] ---------------------------------------------------------------------------------------------
[04/25 14:34:08    109s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 14:34:08    109s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  16.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:34:08    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 14:34:08    109s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:34:08    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ TransformInit          ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 14:34:08    109s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.8 /  0:00:01.8    1.0
[04/25 14:34:08    109s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:01.7 /  0:00:01.7    1.0
[04/25 14:34:08    109s] [ OptGetWeight           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ OptEval                ]      4   0:00:01.7  (  48.7 % )     0:00:01.7 /  0:00:01.7    1.0
[04/25 14:34:08    109s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ SetupOptGetWorkingSet  ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ RefinePlace            ]      1   0:00:01.0  (  29.7 % )     0:00:01.1 /  0:00:01.0    1.0
[04/25 14:34:08    109s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ IncrTimingUpdate       ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:08    109s] [ MISC                   ]          0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/25 14:34:08    109s] ---------------------------------------------------------------------------------------------
[04/25 14:34:08    109s]  TnsOpt #1 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[04/25 14:34:08    109s] ---------------------------------------------------------------------------------------------
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s] End: GigaOpt Optimization in TNS mode
[04/25 14:34:08    109s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[04/25 14:34:08    109s] Info: 1 clock net  excluded from IPO operation.
[04/25 14:34:08    109s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=2347.4M
[04/25 14:34:08    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=2347.4M
[04/25 14:34:08    109s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/25 14:34:08    109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 14:34:08    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=2404.6M
[04/25 14:34:08    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2404.6M, EPOCH TIME: 1745571848.604722
[04/25 14:34:08    109s] Processing tracks to init pin-track alignment.
[04/25 14:34:08    109s] z: 2, totalTracks: 1
[04/25 14:34:08    109s] z: 4, totalTracks: 1
[04/25 14:34:08    109s] z: 6, totalTracks: 1
[04/25 14:34:08    109s] z: 8, totalTracks: 1
[04/25 14:34:08    109s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:34:08    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2404.6M, EPOCH TIME: 1745571848.607360
[04/25 14:34:08    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:08    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:08    109s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:34:08    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2404.6M, EPOCH TIME: 1745571848.617890
[04/25 14:34:08    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2404.6M, EPOCH TIME: 1745571848.617916
[04/25 14:34:08    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2404.6M, EPOCH TIME: 1745571848.617929
[04/25 14:34:08    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2404.6MB).
[04/25 14:34:08    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2404.6M, EPOCH TIME: 1745571848.618209
[04/25 14:34:08    109s] TotalInstCnt at PhyDesignMc Initialization: 2307
[04/25 14:34:08    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=2404.6M
[04/25 14:34:08    109s] Begin: Area Reclaim Optimization
[04/25 14:34:08    109s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:49.3/0:23:04.4 (0.1), mem = 2404.6M
[04/25 14:34:08    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.6
[04/25 14:34:08    109s] ### Creating RouteCongInterface, started
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 14:34:08    109s] 
[04/25 14:34:08    109s] #optDebug: {0, 1.000}
[04/25 14:34:08    109s] ### Creating RouteCongInterface, finished
[04/25 14:34:08    109s] {MG  {7 0 2.2 0.0991245}  {10 0 8.2 0.361015} }
[04/25 14:34:08    109s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=2404.6M
[04/25 14:34:08    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=2404.6M
[04/25 14:34:08    109s] Usable buffer cells for single buffer setup transform:
[04/25 14:34:08    109s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[04/25 14:34:08    109s] Number of usable buffer cells above: 15
[04/25 14:34:08    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2404.6M, EPOCH TIME: 1745571848.647169
[04/25 14:34:08    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2404.6M, EPOCH TIME: 1745571848.647227
[04/25 14:34:08    109s] Reclaim Optimization WNS Slack -0.186  TNS Slack -0.364 Density 100.04
[04/25 14:34:08    109s] +---------+---------+--------+--------+------------+--------+
[04/25 14:34:08    109s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/25 14:34:08    109s] +---------+---------+--------+--------+------------+--------+
[04/25 14:34:08    109s] |  100.04%|        -|  -0.186|  -0.364|   0:00:00.0| 2404.6M|
[04/25 14:34:08    109s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[04/25 14:34:09    109s] |  100.04%|        0|  -0.186|  -0.364|   0:00:01.0| 2404.6M|
[04/25 14:34:09    109s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[04/25 14:34:09    109s] +---------+---------+--------+--------+------------+--------+
[04/25 14:34:09    109s] Reclaim Optimization End WNS Slack -0.186  TNS Slack -0.364 Density 100.04
[04/25 14:34:09    109s] 
[04/25 14:34:09    109s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/25 14:34:09    109s] --------------------------------------------------------------
[04/25 14:34:09    109s] |                                   | Total     | Sequential |
[04/25 14:34:09    109s] --------------------------------------------------------------
[04/25 14:34:09    109s] | Num insts resized                 |       0  |       0    |
[04/25 14:34:09    109s] | Num insts undone                  |       0  |       0    |
[04/25 14:34:09    109s] | Num insts Downsized               |       0  |       0    |
[04/25 14:34:09    109s] | Num insts Samesized               |       0  |       0    |
[04/25 14:34:09    109s] | Num insts Upsized                 |       0  |       0    |
[04/25 14:34:09    109s] | Num multiple commits+uncommits    |       0  |       -    |
[04/25 14:34:09    109s] --------------------------------------------------------------
[04/25 14:34:09    109s] Bottom Preferred Layer:
[04/25 14:34:09    109s] +-------------+------------+----------+
[04/25 14:34:09    109s] |    Layer    |   OPT_LA   |   Rule   |
[04/25 14:34:09    109s] +-------------+------------+----------+
[04/25 14:34:09    109s] | M7 (z=7)    |         29 | default  |
[04/25 14:34:09    109s] | M10 (z=10)  |          2 | default  |
[04/25 14:34:09    109s] +-------------+------------+----------+
[04/25 14:34:09    109s] Via Pillar Rule:
[04/25 14:34:09    109s]     None
[04/25 14:34:09    109s] 
[04/25 14:34:09    109s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/25 14:34:09    109s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
[04/25 14:34:09    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.6
[04/25 14:34:09    109s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:49.7/0:23:04.8 (0.1), mem = 2404.6M
[04/25 14:34:09    109s] 
[04/25 14:34:09    109s] =============================================================================================
[04/25 14:34:09    109s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.15-s110_1
[04/25 14:34:09    109s] =============================================================================================
[04/25 14:34:09    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:09    109s] ---------------------------------------------------------------------------------------------
[04/25 14:34:09    109s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:09    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:09    109s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:09    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:09    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:09    109s] [ OptimizationStep       ]      1   0:00:00.0  (   1.3 % )     0:00:00.3 /  0:00:00.4    1.0
[04/25 14:34:09    109s] [ OptSingleIteration     ]      1   0:00:00.0  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 14:34:09    109s] [ OptGetWeight           ]     97   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:09    109s] [ OptEval                ]     97   0:00:00.3  (  89.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 14:34:09    109s] [ OptCommit              ]     97   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:09    109s] [ PostCommitDelayUpdate  ]     97   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:09    109s] [ MISC                   ]          0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.7
[04/25 14:34:09    109s] ---------------------------------------------------------------------------------------------
[04/25 14:34:09    109s]  AreaOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 14:34:09    109s] ---------------------------------------------------------------------------------------------
[04/25 14:34:09    109s] 
[04/25 14:34:09    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2385.5M, EPOCH TIME: 1745571849.008639
[04/25 14:34:09    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5861).
[04/25 14:34:09    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:09    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:09    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:09    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2347.5M, EPOCH TIME: 1745571849.012304
[04/25 14:34:09    109s] TotalInstCnt at PhyDesignMc Destruction: 2307
[04/25 14:34:09    109s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2347.54M, totSessionCpu=0:01:50).
[04/25 14:34:09    109s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/25 14:34:09    109s] Info: 1 clock net  excluded from IPO operation.
[04/25 14:34:09    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=2347.5M
[04/25 14:34:09    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=2347.5M
[04/25 14:34:09    109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 14:34:09    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=2404.8M
[04/25 14:34:09    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2404.8M, EPOCH TIME: 1745571849.017407
[04/25 14:34:09    109s] Processing tracks to init pin-track alignment.
[04/25 14:34:09    109s] z: 2, totalTracks: 1
[04/25 14:34:09    109s] z: 4, totalTracks: 1
[04/25 14:34:09    109s] z: 6, totalTracks: 1
[04/25 14:34:09    109s] z: 8, totalTracks: 1
[04/25 14:34:09    109s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:34:09    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2404.8M, EPOCH TIME: 1745571849.020016
[04/25 14:34:09    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:09    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:09    109s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:34:09    109s] 
[04/25 14:34:09    109s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:09    109s] 
[04/25 14:34:09    109s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:34:09    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2404.8M, EPOCH TIME: 1745571849.030696
[04/25 14:34:09    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2404.8M, EPOCH TIME: 1745571849.030720
[04/25 14:34:09    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2404.8M, EPOCH TIME: 1745571849.030732
[04/25 14:34:09    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2404.8MB).
[04/25 14:34:09    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2404.8M, EPOCH TIME: 1745571849.031011
[04/25 14:34:09    109s] TotalInstCnt at PhyDesignMc Initialization: 2307
[04/25 14:34:09    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=2404.8M
[04/25 14:34:09    109s] Begin: Area Reclaim Optimization
[04/25 14:34:09    109s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:49.7/0:23:04.8 (0.1), mem = 2404.8M
[04/25 14:34:09    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.7
[04/25 14:34:09    109s] ### Creating RouteCongInterface, started
[04/25 14:34:09    109s] 
[04/25 14:34:09    109s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 14:34:09    109s] 
[04/25 14:34:09    109s] #optDebug: {0, 1.000}
[04/25 14:34:09    109s] ### Creating RouteCongInterface, finished
[04/25 14:34:09    109s] {MG  {7 0 2.2 0.0991245}  {10 0 8.2 0.361015} }
[04/25 14:34:09    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=2404.8M
[04/25 14:34:09    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=2404.8M
[04/25 14:34:09    109s] Usable buffer cells for single buffer setup transform:
[04/25 14:34:09    109s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[04/25 14:34:09    109s] Number of usable buffer cells above: 15
[04/25 14:34:09    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2404.8M, EPOCH TIME: 1745571849.060040
[04/25 14:34:09    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2404.8M, EPOCH TIME: 1745571849.060098
[04/25 14:34:09    109s] Reclaim Optimization WNS Slack -0.186  TNS Slack -0.364 Density 100.04
[04/25 14:34:09    109s] +---------+---------+--------+--------+------------+--------+
[04/25 14:34:09    109s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/25 14:34:09    109s] +---------+---------+--------+--------+------------+--------+
[04/25 14:34:09    109s] |  100.04%|        -|  -0.186|  -0.364|   0:00:00.0| 2404.8M|
[04/25 14:34:09    110s] |   99.34%|       30|  -0.186|  -0.364|   0:00:00.0| 2450.5M|
[04/25 14:34:09    110s] |   99.24%|        5|  -0.185|  -0.362|   0:00:00.0| 2450.5M|
[04/25 14:34:09    110s] |   99.24%|        1|  -0.185|  -0.362|   0:00:00.0| 2450.5M|
[04/25 14:34:09    110s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[04/25 14:34:09    110s] |   99.24%|        5|  -0.187|  -0.366|   0:00:00.0| 2450.5M|
[04/25 14:34:09    110s] |   99.24%|        0|  -0.187|  -0.366|   0:00:00.0| 2450.5M|
[04/25 14:34:13    113s] |   74.91%|     1868|   0.046|   0.000|   0:00:04.0| 2450.5M|
[04/25 14:34:14    114s] |   73.46%|      187|   0.046|   0.000|   0:00:01.0| 2450.5M|
[04/25 14:34:14    115s] |   73.31%|       36|   0.046|   0.000|   0:00:00.0| 2450.5M|
[04/25 14:34:14    115s] |   73.28%|        9|   0.046|   0.000|   0:00:00.0| 2450.5M|
[04/25 14:34:14    115s] |   73.28%|        1|   0.046|   0.000|   0:00:00.0| 2450.5M|
[04/25 14:34:14    115s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[04/25 14:34:14    115s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[04/25 14:34:14    115s] |   73.28%|       18|  -0.005|  -0.005|   0:00:00.0| 2450.5M|
[04/25 14:34:14    115s] +---------+---------+--------+--------+------------+--------+
[04/25 14:34:14    115s] Reclaim Optimization End WNS Slack -0.005  TNS Slack -0.005 Density 73.28
[04/25 14:34:14    115s] 
[04/25 14:34:14    115s] ** Summary: Restruct = 36 Buffer Deletion = 0 Declone = 0 Resize = 2015 **
[04/25 14:34:14    115s] --------------------------------------------------------------
[04/25 14:34:14    115s] |                                   | Total     | Sequential |
[04/25 14:34:14    115s] --------------------------------------------------------------
[04/25 14:34:14    115s] | Num insts resized                 |    1892  |       7    |
[04/25 14:34:14    115s] | Num insts undone                  |      76  |       0    |
[04/25 14:34:14    115s] | Num insts Downsized               |    1892  |       7    |
[04/25 14:34:14    115s] | Num insts Samesized               |       0  |       0    |
[04/25 14:34:14    115s] | Num insts Upsized                 |       0  |       0    |
[04/25 14:34:14    115s] | Num multiple commits+uncommits    |     143  |       -    |
[04/25 14:34:14    115s] --------------------------------------------------------------
[04/25 14:34:14    115s] Bottom Preferred Layer:
[04/25 14:34:14    115s] +-------------+------------+----------+
[04/25 14:34:14    115s] |    Layer    |   OPT_LA   |   Rule   |
[04/25 14:34:14    115s] +-------------+------------+----------+
[04/25 14:34:14    115s] | M7 (z=7)    |          6 | default  |
[04/25 14:34:14    115s] | M10 (z=10)  |          2 | default  |
[04/25 14:34:14    115s] +-------------+------------+----------+
[04/25 14:34:14    115s] Via Pillar Rule:
[04/25 14:34:14    115s]     None
[04/25 14:34:14    115s] 
[04/25 14:34:14    115s] Number of times islegalLocAvaiable called = 7179 skipped = 0, called in commitmove = 2101, skipped in commitmove = 0
[04/25 14:34:14    115s] End: Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:05.0) **
[04/25 14:34:14    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2450.5M, EPOCH TIME: 1745571854.942704
[04/25 14:34:14    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5845).
[04/25 14:34:14    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:14    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:14    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:14    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2431.5M, EPOCH TIME: 1745571854.945986
[04/25 14:34:14    115s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2431.5M, EPOCH TIME: 1745571854.946388
[04/25 14:34:14    115s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2431.5M, EPOCH TIME: 1745571854.946415
[04/25 14:34:14    115s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2431.5M, EPOCH TIME: 1745571854.948830
[04/25 14:34:14    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:14    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:14    115s] 
[04/25 14:34:14    115s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:14    115s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2431.5M, EPOCH TIME: 1745571854.959448
[04/25 14:34:14    115s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2431.5M, EPOCH TIME: 1745571854.959475
[04/25 14:34:14    115s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2431.5M, EPOCH TIME: 1745571854.959488
[04/25 14:34:14    115s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2431.5M, EPOCH TIME: 1745571854.959771
[04/25 14:34:14    115s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2431.5M, EPOCH TIME: 1745571854.959823
[04/25 14:34:14    115s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:2431.5M, EPOCH TIME: 1745571854.959841
[04/25 14:34:14    115s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:2431.5M, EPOCH TIME: 1745571854.959850
[04/25 14:34:14    115s] TDRefine: refinePlace mode is spiral
[04/25 14:34:14    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45015.8
[04/25 14:34:14    115s] OPERPROF: Starting RefinePlace at level 1, MEM:2431.5M, EPOCH TIME: 1745571854.959868
[04/25 14:34:14    115s] *** Starting refinePlace (0:01:56 mem=2431.5M) ***
[04/25 14:34:14    115s] Total net bbox length = 3.321e+04 (1.629e+04 1.692e+04) (ext = 1.165e+03)
[04/25 14:34:14    115s] 
[04/25 14:34:14    115s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:14    115s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:34:14    115s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/25 14:34:14    115s] Type 'man IMPSP-5140' for more detail.
[04/25 14:34:14    115s] **WARN: (IMPSP-315):	Found 3666 instances insts with no PG Term connections.
[04/25 14:34:14    115s] Type 'man IMPSP-315' for more detail.
[04/25 14:34:14    115s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:14    115s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:14    115s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2431.5M, EPOCH TIME: 1745571854.963091
[04/25 14:34:14    115s] Starting refinePlace ...
[04/25 14:34:14    115s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:14    115s] One DDP V2 for no tweak run.
[04/25 14:34:14    115s] 
[04/25 14:34:14    115s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 14:34:15    115s] Move report: legalization moves 1909 insts, mean move: 1.46 um, max move: 29.71 um spiral
[04/25 14:34:15    115s] 	Max move on inst (FILLER_T_1_1303): (8.80, 40.28) --> (36.80, 41.99)
[04/25 14:34:15    115s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:34:15    115s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:34:15    115s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=2434.5MB) @(0:01:56 - 0:01:56).
[04/25 14:34:15    115s] Move report: Detail placement moves 1909 insts, mean move: 1.46 um, max move: 29.71 um 
[04/25 14:34:15    115s] 	Max move on inst (FILLER_T_1_1303): (8.80, 40.28) --> (36.80, 41.99)
[04/25 14:34:15    115s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2434.5MB
[04/25 14:34:15    115s] Statistics of distance of Instance movement in refine placement:
[04/25 14:34:15    115s]   maximum (X+Y) =         5.82 um
[04/25 14:34:15    115s]   inst (FE_RC_35_0) with max move: (116.2, 71.06) -> (113.8, 74.48)
[04/25 14:34:15    115s]   mean    (X+Y) =         1.03 um
[04/25 14:34:15    115s] Total instances flipped for legalization: 175
[04/25 14:34:15    115s] Summary Report:
[04/25 14:34:15    115s] Instances move: 380 (out of 2291 movable)
[04/25 14:34:15    115s] Instances flipped: 175
[04/25 14:34:15    115s] Mean displacement: 1.03 um
[04/25 14:34:15    115s] Max displacement: 5.82 um (Instance: FE_RC_35_0) (116.2, 71.06) -> (113.8, 74.48)
[04/25 14:34:15    115s] 	Length: 12 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X6
[04/25 14:34:15    115s] Total instances moved : 380
[04/25 14:34:15    115s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.044, REAL:0.044, MEM:2434.5M, EPOCH TIME: 1745571855.006876
[04/25 14:34:15    115s] Total net bbox length = 3.348e+04 (1.641e+04 1.707e+04) (ext = 1.166e+03)
[04/25 14:34:15    115s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2434.5MB
[04/25 14:34:15    115s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=2434.5MB) @(0:01:56 - 0:01:56).
[04/25 14:34:15    115s] *** Finished refinePlace (0:01:56 mem=2434.5M) ***
[04/25 14:34:15    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45015.8
[04/25 14:34:15    115s] OPERPROF: Finished RefinePlace at level 1, CPU:0.048, REAL:0.047, MEM:2434.5M, EPOCH TIME: 1745571855.007236
[04/25 14:34:15    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2434.5M, EPOCH TIME: 1745571855.011039
[04/25 14:34:15    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5845).
[04/25 14:34:15    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:15    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:15    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:15    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2430.5M, EPOCH TIME: 1745571855.014075
[04/25 14:34:15    115s] *** maximum move = 5.82 um ***
[04/25 14:34:15    115s] *** Finished re-routing un-routed nets (2430.5M) ***
[04/25 14:34:15    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:2430.5M, EPOCH TIME: 1745571855.074151
[04/25 14:34:15    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2430.5M, EPOCH TIME: 1745571855.077136
[04/25 14:34:15    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:15    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:15    115s] 
[04/25 14:34:15    115s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:15    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2430.5M, EPOCH TIME: 1745571855.087836
[04/25 14:34:15    115s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2430.5M, EPOCH TIME: 1745571855.087866
[04/25 14:34:15    115s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2430.5M, EPOCH TIME: 1745571855.087879
[04/25 14:34:15    115s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2430.5M, EPOCH TIME: 1745571855.088137
[04/25 14:34:15    115s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2430.5M, EPOCH TIME: 1745571855.088186
[04/25 14:34:15    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2430.5M, EPOCH TIME: 1745571855.088206
[04/25 14:34:15    115s] 
[04/25 14:34:15    115s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2430.5M) ***
[04/25 14:34:15    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.7
[04/25 14:34:15    115s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:06.0/0:00:06.1 (1.0), totSession cpu/real = 0:01:55.7/0:23:10.9 (0.1), mem = 2430.5M
[04/25 14:34:15    115s] 
[04/25 14:34:15    115s] =============================================================================================
[04/25 14:34:15    115s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.15-s110_1
[04/25 14:34:15    115s] =============================================================================================
[04/25 14:34:15    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:15    115s] ---------------------------------------------------------------------------------------------
[04/25 14:34:15    115s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:15    115s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:15    115s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:15    115s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:15    115s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:15    115s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:05.9 /  0:00:05.9    1.0
[04/25 14:34:15    115s] [ OptSingleIteration     ]     11   0:00:00.1  (   1.5 % )     0:00:05.9 /  0:00:05.8    1.0
[04/25 14:34:15    115s] [ OptGetWeight           ]    925   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:15    115s] [ OptEval                ]    925   0:00:01.1  (  17.7 % )     0:00:01.1 /  0:00:01.1    1.0
[04/25 14:34:15    115s] [ OptCommit              ]    925   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 14:34:15    115s] [ PostCommitDelayUpdate  ]    942   0:00:00.2  (   3.3 % )     0:00:03.2 /  0:00:03.2    1.0
[04/25 14:34:15    115s] [ IncrDelayCalc          ]   1373   0:00:03.0  (  49.8 % )     0:00:03.0 /  0:00:03.0    1.0
[04/25 14:34:15    115s] [ RefinePlace            ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 14:34:15    115s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:15    115s] [ IncrTimingUpdate       ]    241   0:00:01.4  (  22.4 % )     0:00:01.4 /  0:00:01.4    1.0
[04/25 14:34:15    115s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[04/25 14:34:15    115s] ---------------------------------------------------------------------------------------------
[04/25 14:34:15    115s]  AreaOpt #2 TOTAL                   0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:06.0    1.0
[04/25 14:34:15    115s] ---------------------------------------------------------------------------------------------
[04/25 14:34:15    115s] 
[04/25 14:34:15    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2411.4M, EPOCH TIME: 1745571855.100942
[04/25 14:34:15    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:15    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:15    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:15    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:15    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2350.4M, EPOCH TIME: 1745571855.104085
[04/25 14:34:15    115s] TotalInstCnt at PhyDesignMc Destruction: 2291
[04/25 14:34:15    115s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2350.43M, totSessionCpu=0:01:56).
[04/25 14:34:15    115s] postCtsLateCongRepair #1 0
[04/25 14:34:15    115s] postCtsLateCongRepair #1 0
[04/25 14:34:15    115s] postCtsLateCongRepair #1 0
[04/25 14:34:15    115s] postCtsLateCongRepair #1 0
[04/25 14:34:15    115s] Starting local wire reclaim
[04/25 14:34:15    115s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2350.4M, EPOCH TIME: 1745571855.118118
[04/25 14:34:15    115s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2350.4M, EPOCH TIME: 1745571855.118148
[04/25 14:34:15    115s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2350.4M, EPOCH TIME: 1745571855.118164
[04/25 14:34:15    115s] Processing tracks to init pin-track alignment.
[04/25 14:34:15    115s] z: 2, totalTracks: 1
[04/25 14:34:15    115s] z: 4, totalTracks: 1
[04/25 14:34:15    115s] z: 6, totalTracks: 1
[04/25 14:34:15    115s] z: 8, totalTracks: 1
[04/25 14:34:15    115s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:34:15    115s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2350.4M, EPOCH TIME: 1745571855.120559
[04/25 14:34:15    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:15    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:15    115s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:34:15    115s] 
[04/25 14:34:15    115s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:15    115s] 
[04/25 14:34:15    115s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:34:15    115s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:2350.4M, EPOCH TIME: 1745571855.131066
[04/25 14:34:15    115s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2350.4M, EPOCH TIME: 1745571855.131093
[04/25 14:34:15    115s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2350.4M, EPOCH TIME: 1745571855.131105
[04/25 14:34:15    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2350.4MB).
[04/25 14:34:15    115s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.013, MEM:2350.4M, EPOCH TIME: 1745571855.131391
[04/25 14:34:15    115s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.013, REAL:0.013, MEM:2350.4M, EPOCH TIME: 1745571855.131400
[04/25 14:34:15    115s] TDRefine: refinePlace mode is spiral
[04/25 14:34:15    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45015.9
[04/25 14:34:15    115s] OPERPROF:   Starting RefinePlace at level 2, MEM:2350.4M, EPOCH TIME: 1745571855.131418
[04/25 14:34:15    115s] *** Starting refinePlace (0:01:56 mem=2350.4M) ***
[04/25 14:34:15    115s] Total net bbox length = 3.348e+04 (1.641e+04 1.707e+04) (ext = 1.166e+03)
[04/25 14:34:15    115s] 
[04/25 14:34:15    115s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:15    115s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/25 14:34:15    115s] Type 'man IMPSP-5140' for more detail.
[04/25 14:34:15    115s] **WARN: (IMPSP-315):	Found 3666 instances insts with no PG Term connections.
[04/25 14:34:15    115s] Type 'man IMPSP-315' for more detail.
[04/25 14:34:15    115s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:15    115s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:15    115s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2350.4M, EPOCH TIME: 1745571855.134841
[04/25 14:34:15    115s] Starting refinePlace ...
[04/25 14:34:15    115s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:15    115s] One DDP V2 for no tweak run.
[04/25 14:34:15    115s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2350.4M, EPOCH TIME: 1745571855.136050
[04/25 14:34:15    115s] OPERPROF:         Starting spMPad at level 5, MEM:2352.7M, EPOCH TIME: 1745571855.138118
[04/25 14:34:15    115s] OPERPROF:           Starting spContextMPad at level 6, MEM:2352.7M, EPOCH TIME: 1745571855.138246
[04/25 14:34:15    115s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2352.7M, EPOCH TIME: 1745571855.138259
[04/25 14:34:15    115s] MP Top (5683): mp=1.050. U=0.733.
[04/25 14:34:15    115s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:2352.7M, EPOCH TIME: 1745571855.138959
[04/25 14:34:15    115s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2352.7M, EPOCH TIME: 1745571855.139292
[04/25 14:34:15    115s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2352.7M, EPOCH TIME: 1745571855.139304
[04/25 14:34:15    115s] OPERPROF:             Starting InitSKP at level 7, MEM:2352.7M, EPOCH TIME: 1745571855.139397
[04/25 14:34:15    115s] no activity file in design. spp won't run.
[04/25 14:34:15    115s] no activity file in design. spp won't run.
[04/25 14:34:15    115s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[04/25 14:34:15    115s] OPERPROF:             Finished InitSKP at level 7, CPU:0.042, REAL:0.042, MEM:2352.7M, EPOCH TIME: 1745571855.181007
[04/25 14:34:15    115s] Timing cost in AAE based: 6.8294406058193999
[04/25 14:34:15    115s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.044, REAL:0.044, MEM:2352.7M, EPOCH TIME: 1745571855.183179
[04/25 14:34:15    115s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.044, REAL:0.044, MEM:2352.7M, EPOCH TIME: 1745571855.183272
[04/25 14:34:15    115s] SKP cleared!
[04/25 14:34:15    115s] AAE Timing clean up.
[04/25 14:34:15    115s] Tweakage: fix icg 1, fix clk 0.
[04/25 14:34:15    115s] Tweakage: density cost 1, scale 0.4.
[04/25 14:34:15    115s] Tweakage: activity cost 0, scale 1.0.
[04/25 14:34:15    115s] Tweakage: timing cost on, scale 1.0.
[04/25 14:34:15    115s] OPERPROF:         Starting CoreOperation at level 5, MEM:2336.7M, EPOCH TIME: 1745571855.183512
[04/25 14:34:15    115s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2336.7M, EPOCH TIME: 1745571855.184638
[04/25 14:34:15    115s] Tweakage swap 291 pairs.
[04/25 14:34:15    115s] Tweakage swap 56 pairs.
[04/25 14:34:15    116s] Tweakage swap 11 pairs.
[04/25 14:34:15    116s] Tweakage swap 1 pairs.
[04/25 14:34:15    116s] Tweakage swap 0 pairs.
[04/25 14:34:15    116s] Tweakage swap 0 pairs.
[04/25 14:34:15    116s] Tweakage swap 0 pairs.
[04/25 14:34:15    116s] Tweakage swap 0 pairs.
[04/25 14:34:15    116s] Tweakage swap 164 pairs.
[04/25 14:34:15    116s] Tweakage swap 52 pairs.
[04/25 14:34:15    116s] Tweakage swap 18 pairs.
[04/25 14:34:15    116s] Tweakage swap 9 pairs.
[04/25 14:34:15    116s] Tweakage swap 31 pairs.
[04/25 14:34:15    116s] Tweakage swap 9 pairs.
[04/25 14:34:15    116s] Tweakage swap 0 pairs.
[04/25 14:34:16    116s] Tweakage swap 0 pairs.
[04/25 14:34:16    116s] Tweakage swap 4 pairs.
[04/25 14:34:16    116s] Tweakage swap 3 pairs.
[04/25 14:34:16    116s] Tweakage swap 0 pairs.
[04/25 14:34:16    116s] Tweakage swap 0 pairs.
[04/25 14:34:16    116s] Tweakage move 440 insts.
[04/25 14:34:16    116s] Tweakage move 142 insts.
[04/25 14:34:16    116s] Tweakage move 35 insts.
[04/25 14:34:16    116s] Tweakage move 5 insts.
[04/25 14:34:16    116s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:1.013, REAL:1.014, MEM:2336.7M, EPOCH TIME: 1745571856.198683
[04/25 14:34:16    116s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.014, REAL:1.015, MEM:2336.7M, EPOCH TIME: 1745571856.198839
[04/25 14:34:16    116s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.062, REAL:1.063, MEM:2336.7M, EPOCH TIME: 1745571856.199049
[04/25 14:34:16    116s] Move report: Congestion aware Tweak moves 1036 insts, mean move: 2.79 um, max move: 33.48 um 
[04/25 14:34:16    116s] 	Max move on inst (FE_DBTC26_A_10): (72.00, 95.00) --> (52.20, 81.32)
[04/25 14:34:16    116s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.1, real=0:00:01.0, mem=2336.7mb) @(0:01:56 - 0:01:57).
[04/25 14:34:16    116s] 
[04/25 14:34:16    116s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 14:34:16    116s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 14:34:16    116s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:34:16    116s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:34:16    116s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2336.7MB) @(0:01:57 - 0:01:57).
[04/25 14:34:16    116s] Move report: Detail placement moves 1036 insts, mean move: 2.79 um, max move: 33.48 um 
[04/25 14:34:16    116s] 	Max move on inst (FE_DBTC26_A_10): (72.00, 95.00) --> (52.20, 81.32)
[04/25 14:34:16    116s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2336.7MB
[04/25 14:34:16    116s] Statistics of distance of Instance movement in refine placement:
[04/25 14:34:16    116s]   maximum (X+Y) =        33.48 um
[04/25 14:34:16    116s]   inst (FE_DBTC26_A_10) with max move: (72, 95) -> (52.2, 81.32)
[04/25 14:34:16    116s]   mean    (X+Y) =         2.79 um
[04/25 14:34:16    116s] Summary Report:
[04/25 14:34:16    116s] Instances move: 1036 (out of 2291 movable)
[04/25 14:34:16    116s] Instances flipped: 0
[04/25 14:34:16    116s] Mean displacement: 2.79 um
[04/25 14:34:16    116s] Max displacement: 33.48 um (Instance: FE_DBTC26_A_10) (72, 95) -> (52.2, 81.32)
[04/25 14:34:16    116s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[04/25 14:34:16    116s] Total instances moved : 1036
[04/25 14:34:16    116s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.103, REAL:1.103, MEM:2336.7M, EPOCH TIME: 1745571856.238334
[04/25 14:34:16    116s] Total net bbox length = 3.319e+04 (1.601e+04 1.718e+04) (ext = 1.178e+03)
[04/25 14:34:16    116s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2336.7MB
[04/25 14:34:16    116s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2336.7MB) @(0:01:56 - 0:01:57).
[04/25 14:34:16    116s] *** Finished refinePlace (0:01:57 mem=2336.7M) ***
[04/25 14:34:16    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45015.9
[04/25 14:34:16    116s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.106, REAL:1.107, MEM:2336.7M, EPOCH TIME: 1745571856.238690
[04/25 14:34:16    116s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2336.7M, EPOCH TIME: 1745571856.238702
[04/25 14:34:16    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5845).
[04/25 14:34:16    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:16    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:16    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:16    116s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.004, REAL:0.004, MEM:2334.7M, EPOCH TIME: 1745571856.242388
[04/25 14:34:16    116s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.123, REAL:1.124, MEM:2334.7M, EPOCH TIME: 1745571856.242415
[04/25 14:34:16    116s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:34:16    116s] #################################################################################
[04/25 14:34:16    116s] # Design Stage: PreRoute
[04/25 14:34:16    116s] # Design Name: calculator_fsm
[04/25 14:34:16    116s] # Design Mode: 90nm
[04/25 14:34:16    116s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:34:16    116s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:34:16    116s] # Signoff Settings: SI Off 
[04/25 14:34:16    116s] #################################################################################
[04/25 14:34:16    116s] Calculate delays in BcWc mode...
[04/25 14:34:16    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 2318.7M, InitMEM = 2318.7M)
[04/25 14:34:16    116s] Start delay calculation (fullDC) (1 T). (MEM=2318.68)
[04/25 14:34:16    117s] End AAE Lib Interpolated Model. (MEM=2318.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:16    117s] Total number of fetched objects 2424
[04/25 14:34:16    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:16    117s] End delay calculation. (MEM=2342.38 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:16    117s] End delay calculation (fullDC). (MEM=2342.38 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:16    117s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2342.4M) ***
[04/25 14:34:16    117s] eGR doReRoute: optGuide
[04/25 14:34:16    117s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2350.4M, EPOCH TIME: 1745571856.596409
[04/25 14:34:16    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:16    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:16    117s] All LLGs are deleted
[04/25 14:34:16    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:16    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:16    117s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2350.4M, EPOCH TIME: 1745571856.596442
[04/25 14:34:16    117s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2350.4M, EPOCH TIME: 1745571856.596459
[04/25 14:34:16    117s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2304.4M, EPOCH TIME: 1745571856.596698
[04/25 14:34:16    117s] {MMLU 0 0 2424}
[04/25 14:34:16    117s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=2304.4M
[04/25 14:34:16    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=2304.4M
[04/25 14:34:16    117s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 14:34:16    117s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 14:34:16    117s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2304.38 MB )
[04/25 14:34:16    117s] (I)      ==================== Layers =====================
[04/25 14:34:16    117s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:16    117s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 14:34:16    117s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:16    117s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 14:34:16    117s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 14:34:16    117s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:16    117s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 14:34:16    117s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 14:34:16    117s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 14:34:16    117s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 14:34:16    117s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 14:34:16    117s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 14:34:16    117s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 14:34:16    117s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 14:34:16    117s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 14:34:16    117s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 14:34:16    117s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 14:34:16    117s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:16    117s] (I)      Started Import and model ( Curr Mem: 2304.38 MB )
[04/25 14:34:16    117s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:16    117s] (I)      == Non-default Options ==
[04/25 14:34:16    117s] (I)      Maximum routing layer                              : 11
[04/25 14:34:16    117s] (I)      Minimum routing layer                              : 1
[04/25 14:34:16    117s] (I)      Number of threads                                  : 1
[04/25 14:34:16    117s] (I)      Method to set GCell size                           : row
[04/25 14:34:16    117s] (I)      Counted 1882 PG shapes. We will not process PG shapes layer by layer.
[04/25 14:34:16    117s] (I)      Use row-based GCell size
[04/25 14:34:16    117s] (I)      Use row-based GCell align
[04/25 14:34:16    117s] (I)      layer 0 area = 80000
[04/25 14:34:16    117s] (I)      layer 1 area = 80000
[04/25 14:34:16    117s] (I)      layer 2 area = 80000
[04/25 14:34:16    117s] (I)      layer 3 area = 80000
[04/25 14:34:16    117s] (I)      layer 4 area = 80000
[04/25 14:34:16    117s] (I)      layer 5 area = 80000
[04/25 14:34:16    117s] (I)      layer 6 area = 80000
[04/25 14:34:16    117s] (I)      layer 7 area = 80000
[04/25 14:34:16    117s] (I)      layer 8 area = 80000
[04/25 14:34:16    117s] (I)      layer 9 area = 400000
[04/25 14:34:16    117s] (I)      layer 10 area = 400000
[04/25 14:34:16    117s] (I)      GCell unit size   : 3420
[04/25 14:34:16    117s] (I)      GCell multiplier  : 1
[04/25 14:34:16    117s] (I)      GCell row height  : 3420
[04/25 14:34:16    117s] (I)      Actual row height : 3420
[04/25 14:34:16    117s] (I)      GCell align ref   : 12000 12160
[04/25 14:34:16    117s] [NR-eGR] Track table information for default rule: 
[04/25 14:34:16    117s] [NR-eGR] M1 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] M2 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] M3 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] M4 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] M5 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] M6 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] M7 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] M8 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] M9 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] M10 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] M11 has single uniform track structure
[04/25 14:34:16    117s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:16    117s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:16    117s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:16    117s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:16    117s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:16    117s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:16    117s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:16    117s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:16    117s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:16    117s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:16    117s] [NR-eGR] No double-cut via on layer 1
[04/25 14:34:16    117s] [NR-eGR] No double-cut via on layer 2
[04/25 14:34:16    117s] [NR-eGR] No double-cut via on layer 3
[04/25 14:34:16    117s] [NR-eGR] No double-cut via on layer 4
[04/25 14:34:16    117s] [NR-eGR] No double-cut via on layer 5
[04/25 14:34:16    117s] [NR-eGR] No double-cut via on layer 6
[04/25 14:34:16    117s] [NR-eGR] No double-cut via on layer 7
[04/25 14:34:16    117s] [NR-eGR] No double-cut via on layer 8
[04/25 14:34:16    117s] [NR-eGR] No double-cut via on layer 9
[04/25 14:34:16    117s] [NR-eGR] No double-cut via on layer 10
[04/25 14:34:16    117s] (I)      =============== Default via ===============
[04/25 14:34:16    117s] (I)      +----+------------------+-----------------+
[04/25 14:34:16    117s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 14:34:16    117s] (I)      +----+------------------+-----------------+
[04/25 14:34:16    117s] (I)      |  1 |                  |                 |
[04/25 14:34:16    117s] (I)      |  2 |                  |                 |
[04/25 14:34:16    117s] (I)      |  3 |                  |                 |
[04/25 14:34:16    117s] (I)      |  4 |                  |                 |
[04/25 14:34:16    117s] (I)      |  5 |                  |                 |
[04/25 14:34:16    117s] (I)      |  6 |                  |                 |
[04/25 14:34:16    117s] (I)      |  7 |                  |                 |
[04/25 14:34:16    117s] (I)      |  8 |                  |                 |
[04/25 14:34:16    117s] (I)      |  9 |                  |                 |
[04/25 14:34:16    117s] (I)      | 10 |                  |                 |
[04/25 14:34:16    117s] (I)      +----+------------------+-----------------+
[04/25 14:34:16    117s] [NR-eGR] Read 3486 PG shapes
[04/25 14:34:16    117s] [NR-eGR] Read 0 clock shapes
[04/25 14:34:16    117s] [NR-eGR] Read 0 other shapes
[04/25 14:34:16    117s] [NR-eGR] #Routing Blockages  : 0
[04/25 14:34:16    117s] [NR-eGR] #Instance Blockages : 79673
[04/25 14:34:16    117s] [NR-eGR] #PG Blockages       : 3486
[04/25 14:34:16    117s] [NR-eGR] #Halo Blockages     : 0
[04/25 14:34:16    117s] [NR-eGR] #Boundary Blockages : 0
[04/25 14:34:16    117s] [NR-eGR] #Clock Blockages    : 0
[04/25 14:34:16    117s] [NR-eGR] #Other Blockages    : 0
[04/25 14:34:16    117s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 14:34:16    117s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 14:34:16    117s] [NR-eGR] Read 2422 nets ( ignored 0 )
[04/25 14:34:16    117s] (I)      early_global_route_priority property id does not exist.
[04/25 14:34:16    117s] (I)      Read Num Blocks=83159  Num Prerouted Wires=0  Num CS=0
[04/25 14:34:16    117s] (I)      Layer 0 (H) : #blockages 80083 : #preroutes 0
[04/25 14:34:16    117s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:16    117s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:16    117s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:16    117s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:16    117s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:16    117s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:16    117s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:16    117s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:16    117s] (I)      Layer 9 (V) : #blockages 308 : #preroutes 0
[04/25 14:34:16    117s] (I)      Layer 10 (H) : #blockages 144 : #preroutes 0
[04/25 14:34:16    117s] (I)      Number of ignored nets                =      0
[04/25 14:34:16    117s] (I)      Number of connected nets              =      0
[04/25 14:34:16    117s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 14:34:16    117s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 14:34:16    117s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 14:34:16    117s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 14:34:16    117s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 14:34:16    117s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 14:34:16    117s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 14:34:16    117s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 14:34:16    117s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 14:34:16    117s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 14:34:16    117s] (I)      Ndr track 0 does not exist
[04/25 14:34:16    117s] (I)      ---------------------Grid Graph Info--------------------
[04/25 14:34:16    117s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 14:34:16    117s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 14:34:16    117s] (I)      Site width          :   400  (dbu)
[04/25 14:34:16    117s] (I)      Row height          :  3420  (dbu)
[04/25 14:34:16    117s] (I)      GCell row height    :  3420  (dbu)
[04/25 14:34:16    117s] (I)      GCell width         :  3420  (dbu)
[04/25 14:34:16    117s] (I)      GCell height        :  3420  (dbu)
[04/25 14:34:16    117s] (I)      Grid                :    89    88    11
[04/25 14:34:16    117s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 14:34:16    117s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 14:34:16    117s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 14:34:16    117s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 14:34:16    117s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 14:34:16    117s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 14:34:16    117s] (I)      Default pitch size  :   380   400   400   400   400   400   400   400   800  1000  1000
[04/25 14:34:16    117s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 14:34:16    117s] (I)      Num tracks per GCell:  9.00  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 14:34:16    117s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 14:34:16    117s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 14:34:16    117s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 14:34:16    117s] (I)      --------------------------------------------------------
[04/25 14:34:16    117s] 
[04/25 14:34:16    117s] [NR-eGR] ============ Routing rule table ============
[04/25 14:34:16    117s] [NR-eGR] Rule id: 0  Nets: 2422
[04/25 14:34:16    117s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 14:34:16    117s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10    11 
[04/25 14:34:16    117s] (I)                    Pitch  380  400  400  400  400  400  400  400  800  1000  1000 
[04/25 14:34:16    117s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 14:34:16    117s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 14:34:16    117s] [NR-eGR] ========================================
[04/25 14:34:16    117s] [NR-eGR] 
[04/25 14:34:16    117s] (I)      =============== Blocked Tracks ===============
[04/25 14:34:16    117s] (I)      +-------+---------+----------+---------------+
[04/25 14:34:16    117s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 14:34:16    117s] (I)      +-------+---------+----------+---------------+
[04/25 14:34:16    117s] (I)      |     1 |   70577 |    41236 |        58.43% |
[04/25 14:34:16    117s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 14:34:16    117s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 14:34:16    117s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 14:34:16    117s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 14:34:16    117s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 14:34:16    117s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 14:34:16    117s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 14:34:16    117s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 14:34:16    117s] (I)      |    10 |   26840 |     5933 |        22.11% |
[04/25 14:34:16    117s] (I)      |    11 |   26700 |     5864 |        21.96% |
[04/25 14:34:16    117s] (I)      +-------+---------+----------+---------------+
[04/25 14:34:16    117s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2309.19 MB )
[04/25 14:34:16    117s] (I)      Reset routing kernel
[04/25 14:34:16    117s] (I)      Started Global Routing ( Curr Mem: 2309.19 MB )
[04/25 14:34:16    117s] (I)      totalPins=8581  totalGlobalPin=8335 (97.13%)
[04/25 14:34:16    117s] (I)      total 2D Cap : 41752 = (20845 H, 20907 V)
[04/25 14:34:16    117s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [10, 11]
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1a Route ============
[04/25 14:34:16    117s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 6
[04/25 14:34:16    117s] (I)      Usage: 444 = (183 H, 261 V) = (0.88% H, 1.25% V) = (3.129e+02um H, 4.463e+02um V)
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1b Route ============
[04/25 14:34:16    117s] (I)      Usage: 444 = (183 H, 261 V) = (0.88% H, 1.25% V) = (3.129e+02um H, 4.463e+02um V)
[04/25 14:34:16    117s] (I)      Overflow of layer group 1: 0.00% H + 0.26% V. EstWL: 7.592400e+02um
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1c Route ============
[04/25 14:34:16    117s] (I)      Level2 Grid: 18 x 18
[04/25 14:34:16    117s] (I)      Usage: 444 = (183 H, 261 V) = (0.88% H, 1.25% V) = (3.129e+02um H, 4.463e+02um V)
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1d Route ============
[04/25 14:34:16    117s] (I)      Usage: 449 = (186 H, 263 V) = (0.89% H, 1.26% V) = (3.181e+02um H, 4.497e+02um V)
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1e Route ============
[04/25 14:34:16    117s] (I)      Usage: 449 = (186 H, 263 V) = (0.89% H, 1.26% V) = (3.181e+02um H, 4.497e+02um V)
[04/25 14:34:16    117s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.677900e+02um
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1l Route ============
[04/25 14:34:16    117s] (I)      total 2D Cap : 207779 = (120372 H, 87407 V)
[04/25 14:34:16    117s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [7, 11]
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1a Route ============
[04/25 14:34:16    117s] (I)      Usage: 805 = (356 H, 449 V) = (0.30% H, 0.51% V) = (6.088e+02um H, 7.678e+02um V)
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1b Route ============
[04/25 14:34:16    117s] (I)      Usage: 805 = (356 H, 449 V) = (0.30% H, 0.51% V) = (6.088e+02um H, 7.678e+02um V)
[04/25 14:34:16    117s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.376550e+03um
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1c Route ============
[04/25 14:34:16    117s] (I)      Usage: 805 = (356 H, 449 V) = (0.30% H, 0.51% V) = (6.088e+02um H, 7.678e+02um V)
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1d Route ============
[04/25 14:34:16    117s] (I)      Usage: 805 = (356 H, 449 V) = (0.30% H, 0.51% V) = (6.088e+02um H, 7.678e+02um V)
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1e Route ============
[04/25 14:34:16    117s] (I)      Usage: 805 = (356 H, 449 V) = (0.30% H, 0.51% V) = (6.088e+02um H, 7.678e+02um V)
[04/25 14:34:16    117s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.376550e+03um
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1l Route ============
[04/25 14:34:16    117s] (I)      total 2D Cap : 571259 = (283845 H, 287414 V)
[04/25 14:34:16    117s] [NR-eGR] Layer group 3: route 2414 net(s) in layer range [1, 11]
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1a Route ============
[04/25 14:34:16    117s] (I)      Usage: 23518 = (11361 H, 12157 V) = (4.00% H, 4.23% V) = (1.943e+04um H, 2.079e+04um V)
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1b Route ============
[04/25 14:34:16    117s] (I)      Usage: 23518 = (11361 H, 12157 V) = (4.00% H, 4.23% V) = (1.943e+04um H, 2.079e+04um V)
[04/25 14:34:16    117s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.021578e+04um
[04/25 14:34:16    117s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 14:34:16    117s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1c Route ============
[04/25 14:34:16    117s] (I)      Usage: 23518 = (11361 H, 12157 V) = (4.00% H, 4.23% V) = (1.943e+04um H, 2.079e+04um V)
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1d Route ============
[04/25 14:34:16    117s] (I)      Usage: 23518 = (11361 H, 12157 V) = (4.00% H, 4.23% V) = (1.943e+04um H, 2.079e+04um V)
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1e Route ============
[04/25 14:34:16    117s] (I)      Usage: 23518 = (11361 H, 12157 V) = (4.00% H, 4.23% V) = (1.943e+04um H, 2.079e+04um V)
[04/25 14:34:16    117s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.021578e+04um
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] (I)      ============  Phase 1l Route ============
[04/25 14:34:16    117s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 14:34:16    117s] (I)      Layer  1:      30233        83        45       26370       43326    (37.84%) 
[04/25 14:34:16    117s] (I)      Layer  2:      65950     11354         0           0       66203    ( 0.00%) 
[04/25 14:34:16    117s] (I)      Layer  3:      65738      9400         0           0       66211    ( 0.00%) 
[04/25 14:34:16    117s] (I)      Layer  4:      65935      2180         0           0       66203    ( 0.00%) 
[04/25 14:34:16    117s] (I)      Layer  5:      65738       742         0           0       66211    ( 0.00%) 
[04/25 14:34:16    117s] (I)      Layer  6:      65935       253         0           0       66203    ( 0.00%) 
[04/25 14:34:16    117s] (I)      Layer  7:      65738       242         0           0       66211    ( 0.00%) 
[04/25 14:34:16    117s] (I)      Layer  8:      65935       269         0           0       66203    ( 0.00%) 
[04/25 14:34:16    117s] (I)      Layer  9:      32839        78         0           0       33106    ( 0.00%) 
[04/25 14:34:16    117s] (I)      Layer 10:      20608       277        14        3482       23000    (13.15%) 
[04/25 14:34:16    117s] (I)      Layer 11:      20572       179         0        3256       23229    (12.29%) 
[04/25 14:34:16    117s] (I)      Total:        565221     25057        59       33106      586099    ( 5.35%) 
[04/25 14:34:16    117s] (I)      
[04/25 14:34:16    117s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 14:34:16    117s] [NR-eGR]                        OverCon            
[04/25 14:34:16    117s] [NR-eGR]                         #Gcell     %Gcell
[04/25 14:34:16    117s] [NR-eGR]        Layer             (1-2)    OverCon
[04/25 14:34:16    117s] [NR-eGR] ----------------------------------------------
[04/25 14:34:16    117s] [NR-eGR]      M1 ( 1)        45( 0.93%)   ( 0.93%) 
[04/25 14:34:16    117s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:16    117s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:16    117s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:16    117s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:16    117s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:16    117s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:16    117s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:16    117s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:16    117s] [NR-eGR]     M10 (10)        14( 0.21%)   ( 0.21%) 
[04/25 14:34:16    117s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:16    117s] [NR-eGR] ----------------------------------------------
[04/25 14:34:16    117s] [NR-eGR]        Total        59( 0.07%)   ( 0.07%) 
[04/25 14:34:16    117s] [NR-eGR] 
[04/25 14:34:16    117s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2317.19 MB )
[04/25 14:34:16    117s] (I)      total 2D Cap : 572079 = (284337 H, 287742 V)
[04/25 14:34:16    117s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 14:34:16    117s] (I)      ============= Track Assignment ============
[04/25 14:34:16    117s] (I)      Started Track Assignment (1T) ( Curr Mem: 2317.19 MB )
[04/25 14:34:16    117s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 14:34:16    117s] (I)      Run Multi-thread track assignment
[04/25 14:34:16    117s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2317.19 MB )
[04/25 14:34:16    117s] (I)      Started Export ( Curr Mem: 2317.19 MB )
[04/25 14:34:16    117s] [NR-eGR]              Length (um)   Vias 
[04/25 14:34:16    117s] [NR-eGR] --------------------------------
[04/25 14:34:16    117s] [NR-eGR]  M1   (1H)          3231   8809 
[04/25 14:34:16    117s] [NR-eGR]  M2   (2V)         16987   5830 
[04/25 14:34:16    117s] [NR-eGR]  M3   (3H)         15509    799 
[04/25 14:34:16    117s] [NR-eGR]  M4   (4V)          3487    348 
[04/25 14:34:16    117s] [NR-eGR]  M5   (5H)          1135    196 
[04/25 14:34:16    117s] [NR-eGR]  M6   (6V)           246    162 
[04/25 14:34:16    117s] [NR-eGR]  M7   (7H)           295    191 
[04/25 14:34:16    117s] [NR-eGR]  M8   (8V)           327    108 
[04/25 14:34:16    117s] [NR-eGR]  M9   (9H)            37    105 
[04/25 14:34:16    117s] [NR-eGR]  M10  (10V)          468    151 
[04/25 14:34:16    117s] [NR-eGR]  M11  (11H)          301      0 
[04/25 14:34:16    117s] [NR-eGR] --------------------------------
[04/25 14:34:16    117s] [NR-eGR]       Total        42023  16699 
[04/25 14:34:16    117s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:34:16    117s] [NR-eGR] Total half perimeter of net bounding box: 33188um
[04/25 14:34:16    117s] [NR-eGR] Total length: 42023um, number of vias: 16699
[04/25 14:34:16    117s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:34:16    117s] [NR-eGR] Total eGR-routed clock nets wire length: 249um, number of vias: 73
[04/25 14:34:16    117s] [NR-eGR] --------------------------------------------------------------------------
[04/25 14:34:16    117s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2299.67 MB )
[04/25 14:34:16    117s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2289.67 MB )
[04/25 14:34:16    117s] (I)      ========================================= Runtime Summary =========================================
[04/25 14:34:16    117s] (I)       Step                                              %        Start       Finish      Real       CPU 
[04/25 14:34:16    117s] (I)      ---------------------------------------------------------------------------------------------------
[04/25 14:34:16    117s] (I)       Early Global Route kernel                   100.00%  1121.08 sec  1121.18 sec  0.10 sec  0.10 sec 
[04/25 14:34:16    117s] (I)       +-Import and model                           23.51%  1121.09 sec  1121.11 sec  0.02 sec  0.02 sec 
[04/25 14:34:16    117s] (I)       | +-Create place DB                           3.82%  1121.09 sec  1121.09 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Import place data                       3.79%  1121.09 sec  1121.09 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Read instances and placement          1.98%  1121.09 sec  1121.09 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Read nets                             1.76%  1121.09 sec  1121.09 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Create route DB                          18.12%  1121.09 sec  1121.11 sec  0.02 sec  0.02 sec 
[04/25 14:34:16    117s] (I)       | | +-Import route data (1T)                 17.98%  1121.09 sec  1121.11 sec  0.02 sec  0.02 sec 
[04/25 14:34:16    117s] (I)       | | | +-Read blockages ( Layer 1-11 )        11.52%  1121.09 sec  1121.10 sec  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Read routing blockages              0.00%  1121.09 sec  1121.09 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Read instance blockages            11.12%  1121.09 sec  1121.10 sec  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Read PG blockages                   0.18%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Read clock blockages                0.01%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Read other blockages                0.01%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Read halo blockages                 0.04%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Read boundary cut boxes             0.00%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Read blackboxes                       0.00%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Read prerouted                        0.58%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Read unlegalized nets                 0.10%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Read nets                             0.43%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Set up via pillars                    0.01%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Initialize 3D grid graph              0.13%  1121.10 sec  1121.10 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Model blockage capacity               3.93%  1121.10 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Initialize 3D capacity              3.71%  1121.10 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Read aux data                             0.00%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Others data preparation                   0.07%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Create route kernel                       1.18%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       +-Global Routing                             19.29%  1121.11 sec  1121.13 sec  0.02 sec  0.02 sec 
[04/25 14:34:16    117s] (I)       | +-Initialization                            0.24%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Net group 1                               2.27%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Generate topology                       0.05%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1a                                0.31%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Pattern routing (1T)                  0.21%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.05%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1b                                0.23%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Monotonic routing (1T)                0.19%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1c                                0.14%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Two level Routing                     0.12%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Two Level Routing (Regular)         0.02%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1d                                0.88%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Detoured routing (1T)                 0.85%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1e                                0.07%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Route legalization                    0.02%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | | +-Legalize Blockage Violations        0.00%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1l                                0.27%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Layer assignment (1T)                 0.25%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Net group 2                               0.92%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Generate topology                       0.03%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1a                                0.23%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Pattern routing (1T)                  0.20%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1b                                0.02%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1c                                0.00%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1d                                0.00%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1e                                0.05%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Route legalization                    0.00%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1l                                0.24%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Layer assignment (1T)                 0.22%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Net group 3                              14.47%  1121.11 sec  1121.13 sec  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)       | | +-Generate topology                       1.30%  1121.11 sec  1121.11 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1a                                2.47%  1121.11 sec  1121.12 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Pattern routing (1T)                  2.11%  1121.11 sec  1121.12 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Add via demand to 2D                  0.27%  1121.12 sec  1121.12 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1b                                0.03%  1121.12 sec  1121.12 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1c                                0.01%  1121.12 sec  1121.12 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1d                                0.00%  1121.12 sec  1121.12 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1e                                0.05%  1121.12 sec  1121.12 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | | +-Route legalization                    0.00%  1121.12 sec  1121.12 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Phase 1l                                9.99%  1121.12 sec  1121.13 sec  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)       | | | +-Layer assignment (1T)                 9.70%  1121.12 sec  1121.13 sec  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)       | +-Clean cong LA                             0.00%  1121.13 sec  1121.13 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       +-Export 3D cong map                          0.78%  1121.13 sec  1121.13 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Export 2D cong map                        0.07%  1121.13 sec  1121.13 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       +-Extract Global 3D Wires                     0.30%  1121.13 sec  1121.13 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       +-Track Assignment (1T)                      14.05%  1121.13 sec  1121.15 sec  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)       | +-Initialization                            0.05%  1121.13 sec  1121.13 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Track Assignment Kernel                  13.82%  1121.13 sec  1121.14 sec  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)       | +-Free Memory                               0.00%  1121.15 sec  1121.15 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       +-Export                                     38.03%  1121.15 sec  1121.18 sec  0.04 sec  0.04 sec 
[04/25 14:34:16    117s] (I)       | +-Export DB wires                           4.39%  1121.15 sec  1121.15 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Export all nets                         3.41%  1121.15 sec  1121.15 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | | +-Set wire vias                           0.76%  1121.15 sec  1121.15 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Report wirelength                         1.78%  1121.15 sec  1121.15 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Update net boxes                          1.78%  1121.15 sec  1121.15 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)       | +-Update timing                            29.96%  1121.15 sec  1121.18 sec  0.03 sec  0.03 sec 
[04/25 14:34:16    117s] (I)       +-Postprocess design                          1.16%  1121.18 sec  1121.18 sec  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)      ======================= Summary by functions ========================
[04/25 14:34:16    117s] (I)       Lv  Step                                      %      Real       CPU 
[04/25 14:34:16    117s] (I)      ---------------------------------------------------------------------
[04/25 14:34:16    117s] (I)        0  Early Global Route kernel           100.00%  0.10 sec  0.10 sec 
[04/25 14:34:16    117s] (I)        1  Export                               38.03%  0.04 sec  0.04 sec 
[04/25 14:34:16    117s] (I)        1  Import and model                     23.51%  0.02 sec  0.02 sec 
[04/25 14:34:16    117s] (I)        1  Global Routing                       19.29%  0.02 sec  0.02 sec 
[04/25 14:34:16    117s] (I)        1  Track Assignment (1T)                14.05%  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)        1  Postprocess design                    1.16%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        1  Export 3D cong map                    0.78%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        1  Extract Global 3D Wires               0.30%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Update timing                        29.96%  0.03 sec  0.03 sec 
[04/25 14:34:16    117s] (I)        2  Create route DB                      18.12%  0.02 sec  0.02 sec 
[04/25 14:34:16    117s] (I)        2  Net group 3                          14.47%  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)        2  Track Assignment Kernel              13.82%  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)        2  Export DB wires                       4.39%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Create place DB                       3.82%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Net group 1                           2.27%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Update net boxes                      1.78%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Report wirelength                     1.78%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Create route kernel                   1.18%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Net group 2                           0.92%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Initialization                        0.29%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Export 2D cong map                    0.07%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Others data preparation               0.07%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        3  Import route data (1T)               17.98%  0.02 sec  0.02 sec 
[04/25 14:34:16    117s] (I)        3  Phase 1l                             10.50%  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)        3  Import place data                     3.79%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        3  Export all nets                       3.41%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        3  Phase 1a                              3.01%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        3  Generate topology                     1.38%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        3  Phase 1d                              0.89%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        3  Set wire vias                         0.76%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        3  Phase 1b                              0.28%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        3  Phase 1e                              0.16%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        3  Phase 1c                              0.16%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Read blockages ( Layer 1-11 )        11.52%  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)        4  Layer assignment (1T)                10.17%  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)        4  Model blockage capacity               3.93%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Pattern routing (1T)                  2.53%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Read nets                             2.19%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Read instances and placement          1.98%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Detoured routing (1T)                 0.85%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Read prerouted                        0.58%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Add via demand to 2D                  0.27%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Monotonic routing (1T)                0.19%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Initialize 3D grid graph              0.13%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Two level Routing                     0.12%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Read unlegalized nets                 0.10%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Pattern Routing Avoiding Blockages    0.05%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Route legalization                    0.03%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        5  Read instance blockages              11.12%  0.01 sec  0.01 sec 
[04/25 14:34:16    117s] (I)        5  Initialize 3D capacity                3.71%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        5  Read PG blockages                     0.18%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        5  Two Level Routing (Strong)            0.03%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        5  Two Level Routing (Regular)           0.02%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        5  Legalize Blockage Violations          0.00%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/25 14:34:16    117s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 14:34:16    117s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 14:34:16    117s] Extraction called for design 'calculator_fsm' of instances=5845 and nets=2461 using extraction engine 'preRoute' .
[04/25 14:34:16    117s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 14:34:16    117s] Type 'man IMPEXT-3530' for more detail.
[04/25 14:34:16    117s] PreRoute RC Extraction called for design calculator_fsm.
[04/25 14:34:16    117s] RC Extraction called in multi-corner(1) mode.
[04/25 14:34:16    117s] RCMode: PreRoute
[04/25 14:34:16    117s]       RC Corner Indexes            0   
[04/25 14:34:16    117s] Capacitance Scaling Factor   : 1.00000 
[04/25 14:34:16    117s] Resistance Scaling Factor    : 1.00000 
[04/25 14:34:16    117s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 14:34:16    117s] Clock Res. Scaling Factor    : 1.00000 
[04/25 14:34:16    117s] Shrink Factor                : 0.90000
[04/25 14:34:16    117s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 14:34:16    117s] Using capacitance table file ...
[04/25 14:34:16    117s] 
[04/25 14:34:16    117s] Trim Metal Layers:
[04/25 14:34:16    117s] LayerId::1 widthSet size::4
[04/25 14:34:16    117s] LayerId::2 widthSet size::4
[04/25 14:34:16    117s] LayerId::3 widthSet size::4
[04/25 14:34:16    117s] LayerId::4 widthSet size::4
[04/25 14:34:16    117s] LayerId::5 widthSet size::4
[04/25 14:34:16    117s] LayerId::6 widthSet size::4
[04/25 14:34:16    117s] LayerId::7 widthSet size::5
[04/25 14:34:16    117s] LayerId::8 widthSet size::5
[04/25 14:34:16    117s] LayerId::9 widthSet size::5
[04/25 14:34:16    117s] LayerId::10 widthSet size::4
[04/25 14:34:16    117s] LayerId::11 widthSet size::3
[04/25 14:34:16    117s] Updating RC grid for preRoute extraction ...
[04/25 14:34:16    117s] eee: pegSigSF::1.070000
[04/25 14:34:16    117s] Initializing multi-corner capacitance tables ... 
[04/25 14:34:16    117s] Initializing multi-corner resistance tables ...
[04/25 14:34:16    117s] Creating RPSQ from WeeR and WRes ...
[04/25 14:34:16    117s] eee: l::1 avDens::0.124827 usedTrk::909.988625 availTrk::7290.000000 sigTrk::909.988625
[04/25 14:34:16    117s] eee: l::2 avDens::0.184647 usedTrk::994.602810 availTrk::5386.500000 sigTrk::994.602810
[04/25 14:34:16    117s] eee: l::3 avDens::0.173968 usedTrk::907.327576 availTrk::5215.500000 sigTrk::907.327576
[04/25 14:34:16    117s] eee: l::4 avDens::0.047851 usedTrk::204.561197 availTrk::4275.000000 sigTrk::204.561197
[04/25 14:34:16    117s] eee: l::5 avDens::0.025902 usedTrk::66.438275 availTrk::2565.000000 sigTrk::66.438275
[04/25 14:34:16    117s] eee: l::6 avDens::0.006244 usedTrk::14.414327 availTrk::2308.500000 sigTrk::14.414327
[04/25 14:34:16    117s] eee: l::7 avDens::0.008398 usedTrk::17.233041 availTrk::2052.000000 sigTrk::17.233041
[04/25 14:34:16    117s] eee: l::8 avDens::0.008606 usedTrk::19.132164 availTrk::2223.000000 sigTrk::19.132164
[04/25 14:34:16    117s] eee: l::9 avDens::0.002282 usedTrk::2.146199 availTrk::940.500000 sigTrk::2.146199
[04/25 14:34:16    117s] eee: l::10 avDens::0.075203 usedTrk::174.891785 availTrk::2325.600000 sigTrk::174.891785
[04/25 14:34:16    117s] eee: l::11 avDens::0.074842 usedTrk::171.493538 availTrk::2291.400000 sigTrk::171.493538
[04/25 14:34:16    117s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:34:16    117s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.965612 uaWlH=0.115771 aWlH=0.034037 lMod=0 pMax=0.809400 pMod=83 wcR=0.759000 newSi=0.002100 wHLS=1.964767 siPrev=0 viaL=0.000000
[04/25 14:34:16    117s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2287.672M)
[04/25 14:34:16    117s] Compute RC Scale Done ...
[04/25 14:34:16    117s] OPERPROF: Starting HotSpotCal at level 1, MEM:2306.8M, EPOCH TIME: 1745571856.766988
[04/25 14:34:16    117s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:16    117s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 14:34:16    117s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:16    117s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 14:34:16    117s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:16    117s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 14:34:16    117s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 14:34:16    117s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2306.8M, EPOCH TIME: 1745571856.767450
[04/25 14:34:16    117s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[04/25 14:34:16    117s] Begin: GigaOpt Route Type Constraints Refinement
[04/25 14:34:16    117s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:57.4/0:23:12.6 (0.1), mem = 2306.8M
[04/25 14:34:16    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.8
[04/25 14:34:16    117s] ### Creating RouteCongInterface, started
[04/25 14:34:16    117s] 
[04/25 14:34:16    117s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/25 14:34:16    117s] 
[04/25 14:34:16    117s] #optDebug: {0, 1.000}
[04/25 14:34:16    117s] ### Creating RouteCongInterface, finished
[04/25 14:34:16    117s] Updated routing constraints on 0 nets.
[04/25 14:34:16    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.8
[04/25 14:34:16    117s] Bottom Preferred Layer:
[04/25 14:34:16    117s] +-------------+------------+----------+
[04/25 14:34:16    117s] |    Layer    |   OPT_LA   |   Rule   |
[04/25 14:34:16    117s] +-------------+------------+----------+
[04/25 14:34:16    117s] | M7 (z=7)    |          6 | default  |
[04/25 14:34:16    117s] | M10 (z=10)  |          2 | default  |
[04/25 14:34:16    117s] +-------------+------------+----------+
[04/25 14:34:16    117s] Via Pillar Rule:
[04/25 14:34:16    117s]     None
[04/25 14:34:16    117s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:57.4/0:23:12.6 (0.1), mem = 2306.8M
[04/25 14:34:16    117s] 
[04/25 14:34:16    117s] =============================================================================================
[04/25 14:34:16    117s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.15-s110_1
[04/25 14:34:16    117s] =============================================================================================
[04/25 14:34:16    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:16    117s] ---------------------------------------------------------------------------------------------
[04/25 14:34:16    117s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  68.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:16    117s] [ MISC                   ]          0:00:00.0  (  31.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:16    117s] ---------------------------------------------------------------------------------------------
[04/25 14:34:16    117s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:16    117s] ---------------------------------------------------------------------------------------------
[04/25 14:34:16    117s] 
[04/25 14:34:16    117s] End: GigaOpt Route Type Constraints Refinement
[04/25 14:34:16    117s] skip EGR on cluster skew clock nets.
[04/25 14:34:16    117s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:34:16    117s] #################################################################################
[04/25 14:34:16    117s] # Design Stage: PreRoute
[04/25 14:34:16    117s] # Design Name: calculator_fsm
[04/25 14:34:16    117s] # Design Mode: 90nm
[04/25 14:34:16    117s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:34:16    117s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:34:16    117s] # Signoff Settings: SI Off 
[04/25 14:34:16    117s] #################################################################################
[04/25 14:34:16    117s] Calculate delays in BcWc mode...
[04/25 14:34:16    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 2316.3M, InitMEM = 2316.3M)
[04/25 14:34:16    117s] Start delay calculation (fullDC) (1 T). (MEM=2316.27)
[04/25 14:34:16    117s] End AAE Lib Interpolated Model. (MEM=2316.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:16    117s] Total number of fetched objects 2424
[04/25 14:34:16    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:16    117s] End delay calculation. (MEM=2346.42 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:17    117s] End delay calculation (fullDC). (MEM=2346.42 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:17    117s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2346.4M) ***
[04/25 14:34:17    117s] Begin: GigaOpt postEco DRV Optimization
[04/25 14:34:17    117s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[04/25 14:34:17    117s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:57.7/0:23:12.9 (0.1), mem = 2354.4M
[04/25 14:34:17    117s] Info: 1 clock net  excluded from IPO operation.
[04/25 14:34:17    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.9
[04/25 14:34:17    117s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 14:34:17    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:58 mem=2354.4M
[04/25 14:34:17    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:2354.4M, EPOCH TIME: 1745571857.081551
[04/25 14:34:17    117s] Processing tracks to init pin-track alignment.
[04/25 14:34:17    117s] z: 2, totalTracks: 1
[04/25 14:34:17    117s] z: 4, totalTracks: 1
[04/25 14:34:17    117s] z: 6, totalTracks: 1
[04/25 14:34:17    117s] z: 8, totalTracks: 1
[04/25 14:34:17    117s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:34:17    117s] All LLGs are deleted
[04/25 14:34:17    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    117s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2354.4M, EPOCH TIME: 1745571857.083715
[04/25 14:34:17    117s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2354.4M, EPOCH TIME: 1745571857.083859
[04/25 14:34:17    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2354.4M, EPOCH TIME: 1745571857.084310
[04/25 14:34:17    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    117s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2354.4M, EPOCH TIME: 1745571857.084975
[04/25 14:34:17    117s] Max number of tech site patterns supported in site array is 256.
[04/25 14:34:17    117s] Core basic site is CoreSite
[04/25 14:34:17    117s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:34:17    117s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2354.4M, EPOCH TIME: 1745571857.093962
[04/25 14:34:17    117s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:34:17    117s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:34:17    117s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2354.4M, EPOCH TIME: 1745571857.094329
[04/25 14:34:17    117s] Fast DP-INIT is on for default
[04/25 14:34:17    117s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:34:17    117s] Atter site array init, number of instance map data is 0.
[04/25 14:34:17    117s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2354.4M, EPOCH TIME: 1745571857.095223
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:34:17    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.012, MEM:2354.4M, EPOCH TIME: 1745571857.095826
[04/25 14:34:17    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2354.4M, EPOCH TIME: 1745571857.095840
[04/25 14:34:17    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2354.4M, EPOCH TIME: 1745571857.095850
[04/25 14:34:17    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2354.4MB).
[04/25 14:34:17    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2354.4M, EPOCH TIME: 1745571857.096131
[04/25 14:34:17    117s] TotalInstCnt at PhyDesignMc Initialization: 2291
[04/25 14:34:17    117s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:58 mem=2354.4M
[04/25 14:34:17    117s] ### Creating RouteCongInterface, started
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s] #optDebug: {0, 1.000}
[04/25 14:34:17    117s] ### Creating RouteCongInterface, finished
[04/25 14:34:17    117s] {MG  {7 0 2.2 0.0991245}  {10 0 8.2 0.361015} }
[04/25 14:34:17    117s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=2354.4M
[04/25 14:34:17    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=2354.4M
[04/25 14:34:17    117s] [GPS-DRV] Optimizer parameters ============================= 
[04/25 14:34:17    117s] [GPS-DRV] maxDensity (design): 0.95
[04/25 14:34:17    117s] [GPS-DRV] maxLocalDensity: 0.98
[04/25 14:34:17    117s] [GPS-DRV] All active and enabled setup views
[04/25 14:34:17    117s] [GPS-DRV]     WORST
[04/25 14:34:17    117s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 14:34:17    117s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/25 14:34:17    117s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/25 14:34:17    117s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/25 14:34:17    117s] [GPS-DRV] timing-driven DRV settings
[04/25 14:34:17    117s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/25 14:34:17    117s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2388.8M, EPOCH TIME: 1745571857.142544
[04/25 14:34:17    117s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2388.8M, EPOCH TIME: 1745571857.142611
[04/25 14:34:17    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 14:34:17    117s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/25 14:34:17    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 14:34:17    117s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/25 14:34:17    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 14:34:17    117s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 14:34:17    117s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -0.07|       0|       0|       0| 73.28%|          |         |
[04/25 14:34:17    117s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/25 14:34:17    117s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -0.07|       0|       0|       0| 73.28%| 0:00:00.0|  2404.8M|
[04/25 14:34:17    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/25 14:34:17    117s] Bottom Preferred Layer:
[04/25 14:34:17    117s] +-------------+------------+----------+
[04/25 14:34:17    117s] |    Layer    |   OPT_LA   |   Rule   |
[04/25 14:34:17    117s] +-------------+------------+----------+
[04/25 14:34:17    117s] | M7 (z=7)    |          6 | default  |
[04/25 14:34:17    117s] | M10 (z=10)  |          2 | default  |
[04/25 14:34:17    117s] +-------------+------------+----------+
[04/25 14:34:17    117s] Via Pillar Rule:
[04/25 14:34:17    117s]     None
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2404.8M) ***
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s] Total-nets :: 2422, Stn-nets :: 0, ratio :: 0 %, Total-len 42022.6, Stn-len 0
[04/25 14:34:17    117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2385.7M, EPOCH TIME: 1745571857.170416
[04/25 14:34:17    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5845).
[04/25 14:34:17    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2338.7M, EPOCH TIME: 1745571857.173672
[04/25 14:34:17    117s] TotalInstCnt at PhyDesignMc Destruction: 2291
[04/25 14:34:17    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.9
[04/25 14:34:17    117s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:57.8/0:23:13.0 (0.1), mem = 2338.7M
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s] =============================================================================================
[04/25 14:34:17    117s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.15-s110_1
[04/25 14:34:17    117s] =============================================================================================
[04/25 14:34:17    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:17    117s] ---------------------------------------------------------------------------------------------
[04/25 14:34:17    117s] [ SlackTraversorInit     ]      1   0:00:00.0  (  16.9 % )     0:00:00.0 /  0:00:00.0    0.6
[04/25 14:34:17    117s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    117s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  28.1 % )     0:00:00.0 /  0:00:00.0    1.1
[04/25 14:34:17    117s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    117s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    117s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    117s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    117s] [ DrvFindVioNets         ]      2   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    117s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    117s] [ MISC                   ]          0:00:00.0  (  40.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/25 14:34:17    117s] ---------------------------------------------------------------------------------------------
[04/25 14:34:17    117s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:34:17    117s] ---------------------------------------------------------------------------------------------
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s] End: GigaOpt postEco DRV Optimization
[04/25 14:34:17    117s] GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.004 (bump = 0.003)
[04/25 14:34:17    117s] GigaOpt: Skipping nonLegal postEco optimization
[04/25 14:34:17    117s] Design TNS changes after trial route: -0.007 -> -0.068
[04/25 14:34:17    117s] Begin: GigaOpt TNS non-legal recovery
[04/25 14:34:17    117s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[04/25 14:34:17    117s] Info: 1 clock net  excluded from IPO operation.
[04/25 14:34:17    117s] *** TnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:57.8/0:23:13.0 (0.1), mem = 2338.7M
[04/25 14:34:17    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.10
[04/25 14:34:17    117s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 14:34:17    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:58 mem=2338.7M
[04/25 14:34:17    117s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 14:34:17    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:2338.7M, EPOCH TIME: 1745571857.190219
[04/25 14:34:17    117s] Processing tracks to init pin-track alignment.
[04/25 14:34:17    117s] z: 2, totalTracks: 1
[04/25 14:34:17    117s] z: 4, totalTracks: 1
[04/25 14:34:17    117s] z: 6, totalTracks: 1
[04/25 14:34:17    117s] z: 8, totalTracks: 1
[04/25 14:34:17    117s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:34:17    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2338.7M, EPOCH TIME: 1745571857.192913
[04/25 14:34:17    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    117s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:34:17    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2338.7M, EPOCH TIME: 1745571857.203524
[04/25 14:34:17    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2338.7M, EPOCH TIME: 1745571857.203548
[04/25 14:34:17    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2338.7M, EPOCH TIME: 1745571857.203560
[04/25 14:34:17    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2338.7MB).
[04/25 14:34:17    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2338.7M, EPOCH TIME: 1745571857.203838
[04/25 14:34:17    117s] TotalInstCnt at PhyDesignMc Initialization: 2291
[04/25 14:34:17    117s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:58 mem=2338.7M
[04/25 14:34:17    117s] ### Creating RouteCongInterface, started
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/25 14:34:17    117s] 
[04/25 14:34:17    117s] #optDebug: {0, 1.000}
[04/25 14:34:17    117s] ### Creating RouteCongInterface, finished
[04/25 14:34:17    117s] {MG  {7 0 2.2 0.0991245}  {10 0 8.2 0.361015} }
[04/25 14:34:17    117s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=2338.7M
[04/25 14:34:17    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=2338.7M
[04/25 14:34:17    117s] *info: 1 clock net excluded
[04/25 14:34:17    117s] *info: 2 no-driver nets excluded.
[04/25 14:34:17    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.45015.3
[04/25 14:34:17    117s] PathGroup :  reg2reg  TargetSlack : 0 
[04/25 14:34:17    117s] ** GigaOpt Optimizer WNS Slack -0.039 TNS Slack -0.068 Density 73.28
[04/25 14:34:17    117s] Optimizer TNS Opt
[04/25 14:34:17    117s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.039|-0.068|
|reg2reg   | 9.578| 0.000|
|HEPG      | 9.578| 0.000|
|All Paths |-0.039|-0.068|
+----------+------+------+

[04/25 14:34:17    117s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2397.9M, EPOCH TIME: 1745571857.267204
[04/25 14:34:17    117s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2397.9M, EPOCH TIME: 1745571857.267253
[04/25 14:34:17    117s] Active Path Group: default 
[04/25 14:34:17    117s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:34:17    117s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point      |
[04/25 14:34:17    117s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:34:17    117s] |  -0.039|   -0.039|  -0.068|   -0.068|   73.28%|   0:00:00.0| 2397.9M|     WORST|  default| result_reg[0]25/D  |
[04/25 14:34:17    118s] |   0.000|    0.004|   0.000|    0.000|   73.30%|   0:00:00.0| 2434.0M|     WORST|       NA| NA                 |
[04/25 14:34:17    118s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------+
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2434.0M) ***
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2434.0M) ***
[04/25 14:34:17    118s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.004|0.000|
|reg2reg   |9.578|0.000|
|HEPG      |9.578|0.000|
|All Paths |0.004|0.000|
+----------+-----+-----+

[04/25 14:34:17    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.45015.6
[04/25 14:34:17    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2434.0M, EPOCH TIME: 1745571857.431308
[04/25 14:34:17    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5848).
[04/25 14:34:17    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2434.0M, EPOCH TIME: 1745571857.435189
[04/25 14:34:17    118s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2434.0M, EPOCH TIME: 1745571857.435253
[04/25 14:34:17    118s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2434.0M, EPOCH TIME: 1745571857.435270
[04/25 14:34:17    118s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2434.0M, EPOCH TIME: 1745571857.437941
[04/25 14:34:17    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:17    118s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2434.0M, EPOCH TIME: 1745571857.448622
[04/25 14:34:17    118s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2434.0M, EPOCH TIME: 1745571857.448651
[04/25 14:34:17    118s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2434.0M, EPOCH TIME: 1745571857.448664
[04/25 14:34:17    118s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2434.0M, EPOCH TIME: 1745571857.448949
[04/25 14:34:17    118s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2434.0M, EPOCH TIME: 1745571857.448960
[04/25 14:34:17    118s] TDRefine: refinePlace mode is spiral
[04/25 14:34:17    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45015.10
[04/25 14:34:17    118s] OPERPROF: Starting RefinePlace at level 1, MEM:2434.0M, EPOCH TIME: 1745571857.448982
[04/25 14:34:17    118s] *** Starting refinePlace (0:01:58 mem=2434.0M) ***
[04/25 14:34:17    118s] Total net bbox length = 3.320e+04 (1.602e+04 1.718e+04) (ext = 1.178e+03)
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:17    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:34:17    118s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/25 14:34:17    118s] Type 'man IMPSP-5140' for more detail.
[04/25 14:34:17    118s] **WARN: (IMPSP-315):	Found 3673 instances insts with no PG Term connections.
[04/25 14:34:17    118s] Type 'man IMPSP-315' for more detail.
[04/25 14:34:17    118s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:17    118s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] Starting Small incrNP...
[04/25 14:34:17    118s] User Input Parameters:
[04/25 14:34:17    118s] - Congestion Driven    : Off
[04/25 14:34:17    118s] - Timing Driven        : Off
[04/25 14:34:17    118s] - Area-Violation Based : Off
[04/25 14:34:17    118s] - Start Rollback Level : -5
[04/25 14:34:17    118s] - Legalized            : On
[04/25 14:34:17    118s] - Window Based         : Off
[04/25 14:34:17    118s] - eDen incr mode       : Off
[04/25 14:34:17    118s] - Small incr mode      : On
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2434.0M, EPOCH TIME: 1745571857.452393
[04/25 14:34:17    118s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2434.0M, EPOCH TIME: 1745571857.452751
[04/25 14:34:17    118s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2434.0M, EPOCH TIME: 1745571857.453229
[04/25 14:34:17    118s] default core: bins with density > 0.750 = 41.98 % ( 34 / 81 )
[04/25 14:34:17    118s] Density distribution unevenness ratio = 8.130%
[04/25 14:34:17    118s] Density distribution unevenness ratio (U70) = 8.130%
[04/25 14:34:17    118s] Density distribution unevenness ratio (U80) = 4.057%
[04/25 14:34:17    118s] Density distribution unevenness ratio (U90) = 0.330%
[04/25 14:34:17    118s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2434.0M, EPOCH TIME: 1745571857.453257
[04/25 14:34:17    118s] cost 1.000000, thresh 1.000000
[04/25 14:34:17    118s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2434.0M)
[04/25 14:34:17    118s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:34:17    118s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2434.0M, EPOCH TIME: 1745571857.453348
[04/25 14:34:17    118s] Starting refinePlace ...
[04/25 14:34:17    118s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:17    118s] One DDP V2 for no tweak run.
[04/25 14:34:17    118s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:17    118s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2434.0M, EPOCH TIME: 1745571857.459612
[04/25 14:34:17    118s] DDP initSite1 nrRow 81 nrJob 81
[04/25 14:34:17    118s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2434.0M, EPOCH TIME: 1745571857.459639
[04/25 14:34:17    118s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2434.0M, EPOCH TIME: 1745571857.459670
[04/25 14:34:17    118s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2434.0M, EPOCH TIME: 1745571857.459679
[04/25 14:34:17    118s] DDP markSite nrRow 81 nrJob 81
[04/25 14:34:17    118s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2434.0M, EPOCH TIME: 1745571857.459750
[04/25 14:34:17    118s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2434.0M, EPOCH TIME: 1745571857.459759
[04/25 14:34:17    118s]   Spread Effort: high, pre-route mode, useDDP on.
[04/25 14:34:17    118s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2434.0MB) @(0:01:58 - 0:01:58).
[04/25 14:34:17    118s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 14:34:17    118s] wireLenOptFixPriorityInst 0 inst fixed
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 14:34:17    118s] Move report: legalization moves 5 insts, mean move: 0.94 um, max move: 1.71 um spiral
[04/25 14:34:17    118s] 	Max move on inst (FE_RC_87_0): (98.60, 19.76) --> (98.60, 21.47)
[04/25 14:34:17    118s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:34:17    118s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 14:34:17    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2437.1MB) @(0:01:58 - 0:01:58).
[04/25 14:34:17    118s] Move report: Detail placement moves 5 insts, mean move: 0.94 um, max move: 1.71 um 
[04/25 14:34:17    118s] 	Max move on inst (FE_RC_87_0): (98.60, 19.76) --> (98.60, 21.47)
[04/25 14:34:17    118s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2437.1MB
[04/25 14:34:17    118s] Statistics of distance of Instance movement in refine placement:
[04/25 14:34:17    118s]   maximum (X+Y) =         1.71 um
[04/25 14:34:17    118s]   inst (FE_RC_87_0) with max move: (98.6, 19.76) -> (98.6, 21.47)
[04/25 14:34:17    118s]   mean    (X+Y) =         0.98 um
[04/25 14:34:17    118s] Summary Report:
[04/25 14:34:17    118s] Instances move: 4 (out of 2294 movable)
[04/25 14:34:17    118s] Instances flipped: 0
[04/25 14:34:17    118s] Mean displacement: 0.98 um
[04/25 14:34:17    118s] Max displacement: 1.71 um (Instance: FE_RC_87_0) (98.6, 19.76) -> (98.6, 21.47)
[04/25 14:34:17    118s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[04/25 14:34:17    118s] Total instances moved : 4
[04/25 14:34:17    118s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.046, REAL:0.045, MEM:2437.1M, EPOCH TIME: 1745571857.498736
[04/25 14:34:17    118s] Total net bbox length = 3.320e+04 (1.602e+04 1.718e+04) (ext = 1.178e+03)
[04/25 14:34:17    118s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2437.1MB
[04/25 14:34:17    118s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2437.1MB) @(0:01:58 - 0:01:58).
[04/25 14:34:17    118s] *** Finished refinePlace (0:01:58 mem=2437.1M) ***
[04/25 14:34:17    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45015.10
[04/25 14:34:17    118s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.050, MEM:2437.1M, EPOCH TIME: 1745571857.499099
[04/25 14:34:17    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2437.1M, EPOCH TIME: 1745571857.502798
[04/25 14:34:17    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5848).
[04/25 14:34:17    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2434.1M, EPOCH TIME: 1745571857.506028
[04/25 14:34:17    118s] *** maximum move = 1.71 um ***
[04/25 14:34:17    118s] *** Finished re-routing un-routed nets (2434.1M) ***
[04/25 14:34:17    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:2434.1M, EPOCH TIME: 1745571857.507765
[04/25 14:34:17    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2434.1M, EPOCH TIME: 1745571857.510124
[04/25 14:34:17    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:17    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2434.1M, EPOCH TIME: 1745571857.520620
[04/25 14:34:17    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2434.1M, EPOCH TIME: 1745571857.520643
[04/25 14:34:17    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2434.1M, EPOCH TIME: 1745571857.520655
[04/25 14:34:17    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2434.1M, EPOCH TIME: 1745571857.520934
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2434.1M) ***
[04/25 14:34:17    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.45015.6
[04/25 14:34:17    118s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.30
[04/25 14:34:17    118s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.004|0.000|
|reg2reg   |9.578|0.000|
|HEPG      |9.578|0.000|
|All Paths |0.004|0.000|
+----------+-----+-----+

[04/25 14:34:17    118s] Bottom Preferred Layer:
[04/25 14:34:17    118s] +-------------+------------+----------+
[04/25 14:34:17    118s] |    Layer    |   OPT_LA   |   Rule   |
[04/25 14:34:17    118s] +-------------+------------+----------+
[04/25 14:34:17    118s] | M7 (z=7)    |          6 | default  |
[04/25 14:34:17    118s] | M10 (z=10)  |          2 | default  |
[04/25 14:34:17    118s] +-------------+------------+----------+
[04/25 14:34:17    118s] Via Pillar Rule:
[04/25 14:34:17    118s]     None
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2434.1M) ***
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.45015.3
[04/25 14:34:17    118s] Total-nets :: 2425, Stn-nets :: 24, ratio :: 0.989691 %, Total-len 41891.1, Stn-len 1782.12
[04/25 14:34:17    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2415.0M, EPOCH TIME: 1745571857.540671
[04/25 14:34:17    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:17    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2352.0M, EPOCH TIME: 1745571857.543918
[04/25 14:34:17    118s] TotalInstCnt at PhyDesignMc Destruction: 2294
[04/25 14:34:17    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.10
[04/25 14:34:17    118s] *** TnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:58.2/0:23:13.3 (0.1), mem = 2352.0M
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] =============================================================================================
[04/25 14:34:17    118s]  Step TAT Report : TnsOpt #2 / optDesign #1                                     21.15-s110_1
[04/25 14:34:17    118s] =============================================================================================
[04/25 14:34:17    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:17    118s] ---------------------------------------------------------------------------------------------
[04/25 14:34:17    118s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.0    0.8
[04/25 14:34:17    118s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ TransformInit          ]      1   0:00:00.0  (  12.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/25 14:34:17    118s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:34:17    118s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:34:17    118s] [ OptGetWeight           ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ OptEval                ]      3   0:00:00.0  (  11.6 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 14:34:17    118s] [ OptCommit              ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.2
[04/25 14:34:17    118s] [ IncrDelayCalc          ]     17   0:00:00.0  (  10.9 % )     0:00:00.0 /  0:00:00.1    1.3
[04/25 14:34:17    118s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ RefinePlace            ]      1   0:00:00.1  (  28.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:34:17    118s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:17    118s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 14:34:17    118s] [ MISC                   ]          0:00:00.0  (  13.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/25 14:34:17    118s] ---------------------------------------------------------------------------------------------
[04/25 14:34:17    118s]  TnsOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/25 14:34:17    118s] ---------------------------------------------------------------------------------------------
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] End: GigaOpt TNS non-legal recovery
[04/25 14:34:17    118s] **INFO: Flow update: Design timing is met.
[04/25 14:34:17    118s] #optDebug: fT-D <X 1 0 0 0>
[04/25 14:34:17    118s] Register exp ratio and priority group on 8 nets on 2427 nets : 
[04/25 14:34:17    118s] z=7 : 6 nets
[04/25 14:34:17    118s] z=10 : 2 nets
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] Active setup views:
[04/25 14:34:17    118s]  WORST
[04/25 14:34:17    118s]   Dominating endpoints: 0
[04/25 14:34:17    118s]   Dominating TNS: -0.000
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] Extraction called for design 'calculator_fsm' of instances=5848 and nets=2464 using extraction engine 'preRoute' .
[04/25 14:34:17    118s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 14:34:17    118s] Type 'man IMPEXT-3530' for more detail.
[04/25 14:34:17    118s] PreRoute RC Extraction called for design calculator_fsm.
[04/25 14:34:17    118s] RC Extraction called in multi-corner(1) mode.
[04/25 14:34:17    118s] RCMode: PreRoute
[04/25 14:34:17    118s]       RC Corner Indexes            0   
[04/25 14:34:17    118s] Capacitance Scaling Factor   : 1.00000 
[04/25 14:34:17    118s] Resistance Scaling Factor    : 1.00000 
[04/25 14:34:17    118s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 14:34:17    118s] Clock Res. Scaling Factor    : 1.00000 
[04/25 14:34:17    118s] Shrink Factor                : 0.90000
[04/25 14:34:17    118s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 14:34:17    118s] Using capacitance table file ...
[04/25 14:34:17    118s] RC Grid backup saved.
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] Trim Metal Layers:
[04/25 14:34:17    118s] LayerId::1 widthSet size::4
[04/25 14:34:17    118s] LayerId::2 widthSet size::4
[04/25 14:34:17    118s] LayerId::3 widthSet size::4
[04/25 14:34:17    118s] LayerId::4 widthSet size::4
[04/25 14:34:17    118s] LayerId::5 widthSet size::4
[04/25 14:34:17    118s] LayerId::6 widthSet size::4
[04/25 14:34:17    118s] LayerId::7 widthSet size::5
[04/25 14:34:17    118s] LayerId::8 widthSet size::5
[04/25 14:34:17    118s] LayerId::9 widthSet size::5
[04/25 14:34:17    118s] LayerId::10 widthSet size::4
[04/25 14:34:17    118s] LayerId::11 widthSet size::3
[04/25 14:34:17    118s] Skipped RC grid update for preRoute extraction.
[04/25 14:34:17    118s] eee: pegSigSF::1.070000
[04/25 14:34:17    118s] Initializing multi-corner capacitance tables ... 
[04/25 14:34:17    118s] Initializing multi-corner resistance tables ...
[04/25 14:34:17    118s] Creating RPSQ from WeeR and WRes ...
[04/25 14:34:17    118s] eee: l::1 avDens::0.124827 usedTrk::909.988625 availTrk::7290.000000 sigTrk::909.988625
[04/25 14:34:17    118s] eee: l::2 avDens::0.184647 usedTrk::994.602810 availTrk::5386.500000 sigTrk::994.602810
[04/25 14:34:17    118s] eee: l::3 avDens::0.173968 usedTrk::907.327576 availTrk::5215.500000 sigTrk::907.327576
[04/25 14:34:17    118s] eee: l::4 avDens::0.047851 usedTrk::204.561197 availTrk::4275.000000 sigTrk::204.561197
[04/25 14:34:17    118s] eee: l::5 avDens::0.025902 usedTrk::66.438275 availTrk::2565.000000 sigTrk::66.438275
[04/25 14:34:17    118s] eee: l::6 avDens::0.006244 usedTrk::14.414327 availTrk::2308.500000 sigTrk::14.414327
[04/25 14:34:17    118s] eee: l::7 avDens::0.008398 usedTrk::17.233041 availTrk::2052.000000 sigTrk::17.233041
[04/25 14:34:17    118s] eee: l::8 avDens::0.008606 usedTrk::19.132164 availTrk::2223.000000 sigTrk::19.132164
[04/25 14:34:17    118s] eee: l::9 avDens::0.002282 usedTrk::2.146199 availTrk::940.500000 sigTrk::2.146199
[04/25 14:34:17    118s] eee: l::10 avDens::0.075203 usedTrk::174.891785 availTrk::2325.600000 sigTrk::174.891785
[04/25 14:34:17    118s] eee: l::11 avDens::0.074842 usedTrk::171.493538 availTrk::2291.400000 sigTrk::171.493538
[04/25 14:34:17    118s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:34:17    118s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.759000 newSi=0.002100 wHLS=1.964767 siPrev=0 viaL=0.000000
[04/25 14:34:17    118s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2326.645M)
[04/25 14:34:17    118s] Starting delay calculation for Setup views
[04/25 14:34:17    118s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:34:17    118s] #################################################################################
[04/25 14:34:17    118s] # Design Stage: PreRoute
[04/25 14:34:17    118s] # Design Name: calculator_fsm
[04/25 14:34:17    118s] # Design Mode: 90nm
[04/25 14:34:17    118s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:34:17    118s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:34:17    118s] # Signoff Settings: SI Off 
[04/25 14:34:17    118s] #################################################################################
[04/25 14:34:17    118s] Calculate delays in BcWc mode...
[04/25 14:34:17    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 2334.2M, InitMEM = 2334.2M)
[04/25 14:34:17    118s] Start delay calculation (fullDC) (1 T). (MEM=2334.18)
[04/25 14:34:17    118s] End AAE Lib Interpolated Model. (MEM=2334.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:17    118s] Total number of fetched objects 2427
[04/25 14:34:17    118s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:17    118s] End delay calculation. (MEM=2350.62 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:17    118s] End delay calculation (fullDC). (MEM=2350.62 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:17    118s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2350.6M) ***
[04/25 14:34:17    118s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:59 mem=2358.6M)
[04/25 14:34:17    118s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 14:34:17    118s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 14:34:17    118s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2350.62 MB )
[04/25 14:34:17    118s] (I)      ==================== Layers =====================
[04/25 14:34:17    118s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:17    118s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 14:34:17    118s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:17    118s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 14:34:17    118s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 14:34:17    118s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:17    118s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 14:34:17    118s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 14:34:17    118s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 14:34:17    118s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 14:34:17    118s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 14:34:17    118s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 14:34:17    118s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 14:34:17    118s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 14:34:17    118s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 14:34:17    118s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 14:34:17    118s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 14:34:17    118s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:17    118s] (I)      Started Import and model ( Curr Mem: 2350.62 MB )
[04/25 14:34:17    118s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:17    118s] (I)      == Non-default Options ==
[04/25 14:34:17    118s] (I)      Build term to term wires                           : false
[04/25 14:34:17    118s] (I)      Maximum routing layer                              : 11
[04/25 14:34:17    118s] (I)      Minimum routing layer                              : 1
[04/25 14:34:17    118s] (I)      Number of threads                                  : 1
[04/25 14:34:17    118s] (I)      Method to set GCell size                           : row
[04/25 14:34:17    118s] (I)      Counted 1882 PG shapes. We will not process PG shapes layer by layer.
[04/25 14:34:17    118s] (I)      Use row-based GCell size
[04/25 14:34:17    118s] (I)      Use row-based GCell align
[04/25 14:34:17    118s] (I)      layer 0 area = 80000
[04/25 14:34:17    118s] (I)      layer 1 area = 80000
[04/25 14:34:17    118s] (I)      layer 2 area = 80000
[04/25 14:34:17    118s] (I)      layer 3 area = 80000
[04/25 14:34:17    118s] (I)      layer 4 area = 80000
[04/25 14:34:17    118s] (I)      layer 5 area = 80000
[04/25 14:34:17    118s] (I)      layer 6 area = 80000
[04/25 14:34:17    118s] (I)      layer 7 area = 80000
[04/25 14:34:17    118s] (I)      layer 8 area = 80000
[04/25 14:34:17    118s] (I)      layer 9 area = 400000
[04/25 14:34:17    118s] (I)      layer 10 area = 400000
[04/25 14:34:17    118s] (I)      GCell unit size   : 3420
[04/25 14:34:17    118s] (I)      GCell multiplier  : 1
[04/25 14:34:17    118s] (I)      GCell row height  : 3420
[04/25 14:34:17    118s] (I)      Actual row height : 3420
[04/25 14:34:17    118s] (I)      GCell align ref   : 12000 12160
[04/25 14:34:17    118s] [NR-eGR] Track table information for default rule: 
[04/25 14:34:17    118s] [NR-eGR] M1 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] M2 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] M3 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] M4 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] M5 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] M6 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] M7 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] M8 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] M9 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] M10 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] M11 has single uniform track structure
[04/25 14:34:17    118s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:17    118s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:17    118s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:17    118s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:17    118s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:17    118s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:17    118s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:17    118s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:17    118s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:17    118s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:17    118s] [NR-eGR] No double-cut via on layer 1
[04/25 14:34:17    118s] [NR-eGR] No double-cut via on layer 2
[04/25 14:34:17    118s] [NR-eGR] No double-cut via on layer 3
[04/25 14:34:17    118s] [NR-eGR] No double-cut via on layer 4
[04/25 14:34:17    118s] [NR-eGR] No double-cut via on layer 5
[04/25 14:34:17    118s] [NR-eGR] No double-cut via on layer 6
[04/25 14:34:17    118s] [NR-eGR] No double-cut via on layer 7
[04/25 14:34:17    118s] [NR-eGR] No double-cut via on layer 8
[04/25 14:34:17    118s] [NR-eGR] No double-cut via on layer 9
[04/25 14:34:17    118s] [NR-eGR] No double-cut via on layer 10
[04/25 14:34:17    118s] (I)      =============== Default via ===============
[04/25 14:34:17    118s] (I)      +----+------------------+-----------------+
[04/25 14:34:17    118s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 14:34:17    118s] (I)      +----+------------------+-----------------+
[04/25 14:34:17    118s] (I)      |  1 |                  |                 |
[04/25 14:34:17    118s] (I)      |  2 |                  |                 |
[04/25 14:34:17    118s] (I)      |  3 |                  |                 |
[04/25 14:34:17    118s] (I)      |  4 |                  |                 |
[04/25 14:34:17    118s] (I)      |  5 |                  |                 |
[04/25 14:34:17    118s] (I)      |  6 |                  |                 |
[04/25 14:34:17    118s] (I)      |  7 |                  |                 |
[04/25 14:34:17    118s] (I)      |  8 |                  |                 |
[04/25 14:34:17    118s] (I)      |  9 |                  |                 |
[04/25 14:34:17    118s] (I)      | 10 |                  |                 |
[04/25 14:34:17    118s] (I)      +----+------------------+-----------------+
[04/25 14:34:17    118s] [NR-eGR] Read 3486 PG shapes
[04/25 14:34:17    118s] [NR-eGR] Read 0 clock shapes
[04/25 14:34:17    118s] [NR-eGR] Read 0 other shapes
[04/25 14:34:17    118s] [NR-eGR] #Routing Blockages  : 0
[04/25 14:34:17    118s] [NR-eGR] #Instance Blockages : 79715
[04/25 14:34:17    118s] [NR-eGR] #PG Blockages       : 3486
[04/25 14:34:17    118s] [NR-eGR] #Halo Blockages     : 0
[04/25 14:34:17    118s] [NR-eGR] #Boundary Blockages : 0
[04/25 14:34:17    118s] [NR-eGR] #Clock Blockages    : 0
[04/25 14:34:17    118s] [NR-eGR] #Other Blockages    : 0
[04/25 14:34:17    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 14:34:17    118s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 14:34:17    118s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 14:34:17    118s] (I)      early_global_route_priority property id does not exist.
[04/25 14:34:17    118s] (I)      Read Num Blocks=83201  Num Prerouted Wires=0  Num CS=0
[04/25 14:34:17    118s] (I)      Layer 0 (H) : #blockages 80125 : #preroutes 0
[04/25 14:34:17    118s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:17    118s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:17    118s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:17    118s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:17    118s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:17    118s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:17    118s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:17    118s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:17    118s] (I)      Layer 9 (V) : #blockages 308 : #preroutes 0
[04/25 14:34:17    118s] (I)      Layer 10 (H) : #blockages 144 : #preroutes 0
[04/25 14:34:17    118s] (I)      Number of ignored nets                =      0
[04/25 14:34:17    118s] (I)      Number of connected nets              =      0
[04/25 14:34:17    118s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 14:34:17    118s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 14:34:17    118s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 14:34:17    118s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 14:34:17    118s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 14:34:17    118s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 14:34:17    118s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 14:34:17    118s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 14:34:17    118s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 14:34:17    118s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 14:34:17    118s] (I)      Ndr track 0 does not exist
[04/25 14:34:17    118s] (I)      ---------------------Grid Graph Info--------------------
[04/25 14:34:17    118s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 14:34:17    118s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 14:34:17    118s] (I)      Site width          :   400  (dbu)
[04/25 14:34:17    118s] (I)      Row height          :  3420  (dbu)
[04/25 14:34:17    118s] (I)      GCell row height    :  3420  (dbu)
[04/25 14:34:17    118s] (I)      GCell width         :  3420  (dbu)
[04/25 14:34:17    118s] (I)      GCell height        :  3420  (dbu)
[04/25 14:34:17    118s] (I)      Grid                :    89    88    11
[04/25 14:34:17    118s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 14:34:17    118s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 14:34:17    118s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 14:34:17    118s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 14:34:17    118s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 14:34:17    118s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 14:34:17    118s] (I)      Default pitch size  :   380   400   400   400   400   400   400   400   800  1000  1000
[04/25 14:34:17    118s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 14:34:17    118s] (I)      Num tracks per GCell:  9.00  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 14:34:17    118s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 14:34:17    118s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 14:34:17    118s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 14:34:17    118s] (I)      --------------------------------------------------------
[04/25 14:34:17    118s] 
[04/25 14:34:17    118s] [NR-eGR] ============ Routing rule table ============
[04/25 14:34:17    118s] [NR-eGR] Rule id: 0  Nets: 2425
[04/25 14:34:17    118s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 14:34:17    118s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10    11 
[04/25 14:34:17    118s] (I)                    Pitch  380  400  400  400  400  400  400  400  800  1000  1000 
[04/25 14:34:17    118s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 14:34:17    118s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 14:34:17    118s] [NR-eGR] ========================================
[04/25 14:34:17    118s] [NR-eGR] 
[04/25 14:34:17    118s] (I)      =============== Blocked Tracks ===============
[04/25 14:34:17    118s] (I)      +-------+---------+----------+---------------+
[04/25 14:34:17    118s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 14:34:17    118s] (I)      +-------+---------+----------+---------------+
[04/25 14:34:17    118s] (I)      |     1 |   70577 |    41234 |        58.42% |
[04/25 14:34:17    118s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 14:34:17    118s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 14:34:17    118s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 14:34:17    118s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 14:34:17    118s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 14:34:17    118s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 14:34:17    118s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 14:34:17    118s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 14:34:17    118s] (I)      |    10 |   26840 |     5933 |        22.11% |
[04/25 14:34:17    118s] (I)      |    11 |   26700 |     5864 |        21.96% |
[04/25 14:34:17    118s] (I)      +-------+---------+----------+---------------+
[04/25 14:34:17    118s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2350.62 MB )
[04/25 14:34:17    118s] (I)      Reset routing kernel
[04/25 14:34:17    118s] (I)      Started Global Routing ( Curr Mem: 2350.62 MB )
[04/25 14:34:17    118s] (I)      totalPins=8587  totalGlobalPin=8340 (97.12%)
[04/25 14:34:17    118s] (I)      total 2D Cap : 41752 = (20845 H, 20907 V)
[04/25 14:34:17    118s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [10, 11]
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1a Route ============
[04/25 14:34:17    118s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 6
[04/25 14:34:17    118s] (I)      Usage: 445 = (185 H, 260 V) = (0.89% H, 1.24% V) = (3.164e+02um H, 4.446e+02um V)
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1b Route ============
[04/25 14:34:17    118s] (I)      Usage: 445 = (185 H, 260 V) = (0.89% H, 1.24% V) = (3.164e+02um H, 4.446e+02um V)
[04/25 14:34:17    118s] (I)      Overflow of layer group 1: 0.00% H + 0.26% V. EstWL: 7.609500e+02um
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1c Route ============
[04/25 14:34:17    118s] (I)      Level2 Grid: 18 x 18
[04/25 14:34:17    118s] (I)      Usage: 445 = (185 H, 260 V) = (0.89% H, 1.24% V) = (3.164e+02um H, 4.446e+02um V)
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1d Route ============
[04/25 14:34:17    118s] (I)      Usage: 450 = (188 H, 262 V) = (0.90% H, 1.25% V) = (3.215e+02um H, 4.480e+02um V)
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1e Route ============
[04/25 14:34:17    118s] (I)      Usage: 450 = (188 H, 262 V) = (0.90% H, 1.25% V) = (3.215e+02um H, 4.480e+02um V)
[04/25 14:34:17    118s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.695000e+02um
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1l Route ============
[04/25 14:34:17    118s] (I)      total 2D Cap : 207779 = (120372 H, 87407 V)
[04/25 14:34:17    118s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [7, 11]
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1a Route ============
[04/25 14:34:17    118s] (I)      Usage: 805 = (357 H, 448 V) = (0.30% H, 0.51% V) = (6.105e+02um H, 7.661e+02um V)
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1b Route ============
[04/25 14:34:17    118s] (I)      Usage: 805 = (357 H, 448 V) = (0.30% H, 0.51% V) = (6.105e+02um H, 7.661e+02um V)
[04/25 14:34:17    118s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.376550e+03um
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1c Route ============
[04/25 14:34:17    118s] (I)      Usage: 805 = (357 H, 448 V) = (0.30% H, 0.51% V) = (6.105e+02um H, 7.661e+02um V)
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1d Route ============
[04/25 14:34:17    118s] (I)      Usage: 805 = (357 H, 448 V) = (0.30% H, 0.51% V) = (6.105e+02um H, 7.661e+02um V)
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1e Route ============
[04/25 14:34:17    118s] (I)      Usage: 805 = (357 H, 448 V) = (0.30% H, 0.51% V) = (6.105e+02um H, 7.661e+02um V)
[04/25 14:34:17    118s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.376550e+03um
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1l Route ============
[04/25 14:34:17    118s] (I)      total 2D Cap : 571256 = (283842 H, 287414 V)
[04/25 14:34:17    118s] [NR-eGR] Layer group 3: route 2417 net(s) in layer range [1, 11]
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1a Route ============
[04/25 14:34:17    118s] (I)      Usage: 23524 = (11368 H, 12156 V) = (4.01% H, 4.23% V) = (1.944e+04um H, 2.079e+04um V)
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1b Route ============
[04/25 14:34:17    118s] (I)      Usage: 23524 = (11368 H, 12156 V) = (4.01% H, 4.23% V) = (1.944e+04um H, 2.079e+04um V)
[04/25 14:34:17    118s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.022604e+04um
[04/25 14:34:17    118s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 14:34:17    118s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1c Route ============
[04/25 14:34:17    118s] (I)      Usage: 23524 = (11368 H, 12156 V) = (4.01% H, 4.23% V) = (1.944e+04um H, 2.079e+04um V)
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1d Route ============
[04/25 14:34:17    118s] (I)      Usage: 23524 = (11368 H, 12156 V) = (4.01% H, 4.23% V) = (1.944e+04um H, 2.079e+04um V)
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1e Route ============
[04/25 14:34:17    118s] (I)      Usage: 23524 = (11368 H, 12156 V) = (4.01% H, 4.23% V) = (1.944e+04um H, 2.079e+04um V)
[04/25 14:34:17    118s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.022604e+04um
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] (I)      ============  Phase 1l Route ============
[04/25 14:34:17    118s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 14:34:17    118s] (I)      Layer  1:      30230        81        45       26352       43344    (37.81%) 
[04/25 14:34:17    118s] (I)      Layer  2:      65950     11360         0           0       66203    ( 0.00%) 
[04/25 14:34:17    118s] (I)      Layer  3:      65738      9401         0           0       66211    ( 0.00%) 
[04/25 14:34:17    118s] (I)      Layer  4:      65935      2172         0           0       66203    ( 0.00%) 
[04/25 14:34:17    118s] (I)      Layer  5:      65738       755         0           0       66211    ( 0.00%) 
[04/25 14:34:17    118s] (I)      Layer  6:      65935       257         0           0       66203    ( 0.00%) 
[04/25 14:34:17    118s] (I)      Layer  7:      65738       242         0           0       66211    ( 0.00%) 
[04/25 14:34:17    118s] (I)      Layer  8:      65935       269         0           0       66203    ( 0.00%) 
[04/25 14:34:17    118s] (I)      Layer  9:      32839        78         0           0       33106    ( 0.00%) 
[04/25 14:34:17    118s] (I)      Layer 10:      20608       276        14        3482       23000    (13.15%) 
[04/25 14:34:17    118s] (I)      Layer 11:      20572       181         0        3256       23229    (12.29%) 
[04/25 14:34:17    118s] (I)      Total:        565218     25072        59       33088      586117    ( 5.34%) 
[04/25 14:34:17    118s] (I)      
[04/25 14:34:17    118s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 14:34:17    118s] [NR-eGR]                        OverCon            
[04/25 14:34:17    118s] [NR-eGR]                         #Gcell     %Gcell
[04/25 14:34:17    118s] [NR-eGR]        Layer             (1-2)    OverCon
[04/25 14:34:17    118s] [NR-eGR] ----------------------------------------------
[04/25 14:34:17    118s] [NR-eGR]      M1 ( 1)        45( 0.93%)   ( 0.93%) 
[04/25 14:34:17    118s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:17    118s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:17    118s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:17    118s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:17    118s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:17    118s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:17    118s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:17    118s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:17    118s] [NR-eGR]     M10 (10)        14( 0.21%)   ( 0.21%) 
[04/25 14:34:17    118s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:17    118s] [NR-eGR] ----------------------------------------------
[04/25 14:34:17    118s] [NR-eGR]        Total        59( 0.07%)   ( 0.07%) 
[04/25 14:34:17    118s] [NR-eGR] 
[04/25 14:34:17    118s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2358.62 MB )
[04/25 14:34:17    118s] (I)      total 2D Cap : 572076 = (284334 H, 287742 V)
[04/25 14:34:17    118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 14:34:17    118s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2358.62 MB )
[04/25 14:34:17    118s] (I)      ========================================= Runtime Summary =========================================
[04/25 14:34:17    118s] (I)       Step                                              %        Start       Finish      Real       CPU 
[04/25 14:34:17    118s] (I)      ---------------------------------------------------------------------------------------------------
[04/25 14:34:17    118s] (I)       Early Global Route kernel                   100.00%  1122.43 sec  1122.48 sec  0.04 sec  0.04 sec 
[04/25 14:34:17    118s] (I)       +-Import and model                           51.61%  1122.43 sec  1122.46 sec  0.02 sec  0.02 sec 
[04/25 14:34:17    118s] (I)       | +-Create place DB                           8.99%  1122.43 sec  1122.44 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Import place data                       8.94%  1122.43 sec  1122.44 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Read instances and placement          4.55%  1122.43 sec  1122.44 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Read nets                             4.26%  1122.44 sec  1122.44 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | +-Create route DB                          39.30%  1122.44 sec  1122.45 sec  0.02 sec  0.02 sec 
[04/25 14:34:17    118s] (I)       | | +-Import route data (1T)                 38.98%  1122.44 sec  1122.45 sec  0.02 sec  0.02 sec 
[04/25 14:34:17    118s] (I)       | | | +-Read blockages ( Layer 1-11 )        25.17%  1122.44 sec  1122.45 sec  0.01 sec  0.01 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Read routing blockages              0.00%  1122.44 sec  1122.44 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Read instance blockages            24.26%  1122.44 sec  1122.45 sec  0.01 sec  0.01 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Read PG blockages                   0.42%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Read clock blockages                0.01%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Read other blockages                0.01%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Read halo blockages                 0.06%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Read boundary cut boxes             0.00%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Read blackboxes                       0.01%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Read prerouted                        1.31%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Read unlegalized nets                 0.21%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Read nets                             0.70%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Set up via pillars                    0.01%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Initialize 3D grid graph              0.11%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Model blockage capacity               8.71%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Initialize 3D capacity              8.31%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | +-Read aux data                             0.00%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | +-Others data preparation                   0.15%  1122.45 sec  1122.45 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | +-Create route kernel                       2.59%  1122.45 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       +-Global Routing                             43.42%  1122.46 sec  1122.48 sec  0.02 sec  0.02 sec 
[04/25 14:34:17    118s] (I)       | +-Initialization                            0.46%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | +-Net group 1                               5.16%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Generate topology                       0.11%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1a                                0.69%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Pattern routing (1T)                  0.49%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.10%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1b                                0.52%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Monotonic routing (1T)                0.42%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1c                                0.32%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Two level Routing                     0.26%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Two Level Routing (Regular)         0.05%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1d                                2.00%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Detoured routing (1T)                 1.92%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1e                                0.15%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Route legalization                    0.05%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | | +-Legalize Blockage Violations        0.01%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1l                                0.64%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Layer assignment (1T)                 0.59%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | +-Net group 2                               2.55%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Generate topology                       0.07%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1a                                0.52%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Pattern routing (1T)                  0.45%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1b                                0.04%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1c                                0.01%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1d                                0.01%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1e                                0.10%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Route legalization                    0.00%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1l                                1.02%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Layer assignment (1T)                 0.96%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | +-Net group 3                              32.09%  1122.46 sec  1122.47 sec  0.01 sec  0.01 sec 
[04/25 14:34:17    118s] (I)       | | +-Generate topology                       2.88%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1a                                5.22%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Pattern routing (1T)                  4.43%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Add via demand to 2D                  0.59%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1b                                0.07%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1c                                0.01%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1d                                0.01%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1e                                0.10%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | | +-Route legalization                    0.00%  1122.46 sec  1122.46 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | | +-Phase 1l                               22.48%  1122.46 sec  1122.47 sec  0.01 sec  0.01 sec 
[04/25 14:34:17    118s] (I)       | | | +-Layer assignment (1T)                21.85%  1122.46 sec  1122.47 sec  0.01 sec  0.01 sec 
[04/25 14:34:17    118s] (I)       | +-Clean cong LA                             0.00%  1122.47 sec  1122.47 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       +-Export 3D cong map                          1.70%  1122.48 sec  1122.48 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)       | +-Export 2D cong map                        0.17%  1122.48 sec  1122.48 sec  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)      ======================= Summary by functions ========================
[04/25 14:34:17    118s] (I)       Lv  Step                                      %      Real       CPU 
[04/25 14:34:17    118s] (I)      ---------------------------------------------------------------------
[04/25 14:34:17    118s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[04/25 14:34:17    118s] (I)        1  Import and model                     51.61%  0.02 sec  0.02 sec 
[04/25 14:34:17    118s] (I)        1  Global Routing                       43.42%  0.02 sec  0.02 sec 
[04/25 14:34:17    118s] (I)        1  Export 3D cong map                    1.70%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        2  Create route DB                      39.30%  0.02 sec  0.02 sec 
[04/25 14:34:17    118s] (I)        2  Net group 3                          32.09%  0.01 sec  0.01 sec 
[04/25 14:34:17    118s] (I)        2  Create place DB                       8.99%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        2  Net group 1                           5.16%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        2  Create route kernel                   2.59%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        2  Net group 2                           2.55%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        2  Initialization                        0.46%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        2  Export 2D cong map                    0.17%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        2  Others data preparation               0.15%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        3  Import route data (1T)               38.98%  0.02 sec  0.02 sec 
[04/25 14:34:17    118s] (I)        3  Phase 1l                             24.14%  0.01 sec  0.01 sec 
[04/25 14:34:17    118s] (I)        3  Import place data                     8.94%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        3  Phase 1a                              6.42%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        3  Generate topology                     3.06%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        3  Phase 1d                              2.02%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        3  Phase 1b                              0.63%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        3  Phase 1e                              0.35%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        3  Phase 1c                              0.34%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Read blockages ( Layer 1-11 )        25.17%  0.01 sec  0.01 sec 
[04/25 14:34:17    118s] (I)        4  Layer assignment (1T)                23.40%  0.01 sec  0.01 sec 
[04/25 14:34:17    118s] (I)        4  Model blockage capacity               8.71%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Pattern routing (1T)                  5.37%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Read nets                             4.96%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Read instances and placement          4.55%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Detoured routing (1T)                 1.92%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Read prerouted                        1.31%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Add via demand to 2D                  0.59%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Monotonic routing (1T)                0.42%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Two level Routing                     0.26%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Read unlegalized nets                 0.21%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Initialize 3D grid graph              0.11%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Pattern Routing Avoiding Blockages    0.10%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        5  Read instance blockages              24.26%  0.01 sec  0.01 sec 
[04/25 14:34:17    118s] (I)        5  Initialize 3D capacity                8.31%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        5  Read PG blockages                     0.42%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        5  Two Level Routing (Strong)            0.06%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        5  Two Level Routing (Regular)           0.05%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/25 14:34:17    118s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 14:34:17    118s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 14:34:17    118s] OPERPROF: Starting HotSpotCal at level 1, MEM:2358.6M, EPOCH TIME: 1745571857.994068
[04/25 14:34:17    118s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:17    118s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 14:34:17    118s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:17    118s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 14:34:17    118s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:17    118s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 14:34:17    118s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 14:34:17    118s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2358.6M, EPOCH TIME: 1745571857.994577
[04/25 14:34:17    118s] [hotspot] Hotspot report including placement blocked areas
[04/25 14:34:17    118s] OPERPROF: Starting HotSpotCal at level 1, MEM:2358.6M, EPOCH TIME: 1745571857.994624
[04/25 14:34:17    118s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:17    118s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 14:34:17    118s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:17    118s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 14:34:17    118s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:17    118s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 14:34:17    118s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 14:34:17    118s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2358.6M, EPOCH TIME: 1745571857.994980
[04/25 14:34:17    118s] Reported timing to dir ./timingReports
[04/25 14:34:17    118s] **optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 2069.6M, totSessionCpu=0:01:59 **
[04/25 14:34:17    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2312.6M, EPOCH TIME: 1745571857.998956
[04/25 14:34:17    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:17    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:18    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2312.6M, EPOCH TIME: 1745571858.009958
[04/25 14:34:18    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:18    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  9.578  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2336.0M, EPOCH TIME: 1745571858.521536
[04/25 14:34:18    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:18    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2336.0M, EPOCH TIME: 1745571858.532335
[04/25 14:34:18    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:18    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] Density: 33.067%
       (73.299% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2336.0M, EPOCH TIME: 1745571858.535821
[04/25 14:34:18    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:18    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2336.0M, EPOCH TIME: 1745571858.546194
[04/25 14:34:18    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:18    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] **optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 2072.8M, totSessionCpu=0:01:59 **
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:34:18    118s] Deleting Lib Analyzer.
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s] TimeStamp Deleting Cell Server End ...
[04/25 14:34:18    118s] *** Finished optDesign ***
[04/25 14:34:18    118s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 14:34:18    118s] Info: Destroy the CCOpt slew target map.
[04/25 14:34:18    118s] clean pInstBBox. size 0
[04/25 14:34:18    118s] All LLGs are deleted
[04/25 14:34:18    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2328.0M, EPOCH TIME: 1745571858.580881
[04/25 14:34:18    118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2328.0M, EPOCH TIME: 1745571858.580930
[04/25 14:34:18    118s] Info: pop threads available for lower-level modules during optimization.
[04/25 14:34:18    118s] *** optDesign #1 [finish] : cpu/real = 0:00:47.3/0:00:47.7 (1.0), totSession cpu/real = 0:01:58.8/0:23:14.4 (0.1), mem = 2328.0M
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s] =============================================================================================
[04/25 14:34:18    118s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[04/25 14:34:18    118s] =============================================================================================
[04/25 14:34:18    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:18    118s] ---------------------------------------------------------------------------------------------
[04/25 14:34:18    118s] [ InitOpt                ]      1   0:00:01.6  (   3.3 % )     0:00:01.7 /  0:00:01.7    1.0
[04/25 14:34:18    118s] [ WnsOpt                 ]      1   0:00:26.1  (  54.6 % )     0:00:30.7 /  0:00:30.6    1.0
[04/25 14:34:18    118s] [ TnsOpt                 ]      2   0:00:02.7  (   5.7 % )     0:00:03.9 /  0:00:03.9    1.0
[04/25 14:34:18    118s] [ GlobalOpt              ]      1   0:00:01.6  (   3.3 % )     0:00:01.6 /  0:00:01.6    1.0
[04/25 14:34:18    118s] [ DrvOpt                 ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 14:34:18    118s] [ AreaOpt                ]      2   0:00:06.3  (  13.2 % )     0:00:06.4 /  0:00:06.4    1.0
[04/25 14:34:18    118s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:18    118s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:00.6 /  0:00:00.2    0.4
[04/25 14:34:18    118s] [ DrvReport              ]      2   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.0    0.1
[04/25 14:34:18    118s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:18    118s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 14:34:18    118s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:18    118s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:34:18    118s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:18    118s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/25 14:34:18    118s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:18    118s] [ RefinePlace            ]      7   0:00:05.9  (  12.3 % )     0:00:05.9 /  0:00:05.9    1.0
[04/25 14:34:18    118s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[04/25 14:34:18    118s] [ ExtractRC              ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 14:34:18    118s] [ TimingUpdate           ]     36   0:00:00.4  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:34:18    118s] [ FullDelayCalc          ]      3   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 14:34:18    118s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[04/25 14:34:18    118s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[04/25 14:34:18    118s] [ MISC                   ]          0:00:01.6  (   3.4 % )     0:00:01.6 /  0:00:01.7    1.0
[04/25 14:34:18    118s] ---------------------------------------------------------------------------------------------
[04/25 14:34:18    118s]  optDesign #1 TOTAL                 0:00:47.7  ( 100.0 % )     0:00:47.7 /  0:00:47.3    1.0
[04/25 14:34:18    118s] ---------------------------------------------------------------------------------------------
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s] <CMD> optDesign -postCTS -hold
[04/25 14:34:18    118s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1965.0M, totSessionCpu=0:01:59 **
[04/25 14:34:18    118s] *** optDesign #2 [begin] : totSession cpu/real = 0:01:58.8/0:23:14.4 (0.1), mem = 2236.0M
[04/25 14:34:18    118s] Info: 1 threads available for lower-level modules during optimization.
[04/25 14:34:18    118s] GigaOpt running with 1 threads.
[04/25 14:34:18    118s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:58.8/0:23:14.4 (0.1), mem = 2236.0M
[04/25 14:34:18    118s] **INFO: User settings:
[04/25 14:34:18    118s] setExtractRCMode -engine                            preRoute
[04/25 14:34:18    118s] setUsefulSkewMode -ecoRoute                         false
[04/25 14:34:18    118s] setUsefulSkewMode -maxAllowedDelay                  1
[04/25 14:34:18    118s] setUsefulSkewMode -noBoundary                       false
[04/25 14:34:18    118s] setDelayCalMode -enable_high_fanout                 true
[04/25 14:34:18    118s] setDelayCalMode -engine                             aae
[04/25 14:34:18    118s] setDelayCalMode -ignoreNetLoad                      false
[04/25 14:34:18    118s] setDelayCalMode -socv_accuracy_mode                 low
[04/25 14:34:18    118s] setOptMode -activeHoldViews                         { BEST }
[04/25 14:34:18    118s] setOptMode -activeSetupViews                        { WORST }
[04/25 14:34:18    118s] setOptMode -autoSetupViews                          { WORST}
[04/25 14:34:18    118s] setOptMode -autoTDGRSetupViews                      { WORST}
[04/25 14:34:18    118s] setOptMode -drcMargin                               0
[04/25 14:34:18    118s] setOptMode -fixCap                                  true
[04/25 14:34:18    118s] setOptMode -fixDrc                                  true
[04/25 14:34:18    118s] setOptMode -fixFanoutLoad                           false
[04/25 14:34:18    118s] setOptMode -fixTran                                 true
[04/25 14:34:18    118s] setOptMode -setupTargetSlack                        0
[04/25 14:34:18    118s] setPlaceMode -place_design_floorplan_mode           false
[04/25 14:34:18    118s] setPlaceMode -place_detail_check_route              false
[04/25 14:34:18    118s] setPlaceMode -place_detail_preserve_routing         true
[04/25 14:34:18    118s] setPlaceMode -place_detail_remove_affected_routing  false
[04/25 14:34:18    118s] setPlaceMode -place_detail_swap_eeq_cells           false
[04/25 14:34:18    118s] setPlaceMode -place_global_clock_gate_aware         true
[04/25 14:34:18    118s] setPlaceMode -place_global_cong_effort              auto
[04/25 14:34:18    118s] setPlaceMode -place_global_ignore_scan              true
[04/25 14:34:18    118s] setPlaceMode -place_global_ignore_spare             false
[04/25 14:34:18    118s] setPlaceMode -place_global_module_aware_spare       false
[04/25 14:34:18    118s] setPlaceMode -place_global_place_io_pins            true
[04/25 14:34:18    118s] setPlaceMode -place_global_reorder_scan             true
[04/25 14:34:18    118s] setPlaceMode -powerDriven                           false
[04/25 14:34:18    118s] setPlaceMode -timingDriven                          true
[04/25 14:34:18    118s] setAnalysisMode -analysisType                       bcwc
[04/25 14:34:18    118s] setAnalysisMode -checkType                          setup
[04/25 14:34:18    118s] setAnalysisMode -clkSrcPath                         true
[04/25 14:34:18    118s] setAnalysisMode -clockGatingCheck                   true
[04/25 14:34:18    118s] setAnalysisMode -clockPropagation                   sdcControl
[04/25 14:34:18    118s] setAnalysisMode -cppr                               both
[04/25 14:34:18    118s] setAnalysisMode -enableMultipleDriveNet             true
[04/25 14:34:18    118s] setAnalysisMode -log                                true
[04/25 14:34:18    118s] setAnalysisMode -sequentialConstProp                false
[04/25 14:34:18    118s] setAnalysisMode -skew                               true
[04/25 14:34:18    118s] setAnalysisMode -timeBorrowing                      true
[04/25 14:34:18    118s] setAnalysisMode -timingSelfLoopsNoSkew              false
[04/25 14:34:18    118s] setAnalysisMode -usefulSkew                         false
[04/25 14:34:18    118s] setAnalysisMode -useOutputPinCap                    true
[04/25 14:34:18    118s] setAnalysisMode -virtualIPO                         false
[04/25 14:34:18    118s] setAnalysisMode -warn                               true
[04/25 14:34:18    118s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[04/25 14:34:18    118s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[04/25 14:34:18    118s] setRouteMode -earlyGlobalRouteSecondPG              false
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:34:18    118s] Summary for sequential cells identification: 
[04/25 14:34:18    118s]   Identified SBFF number: 94
[04/25 14:34:18    118s]   Identified MBFF number: 0
[04/25 14:34:18    118s]   Identified SB Latch number: 0
[04/25 14:34:18    118s]   Identified MB Latch number: 0
[04/25 14:34:18    118s]   Not identified SBFF number: 24
[04/25 14:34:18    118s]   Not identified MBFF number: 0
[04/25 14:34:18    118s]   Not identified SB Latch number: 0
[04/25 14:34:18    118s]   Not identified MB Latch number: 0
[04/25 14:34:18    118s]   Number of sequential cells which are not FFs: 32
[04/25 14:34:18    118s]  Visiting view : WORST
[04/25 14:34:18    118s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[04/25 14:34:18    118s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[04/25 14:34:18    118s]  Visiting view : BEST
[04/25 14:34:18    118s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 14:34:18    118s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 14:34:18    118s] TLC MultiMap info (StdDelay):
[04/25 14:34:18    118s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:34:18    118s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:34:18    118s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:34:18    118s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:34:18    118s]  Setting StdDelay to: 22.8ps
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:34:18    118s] Need call spDPlaceInit before registerPrioInstLoc.
[04/25 14:34:18    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:2240.0M, EPOCH TIME: 1745571858.616977
[04/25 14:34:18    118s] Processing tracks to init pin-track alignment.
[04/25 14:34:18    118s] z: 2, totalTracks: 1
[04/25 14:34:18    118s] z: 4, totalTracks: 1
[04/25 14:34:18    118s] z: 6, totalTracks: 1
[04/25 14:34:18    118s] z: 8, totalTracks: 1
[04/25 14:34:18    118s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:34:18    118s] All LLGs are deleted
[04/25 14:34:18    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2240.0M, EPOCH TIME: 1745571858.619110
[04/25 14:34:18    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2240.0M, EPOCH TIME: 1745571858.619247
[04/25 14:34:18    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2240.0M, EPOCH TIME: 1745571858.619765
[04/25 14:34:18    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2240.0M, EPOCH TIME: 1745571858.620457
[04/25 14:34:18    118s] Max number of tech site patterns supported in site array is 256.
[04/25 14:34:18    118s] Core basic site is CoreSite
[04/25 14:34:18    118s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:34:18    118s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2240.0M, EPOCH TIME: 1745571858.629380
[04/25 14:34:18    118s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:34:18    118s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:34:18    118s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2240.0M, EPOCH TIME: 1745571858.629742
[04/25 14:34:18    118s] Fast DP-INIT is on for default
[04/25 14:34:18    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:34:18    118s] Atter site array init, number of instance map data is 0.
[04/25 14:34:18    118s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2240.0M, EPOCH TIME: 1745571858.630653
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:18    118s] OPERPROF:     Starting CMU at level 3, MEM:2240.0M, EPOCH TIME: 1745571858.631033
[04/25 14:34:18    118s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2240.0M, EPOCH TIME: 1745571858.631408
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 14:34:18    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2240.0M, EPOCH TIME: 1745571858.631649
[04/25 14:34:18    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2240.0M, EPOCH TIME: 1745571858.631663
[04/25 14:34:18    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2240.0M, EPOCH TIME: 1745571858.631673
[04/25 14:34:18    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2240.0MB).
[04/25 14:34:18    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2240.0M, EPOCH TIME: 1745571858.632330
[04/25 14:34:18    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2240.0M, EPOCH TIME: 1745571858.632387
[04/25 14:34:18    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:18    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:18    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2236.0M, EPOCH TIME: 1745571858.635357
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s] Creating Lib Analyzer ...
[04/25 14:34:18    118s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/25 14:34:18    118s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[04/25 14:34:18    118s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 14:34:18    118s] 
[04/25 14:34:18    118s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:34:19    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:59 mem=2258.1M
[04/25 14:34:19    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:59 mem=2258.1M
[04/25 14:34:19    119s] Creating Lib Analyzer, finished. 
[04/25 14:34:19    119s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1971.0M, totSessionCpu=0:01:59 **
[04/25 14:34:19    119s] *** optDesign -postCTS ***
[04/25 14:34:19    119s] DRC Margin: user margin 0.0
[04/25 14:34:19    119s] Hold Target Slack: user slack 0
[04/25 14:34:19    119s] Setup Target Slack: user slack 0;
[04/25 14:34:19    119s] setUsefulSkewMode -ecoRoute false
[04/25 14:34:19    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2258.1M, EPOCH TIME: 1745571859.225329
[04/25 14:34:19    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:19    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2258.1M, EPOCH TIME: 1745571859.236108
[04/25 14:34:19    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:19    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:34:19    119s] Deleting Lib Analyzer.
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] TimeStamp Deleting Cell Server End ...
[04/25 14:34:19    119s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:34:19    119s] Summary for sequential cells identification: 
[04/25 14:34:19    119s]   Identified SBFF number: 94
[04/25 14:34:19    119s]   Identified MBFF number: 0
[04/25 14:34:19    119s]   Identified SB Latch number: 0
[04/25 14:34:19    119s]   Identified MB Latch number: 0
[04/25 14:34:19    119s]   Not identified SBFF number: 24
[04/25 14:34:19    119s]   Not identified MBFF number: 0
[04/25 14:34:19    119s]   Not identified SB Latch number: 0
[04/25 14:34:19    119s]   Not identified MB Latch number: 0
[04/25 14:34:19    119s]   Number of sequential cells which are not FFs: 32
[04/25 14:34:19    119s]  Visiting view : WORST
[04/25 14:34:19    119s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[04/25 14:34:19    119s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[04/25 14:34:19    119s]  Visiting view : BEST
[04/25 14:34:19    119s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 14:34:19    119s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 14:34:19    119s] TLC MultiMap info (StdDelay):
[04/25 14:34:19    119s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:34:19    119s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:34:19    119s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:34:19    119s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:34:19    119s]  Setting StdDelay to: 22.8ps
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] TimeStamp Deleting Cell Server End ...
[04/25 14:34:19    119s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2258.1M, EPOCH TIME: 1745571859.247084
[04/25 14:34:19    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] All LLGs are deleted
[04/25 14:34:19    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2258.1M, EPOCH TIME: 1745571859.247118
[04/25 14:34:19    119s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2258.1M, EPOCH TIME: 1745571859.247133
[04/25 14:34:19    119s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1745571859.247361
[04/25 14:34:19    119s] Start to check current routing status for nets...
[04/25 14:34:19    119s] All nets are already routed correctly.
[04/25 14:34:19    119s] End to check current routing status for nets (mem=2252.1M)
[04/25 14:34:19    119s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:59.5/0:23:15.0 (0.1), mem = 2252.1M
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] =============================================================================================
[04/25 14:34:19    119s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.15-s110_1
[04/25 14:34:19    119s] =============================================================================================
[04/25 14:34:19    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:19    119s] ---------------------------------------------------------------------------------------------
[04/25 14:34:19    119s] [ CellServerInit         ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:19    119s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  87.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:34:19    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:19    119s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:19    119s] [ MISC                   ]          0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    1.2
[04/25 14:34:19    119s] ---------------------------------------------------------------------------------------------
[04/25 14:34:19    119s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 14:34:19    119s] ---------------------------------------------------------------------------------------------
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/25 14:34:19    119s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=2252.1M
[04/25 14:34:19    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:2252.1M, EPOCH TIME: 1745571859.251803
[04/25 14:34:19    119s] Processing tracks to init pin-track alignment.
[04/25 14:34:19    119s] z: 2, totalTracks: 1
[04/25 14:34:19    119s] z: 4, totalTracks: 1
[04/25 14:34:19    119s] z: 6, totalTracks: 1
[04/25 14:34:19    119s] z: 8, totalTracks: 1
[04/25 14:34:19    119s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:34:19    119s] All LLGs are deleted
[04/25 14:34:19    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2252.1M, EPOCH TIME: 1745571859.253923
[04/25 14:34:19    119s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1745571859.254061
[04/25 14:34:19    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2252.1M, EPOCH TIME: 1745571859.254534
[04/25 14:34:19    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2252.1M, EPOCH TIME: 1745571859.255181
[04/25 14:34:19    119s] Max number of tech site patterns supported in site array is 256.
[04/25 14:34:19    119s] Core basic site is CoreSite
[04/25 14:34:19    119s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:34:19    119s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2252.1M, EPOCH TIME: 1745571859.264220
[04/25 14:34:19    119s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 14:34:19    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 14:34:19    119s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1745571859.264633
[04/25 14:34:19    119s] Fast DP-INIT is on for default
[04/25 14:34:19    119s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:34:19    119s] Atter site array init, number of instance map data is 0.
[04/25 14:34:19    119s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2252.1M, EPOCH TIME: 1745571859.265563
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s]  Skipping Bad Lib Cell Checking (CMU) !
[04/25 14:34:19    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2252.1M, EPOCH TIME: 1745571859.266122
[04/25 14:34:19    119s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2252.1M, EPOCH TIME: 1745571859.266136
[04/25 14:34:19    119s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1745571859.266147
[04/25 14:34:19    119s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2252.1MB).
[04/25 14:34:19    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2252.1M, EPOCH TIME: 1745571859.266430
[04/25 14:34:19    119s] TotalInstCnt at PhyDesignMc Initialization: 2294
[04/25 14:34:19    119s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=2252.1M
[04/25 14:34:19    119s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2252.1M, EPOCH TIME: 1745571859.269432
[04/25 14:34:19    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:19    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:19    119s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2252.1M, EPOCH TIME: 1745571859.272189
[04/25 14:34:19    119s] TotalInstCnt at PhyDesignMc Destruction: 2294
[04/25 14:34:19    119s] GigaOpt Hold Optimizer is used
[04/25 14:34:19    119s] End AAE Lib Interpolated Model. (MEM=2252.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] Creating Lib Analyzer ...
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:34:19    119s] Summary for sequential cells identification: 
[04/25 14:34:19    119s]   Identified SBFF number: 94
[04/25 14:34:19    119s]   Identified MBFF number: 0
[04/25 14:34:19    119s]   Identified SB Latch number: 0
[04/25 14:34:19    119s]   Identified MB Latch number: 0
[04/25 14:34:19    119s]   Not identified SBFF number: 24
[04/25 14:34:19    119s]   Not identified MBFF number: 0
[04/25 14:34:19    119s]   Not identified SB Latch number: 0
[04/25 14:34:19    119s]   Not identified MB Latch number: 0
[04/25 14:34:19    119s]   Number of sequential cells which are not FFs: 32
[04/25 14:34:19    119s]  Visiting view : WORST
[04/25 14:34:19    119s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[04/25 14:34:19    119s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[04/25 14:34:19    119s]  Visiting view : BEST
[04/25 14:34:19    119s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 14:34:19    119s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 14:34:19    119s] TLC MultiMap info (StdDelay):
[04/25 14:34:19    119s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:34:19    119s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:34:19    119s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:34:19    119s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:34:19    119s]  Setting StdDelay to: 22.8ps
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:34:19    119s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/25 14:34:19    119s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[04/25 14:34:19    119s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 14:34:19    119s] 
[04/25 14:34:19    119s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:34:19    120s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=2260.1M
[04/25 14:34:19    120s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:00 mem=2260.1M
[04/25 14:34:19    120s] Creating Lib Analyzer, finished. 
[04/25 14:34:19    120s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:00 mem=2260.1M ***
[04/25 14:34:19    120s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:00.1/0:23:15.7 (0.1), mem = 2260.1M
[04/25 14:34:19    120s] Effort level <high> specified for reg2reg path_group
[04/25 14:34:19    120s] Saving timing graph ...
[04/25 14:34:20    120s] Done save timing graph
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:34:20    120s] Deleting Lib Analyzer.
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] TimeStamp Deleting Cell Server End ...
[04/25 14:34:20    120s] Starting delay calculation for Hold views
[04/25 14:34:20    120s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:34:20    120s] #################################################################################
[04/25 14:34:20    120s] # Design Stage: PreRoute
[04/25 14:34:20    120s] # Design Name: calculator_fsm
[04/25 14:34:20    120s] # Design Mode: 90nm
[04/25 14:34:20    120s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:34:20    120s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:34:20    120s] # Signoff Settings: SI Off 
[04/25 14:34:20    120s] #################################################################################
[04/25 14:34:20    120s] Calculate delays in BcWc mode...
[04/25 14:34:20    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 2290.6M, InitMEM = 2290.6M)
[04/25 14:34:20    120s] Start delay calculation (fullDC) (1 T). (MEM=2290.6)
[04/25 14:34:20    120s] *** Calculating scaling factor for FAST libraries using the default operating condition of each library.
[04/25 14:34:20    120s] End AAE Lib Interpolated Model. (MEM=2290.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:20    120s] Total number of fetched objects 2427
[04/25 14:34:20    120s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:20    120s] End delay calculation. (MEM=2270.41 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:20    120s] End delay calculation (fullDC). (MEM=2270.41 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:20    120s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2270.4M) ***
[04/25 14:34:20    120s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:01 mem=2278.4M)
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] Active hold views:
[04/25 14:34:20    120s]  BEST
[04/25 14:34:20    120s]   Dominating endpoints: 0
[04/25 14:34:20    120s]   Dominating TNS: -0.000
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:02:01 mem=2309.7M ***
[04/25 14:34:20    120s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:01 mem=2309.7M ***
[04/25 14:34:20    120s] Restoring timing graph ...
[04/25 14:34:20    120s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/25 14:34:20    120s] Done restore timing graph
[04/25 14:34:20    120s] Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:01 mem=2301.7M ***
[04/25 14:34:20    120s] *info: category slack lower bound [L 0.0] default
[04/25 14:34:20    120s] *info: category slack lower bound [H 0.0] reg2reg 
[04/25 14:34:20    120s] --------------------------------------------------- 
[04/25 14:34:20    120s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/25 14:34:20    120s] --------------------------------------------------- 
[04/25 14:34:20    120s]          WNS    reg2regWNS
[04/25 14:34:20    120s]     0.004 ns      9.578 ns
[04/25 14:34:20    120s] --------------------------------------------------- 
[04/25 14:34:20    120s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:34:20    120s] Summary for sequential cells identification: 
[04/25 14:34:20    120s]   Identified SBFF number: 94
[04/25 14:34:20    120s]   Identified MBFF number: 0
[04/25 14:34:20    120s]   Identified SB Latch number: 0
[04/25 14:34:20    120s]   Identified MB Latch number: 0
[04/25 14:34:20    120s]   Not identified SBFF number: 24
[04/25 14:34:20    120s]   Not identified MBFF number: 0
[04/25 14:34:20    120s]   Not identified SB Latch number: 0
[04/25 14:34:20    120s]   Not identified MB Latch number: 0
[04/25 14:34:20    120s]   Number of sequential cells which are not FFs: 32
[04/25 14:34:20    120s]  Visiting view : WORST
[04/25 14:34:20    120s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[04/25 14:34:20    120s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[04/25 14:34:20    120s]  Visiting view : BEST
[04/25 14:34:20    120s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 14:34:20    120s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 14:34:20    120s] TLC MultiMap info (StdDelay):
[04/25 14:34:20    120s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:34:20    120s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:34:20    120s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:34:20    120s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:34:20    120s]  Setting StdDelay to: 22.8ps
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] TimeStamp Deleting Cell Server End ...
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] Creating Lib Analyzer ...
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 14:34:20    120s] Summary for sequential cells identification: 
[04/25 14:34:20    120s]   Identified SBFF number: 94
[04/25 14:34:20    120s]   Identified MBFF number: 0
[04/25 14:34:20    120s]   Identified SB Latch number: 0
[04/25 14:34:20    120s]   Identified MB Latch number: 0
[04/25 14:34:20    120s]   Not identified SBFF number: 24
[04/25 14:34:20    120s]   Not identified MBFF number: 0
[04/25 14:34:20    120s]   Not identified SB Latch number: 0
[04/25 14:34:20    120s]   Not identified MB Latch number: 0
[04/25 14:34:20    120s]   Number of sequential cells which are not FFs: 32
[04/25 14:34:20    120s]  Visiting view : WORST
[04/25 14:34:20    120s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[04/25 14:34:20    120s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[04/25 14:34:20    120s]  Visiting view : BEST
[04/25 14:34:20    120s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 14:34:20    120s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 14:34:20    120s] TLC MultiMap info (StdDelay):
[04/25 14:34:20    120s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 14:34:20    120s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 14:34:20    120s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 14:34:20    120s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 14:34:20    120s]  Setting StdDelay to: 22.8ps
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 14:34:20    120s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/25 14:34:20    120s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[04/25 14:34:20    120s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/25 14:34:20    120s] 
[04/25 14:34:20    120s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 14:34:21    121s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:01 mem=2309.7M
[04/25 14:34:21    121s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:01 mem=2309.7M
[04/25 14:34:21    121s] Creating Lib Analyzer, finished. 
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] *Info: minBufDelay = 60.9 ps, libStdDelay = 22.8 ps, minBufSize = 6840000 (5.0)
[04/25 14:34:21    121s] *Info: worst delay setup view: WORST
[04/25 14:34:21    121s] Footprint list for hold buffering (delay unit: ps)
[04/25 14:34:21    121s] =================================================================
[04/25 14:34:21    121s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/25 14:34:21    121s] ------------------------------------------------------------------
[04/25 14:34:21    121s] *Info:       25.1       2.72     38.45    5.0  38.55 CLKBUFX2 (A,Y)
[04/25 14:34:21    121s] *Info:       25.1       2.72     38.45    5.0  38.55 BUFX2 (A,Y)
[04/25 14:34:21    121s] *Info:       22.3       2.82     26.11    6.0  26.03 CLKBUFX3 (A,Y)
[04/25 14:34:21    121s] *Info:       22.3       2.82     26.11    6.0  26.03 BUFX3 (A,Y)
[04/25 14:34:21    121s] *Info:       24.9       2.80     20.41    7.0  19.48 CLKBUFX4 (A,Y)
[04/25 14:34:21    121s] *Info:       24.9       2.80     20.41    7.0  19.48 BUFX4 (A,Y)
[04/25 14:34:21    121s] *Info:       22.2       2.74     13.29    9.0  13.13 BUFX6 (A,Y)
[04/25 14:34:21    121s] *Info:       22.2       2.74     13.29    9.0  13.13 CLKBUFX6 (A,Y)
[04/25 14:34:21    121s] *Info:       55.2       2.91     77.37    9.0  77.12 DLY1X1 (A,Y)
[04/25 14:34:21    121s] *Info:       23.9       2.76      9.97   11.0   9.90 BUFX8 (A,Y)
[04/25 14:34:21    121s] *Info:       23.9       2.76      9.97   11.0   9.90 CLKBUFX8 (A,Y)
[04/25 14:34:21    121s] *Info:       60.0       3.01     19.46   11.0  19.49 DLY1X4 (A,Y)
[04/25 14:34:21    121s] *Info:       23.9       2.80      8.07   15.0   6.72 CLKBUFX12 (A,Y)
[04/25 14:34:21    121s] *Info:       23.9       2.80      8.07   15.0   6.72 BUFX12 (A,Y)
[04/25 14:34:21    121s] *Info:      104.1       3.31     76.90   17.0  77.12 DLY2X1 (A,Y)
[04/25 14:34:21    121s] *Info:       23.3       2.80      6.65   20.0   5.11 CLKBUFX16 (A,Y)
[04/25 14:34:21    121s] *Info:       23.3       2.80      6.65   20.0   5.11 BUFX16 (A,Y)
[04/25 14:34:21    121s] *Info:      109.5       3.24     19.46   20.0  19.41 DLY2X4 (A,Y)
[04/25 14:34:21    121s] *Info:       24.0       2.77      5.22   24.0   4.10 CLKBUFX20 (A,Y)
[04/25 14:34:21    121s] *Info:       24.0       2.77      5.22   24.0   4.10 BUFX20 (A,Y)
[04/25 14:34:21    121s] *Info:      153.0       3.27     76.90   24.0  77.11 DLY3X1 (A,Y)
[04/25 14:34:21    121s] *Info:      153.6       3.30     19.94   26.0  19.43 DLY3X4 (A,Y)
[04/25 14:34:21    121s] *Info:      196.1       3.30     76.42   29.0  76.73 DLY4X1 (A,Y)
[04/25 14:34:21    121s] *Info:      198.5       3.35     19.94   31.0  19.53 DLY4X4 (A,Y)
[04/25 14:34:21    121s] =================================================================
[04/25 14:34:21    121s] Hold Timer stdDelay =  8.3ps
[04/25 14:34:21    121s]  Visiting view : BEST
[04/25 14:34:21    121s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 14:34:21    121s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 14:34:21    121s] Hold Timer stdDelay =  8.3ps (BEST)
[04/25 14:34:21    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2309.7M, EPOCH TIME: 1745571861.199639
[04/25 14:34:21    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:21    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:21    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2309.7M, EPOCH TIME: 1745571861.210195
[04/25 14:34:21    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:21    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:21    121s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST
Hold views included:
 BEST

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  9.578  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.094  |  0.094  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2328.8M, EPOCH TIME: 1745571861.226260
[04/25 14:34:21    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:21    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:21    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2328.8M, EPOCH TIME: 1745571861.236728
[04/25 14:34:21    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:21    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:21    121s] Density: 33.067%
       (73.299% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1969.3M, totSessionCpu=0:02:01 **
[04/25 14:34:21    121s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:01.5/0:23:17.0 (0.1), mem = 2237.8M
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] =============================================================================================
[04/25 14:34:21    121s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.15-s110_1
[04/25 14:34:21    121s] =============================================================================================
[04/25 14:34:21    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:21    121s] ---------------------------------------------------------------------------------------------
[04/25 14:34:21    121s] [ ViewPruning            ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:21    121s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 14:34:21    121s] [ DrvReport              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[04/25 14:34:21    121s] [ SlackTraversorInit     ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[04/25 14:34:21    121s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[04/25 14:34:21    121s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  42.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:34:21    121s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:21    121s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:21    121s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:21    121s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:21    121s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:21    121s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:21    121s] [ TimingUpdate           ]     10   0:00:00.1  (   8.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 14:34:21    121s] [ FullDelayCalc          ]      2   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:34:21    121s] [ TimingReport           ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.1
[04/25 14:34:21    121s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:34:21    121s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 14:34:21    121s] [ MISC                   ]          0:00:00.2  (  18.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/25 14:34:21    121s] ---------------------------------------------------------------------------------------------
[04/25 14:34:21    121s]  BuildHoldData #1 TOTAL             0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/25 14:34:21    121s] ---------------------------------------------------------------------------------------------
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:01.5/0:23:17.0 (0.1), mem = 2237.8M
[04/25 14:34:21    121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45015.11
[04/25 14:34:21    121s] #optDebug: Start CG creation (mem=2237.8M)
[04/25 14:34:21    121s]  ...initializing CG  maxDriveDist 491.581500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 49.158000 
[04/25 14:34:21    121s] (cpu=0:00:00.0, mem=2434.6M)
[04/25 14:34:21    121s]  ...processing cgPrt (cpu=0:00:00.0, mem=2434.6M)
[04/25 14:34:21    121s]  ...processing cgEgp (cpu=0:00:00.0, mem=2434.6M)
[04/25 14:34:21    121s]  ...processing cgPbk (cpu=0:00:00.0, mem=2434.6M)
[04/25 14:34:21    121s]  ...processing cgNrb(cpu=0:00:00.0, mem=2434.6M)
[04/25 14:34:21    121s]  ...processing cgObs (cpu=0:00:00.0, mem=2434.6M)
[04/25 14:34:21    121s]  ...processing cgCon (cpu=0:00:00.0, mem=2434.6M)
[04/25 14:34:21    121s]  ...processing cgPdm (cpu=0:00:00.0, mem=2434.6M)
[04/25 14:34:21    121s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2434.6M)
[04/25 14:34:21    121s] {MMLU 0 0 2427}
[04/25 14:34:21    121s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=2434.6M
[04/25 14:34:21    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=2434.6M
[04/25 14:34:21    121s] HoldSingleBuffer minRootGain=0.000
[04/25 14:34:21    121s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[04/25 14:34:21    121s] HoldSingleBuffer minRootGain=0.000
[04/25 14:34:21    121s] HoldSingleBuffer minRootGain=0.000
[04/25 14:34:21    121s] HoldSingleBuffer minRootGain=0.000
[04/25 14:34:21    121s] *info: Run optDesign holdfix with 1 thread.
[04/25 14:34:21    121s] Info: 1 clock net  excluded from IPO operation.
[04/25 14:34:21    121s] --------------------------------------------------- 
[04/25 14:34:21    121s]    Hold Timing Summary  - Initial 
[04/25 14:34:21    121s] --------------------------------------------------- 
[04/25 14:34:21    121s]  Target slack:       0.0000 ns
[04/25 14:34:21    121s]  View: BEST 
[04/25 14:34:21    121s]    WNS:       0.0944
[04/25 14:34:21    121s]    TNS:       0.0000
[04/25 14:34:21    121s]    VP :            0
[04/25 14:34:21    121s]    Worst hold path end point: done_reg77/D 
[04/25 14:34:21    121s] --------------------------------------------------- 
[04/25 14:34:21    121s] *** Hold timing is met. Hold fixing is not needed 
[04/25 14:34:21    121s] **INFO: total 0 insts, 0 nets marked don't touch
[04/25 14:34:21    121s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/25 14:34:21    121s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] Capturing REF for hold ...
[04/25 14:34:21    121s]    Hold Timing Snapshot: (REF)
[04/25 14:34:21    121s]              All PG WNS: 0.000
[04/25 14:34:21    121s]              All PG TNS: 0.000
[04/25 14:34:21    121s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45015.11
[04/25 14:34:21    121s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:02:01.5/0:23:17.1 (0.1), mem = 2434.6M
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] =============================================================================================
[04/25 14:34:21    121s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.15-s110_1
[04/25 14:34:21    121s] =============================================================================================
[04/25 14:34:21    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:21    121s] ---------------------------------------------------------------------------------------------
[04/25 14:34:21    121s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:21    121s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  86.3 % )     0:00:00.1 /  0:00:00.0    0.8
[04/25 14:34:21    121s] [ MISC                   ]          0:00:00.0  (  13.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:21    121s] ---------------------------------------------------------------------------------------------
[04/25 14:34:21    121s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.2
[04/25 14:34:21    121s] ---------------------------------------------------------------------------------------------
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] Active setup views:
[04/25 14:34:21    121s]  WORST
[04/25 14:34:21    121s]   Dominating endpoints: 0
[04/25 14:34:21    121s]   Dominating TNS: -0.000
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 14:34:21    121s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 14:34:21    121s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2380.79 MB )
[04/25 14:34:21    121s] (I)      ==================== Layers =====================
[04/25 14:34:21    121s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:21    121s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 14:34:21    121s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:21    121s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 14:34:21    121s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 14:34:21    121s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:21    121s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 14:34:21    121s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 14:34:21    121s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 14:34:21    121s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 14:34:21    121s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 14:34:21    121s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 14:34:21    121s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 14:34:21    121s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 14:34:21    121s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 14:34:21    121s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 14:34:21    121s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 14:34:21    121s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 14:34:21    121s] (I)      Started Import and model ( Curr Mem: 2380.79 MB )
[04/25 14:34:21    121s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 14:34:21    121s] (I)      == Non-default Options ==
[04/25 14:34:21    121s] (I)      Build term to term wires                           : false
[04/25 14:34:21    121s] (I)      Maximum routing layer                              : 11
[04/25 14:34:21    121s] (I)      Minimum routing layer                              : 1
[04/25 14:34:21    121s] (I)      Number of threads                                  : 1
[04/25 14:34:21    121s] (I)      Method to set GCell size                           : row
[04/25 14:34:21    121s] (I)      Counted 1882 PG shapes. We will not process PG shapes layer by layer.
[04/25 14:34:21    121s] (I)      Use row-based GCell size
[04/25 14:34:21    121s] (I)      Use row-based GCell align
[04/25 14:34:21    121s] (I)      layer 0 area = 80000
[04/25 14:34:21    121s] (I)      layer 1 area = 80000
[04/25 14:34:21    121s] (I)      layer 2 area = 80000
[04/25 14:34:21    121s] (I)      layer 3 area = 80000
[04/25 14:34:21    121s] (I)      layer 4 area = 80000
[04/25 14:34:21    121s] (I)      layer 5 area = 80000
[04/25 14:34:21    121s] (I)      layer 6 area = 80000
[04/25 14:34:21    121s] (I)      layer 7 area = 80000
[04/25 14:34:21    121s] (I)      layer 8 area = 80000
[04/25 14:34:21    121s] (I)      layer 9 area = 400000
[04/25 14:34:21    121s] (I)      layer 10 area = 400000
[04/25 14:34:21    121s] (I)      GCell unit size   : 3420
[04/25 14:34:21    121s] (I)      GCell multiplier  : 1
[04/25 14:34:21    121s] (I)      GCell row height  : 3420
[04/25 14:34:21    121s] (I)      Actual row height : 3420
[04/25 14:34:21    121s] (I)      GCell align ref   : 12000 12160
[04/25 14:34:21    121s] [NR-eGR] Track table information for default rule: 
[04/25 14:34:21    121s] [NR-eGR] M1 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] M2 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] M3 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] M4 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] M5 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] M6 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] M7 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] M8 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] M9 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] M10 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] M11 has single uniform track structure
[04/25 14:34:21    121s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:21    121s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:21    121s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:21    121s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:21    121s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:21    121s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:21    121s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:21    121s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:21    121s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:21    121s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 14:34:21    121s] [NR-eGR] No double-cut via on layer 1
[04/25 14:34:21    121s] [NR-eGR] No double-cut via on layer 2
[04/25 14:34:21    121s] [NR-eGR] No double-cut via on layer 3
[04/25 14:34:21    121s] [NR-eGR] No double-cut via on layer 4
[04/25 14:34:21    121s] [NR-eGR] No double-cut via on layer 5
[04/25 14:34:21    121s] [NR-eGR] No double-cut via on layer 6
[04/25 14:34:21    121s] [NR-eGR] No double-cut via on layer 7
[04/25 14:34:21    121s] [NR-eGR] No double-cut via on layer 8
[04/25 14:34:21    121s] [NR-eGR] No double-cut via on layer 9
[04/25 14:34:21    121s] [NR-eGR] No double-cut via on layer 10
[04/25 14:34:21    121s] (I)      =============== Default via ===============
[04/25 14:34:21    121s] (I)      +----+------------------+-----------------+
[04/25 14:34:21    121s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 14:34:21    121s] (I)      +----+------------------+-----------------+
[04/25 14:34:21    121s] (I)      |  1 |                  |                 |
[04/25 14:34:21    121s] (I)      |  2 |                  |                 |
[04/25 14:34:21    121s] (I)      |  3 |                  |                 |
[04/25 14:34:21    121s] (I)      |  4 |                  |                 |
[04/25 14:34:21    121s] (I)      |  5 |                  |                 |
[04/25 14:34:21    121s] (I)      |  6 |                  |                 |
[04/25 14:34:21    121s] (I)      |  7 |                  |                 |
[04/25 14:34:21    121s] (I)      |  8 |                  |                 |
[04/25 14:34:21    121s] (I)      |  9 |                  |                 |
[04/25 14:34:21    121s] (I)      | 10 |                  |                 |
[04/25 14:34:21    121s] (I)      +----+------------------+-----------------+
[04/25 14:34:21    121s] [NR-eGR] Read 3486 PG shapes
[04/25 14:34:21    121s] [NR-eGR] Read 0 clock shapes
[04/25 14:34:21    121s] [NR-eGR] Read 0 other shapes
[04/25 14:34:21    121s] [NR-eGR] #Routing Blockages  : 0
[04/25 14:34:21    121s] [NR-eGR] #Instance Blockages : 79715
[04/25 14:34:21    121s] [NR-eGR] #PG Blockages       : 3486
[04/25 14:34:21    121s] [NR-eGR] #Halo Blockages     : 0
[04/25 14:34:21    121s] [NR-eGR] #Boundary Blockages : 0
[04/25 14:34:21    121s] [NR-eGR] #Clock Blockages    : 0
[04/25 14:34:21    121s] [NR-eGR] #Other Blockages    : 0
[04/25 14:34:21    121s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 14:34:21    121s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 14:34:21    121s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 14:34:21    121s] (I)      early_global_route_priority property id does not exist.
[04/25 14:34:21    121s] (I)      Read Num Blocks=83201  Num Prerouted Wires=0  Num CS=0
[04/25 14:34:21    121s] (I)      Layer 0 (H) : #blockages 80125 : #preroutes 0
[04/25 14:34:21    121s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:21    121s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:21    121s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:21    121s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:21    121s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:21    121s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:21    121s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 14:34:21    121s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 14:34:21    121s] (I)      Layer 9 (V) : #blockages 308 : #preroutes 0
[04/25 14:34:21    121s] (I)      Layer 10 (H) : #blockages 144 : #preroutes 0
[04/25 14:34:21    121s] (I)      Number of ignored nets                =      0
[04/25 14:34:21    121s] (I)      Number of connected nets              =      0
[04/25 14:34:21    121s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 14:34:21    121s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 14:34:21    121s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 14:34:21    121s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 14:34:21    121s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 14:34:21    121s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 14:34:21    121s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 14:34:21    121s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 14:34:21    121s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 14:34:21    121s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 14:34:21    121s] (I)      Ndr track 0 does not exist
[04/25 14:34:21    121s] (I)      ---------------------Grid Graph Info--------------------
[04/25 14:34:21    121s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 14:34:21    121s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 14:34:21    121s] (I)      Site width          :   400  (dbu)
[04/25 14:34:21    121s] (I)      Row height          :  3420  (dbu)
[04/25 14:34:21    121s] (I)      GCell row height    :  3420  (dbu)
[04/25 14:34:21    121s] (I)      GCell width         :  3420  (dbu)
[04/25 14:34:21    121s] (I)      GCell height        :  3420  (dbu)
[04/25 14:34:21    121s] (I)      Grid                :    89    88    11
[04/25 14:34:21    121s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 14:34:21    121s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 14:34:21    121s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 14:34:21    121s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 14:34:21    121s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 14:34:21    121s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 14:34:21    121s] (I)      Default pitch size  :   380   400   400   400   400   400   400   400   800  1000  1000
[04/25 14:34:21    121s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 14:34:21    121s] (I)      Num tracks per GCell:  9.00  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 14:34:21    121s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 14:34:21    121s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 14:34:21    121s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 14:34:21    121s] (I)      --------------------------------------------------------
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] [NR-eGR] ============ Routing rule table ============
[04/25 14:34:21    121s] [NR-eGR] Rule id: 0  Nets: 2425
[04/25 14:34:21    121s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 14:34:21    121s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10    11 
[04/25 14:34:21    121s] (I)                    Pitch  380  400  400  400  400  400  400  400  800  1000  1000 
[04/25 14:34:21    121s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 14:34:21    121s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 14:34:21    121s] [NR-eGR] ========================================
[04/25 14:34:21    121s] [NR-eGR] 
[04/25 14:34:21    121s] (I)      =============== Blocked Tracks ===============
[04/25 14:34:21    121s] (I)      +-------+---------+----------+---------------+
[04/25 14:34:21    121s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 14:34:21    121s] (I)      +-------+---------+----------+---------------+
[04/25 14:34:21    121s] (I)      |     1 |   70577 |    41234 |        58.42% |
[04/25 14:34:21    121s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 14:34:21    121s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 14:34:21    121s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 14:34:21    121s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 14:34:21    121s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 14:34:21    121s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 14:34:21    121s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 14:34:21    121s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 14:34:21    121s] (I)      |    10 |   26840 |     5933 |        22.11% |
[04/25 14:34:21    121s] (I)      |    11 |   26700 |     5864 |        21.96% |
[04/25 14:34:21    121s] (I)      +-------+---------+----------+---------------+
[04/25 14:34:21    121s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2380.79 MB )
[04/25 14:34:21    121s] (I)      Reset routing kernel
[04/25 14:34:21    121s] (I)      Started Global Routing ( Curr Mem: 2380.79 MB )
[04/25 14:34:21    121s] (I)      totalPins=8587  totalGlobalPin=8340 (97.12%)
[04/25 14:34:21    121s] (I)      total 2D Cap : 41752 = (20845 H, 20907 V)
[04/25 14:34:21    121s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [10, 11]
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1a Route ============
[04/25 14:34:21    121s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 6
[04/25 14:34:21    121s] (I)      Usage: 445 = (185 H, 260 V) = (0.89% H, 1.24% V) = (3.164e+02um H, 4.446e+02um V)
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1b Route ============
[04/25 14:34:21    121s] (I)      Usage: 445 = (185 H, 260 V) = (0.89% H, 1.24% V) = (3.164e+02um H, 4.446e+02um V)
[04/25 14:34:21    121s] (I)      Overflow of layer group 1: 0.00% H + 0.26% V. EstWL: 7.609500e+02um
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1c Route ============
[04/25 14:34:21    121s] (I)      Level2 Grid: 18 x 18
[04/25 14:34:21    121s] (I)      Usage: 445 = (185 H, 260 V) = (0.89% H, 1.24% V) = (3.164e+02um H, 4.446e+02um V)
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1d Route ============
[04/25 14:34:21    121s] (I)      Usage: 450 = (188 H, 262 V) = (0.90% H, 1.25% V) = (3.215e+02um H, 4.480e+02um V)
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1e Route ============
[04/25 14:34:21    121s] (I)      Usage: 450 = (188 H, 262 V) = (0.90% H, 1.25% V) = (3.215e+02um H, 4.480e+02um V)
[04/25 14:34:21    121s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 7.695000e+02um
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1l Route ============
[04/25 14:34:21    121s] (I)      total 2D Cap : 207779 = (120372 H, 87407 V)
[04/25 14:34:21    121s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [7, 11]
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1a Route ============
[04/25 14:34:21    121s] (I)      Usage: 805 = (357 H, 448 V) = (0.30% H, 0.51% V) = (6.105e+02um H, 7.661e+02um V)
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1b Route ============
[04/25 14:34:21    121s] (I)      Usage: 805 = (357 H, 448 V) = (0.30% H, 0.51% V) = (6.105e+02um H, 7.661e+02um V)
[04/25 14:34:21    121s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.376550e+03um
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1c Route ============
[04/25 14:34:21    121s] (I)      Usage: 805 = (357 H, 448 V) = (0.30% H, 0.51% V) = (6.105e+02um H, 7.661e+02um V)
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1d Route ============
[04/25 14:34:21    121s] (I)      Usage: 805 = (357 H, 448 V) = (0.30% H, 0.51% V) = (6.105e+02um H, 7.661e+02um V)
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1e Route ============
[04/25 14:34:21    121s] (I)      Usage: 805 = (357 H, 448 V) = (0.30% H, 0.51% V) = (6.105e+02um H, 7.661e+02um V)
[04/25 14:34:21    121s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.376550e+03um
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1l Route ============
[04/25 14:34:21    121s] (I)      total 2D Cap : 571256 = (283842 H, 287414 V)
[04/25 14:34:21    121s] [NR-eGR] Layer group 3: route 2417 net(s) in layer range [1, 11]
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1a Route ============
[04/25 14:34:21    121s] (I)      Usage: 23524 = (11368 H, 12156 V) = (4.01% H, 4.23% V) = (1.944e+04um H, 2.079e+04um V)
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1b Route ============
[04/25 14:34:21    121s] (I)      Usage: 23524 = (11368 H, 12156 V) = (4.01% H, 4.23% V) = (1.944e+04um H, 2.079e+04um V)
[04/25 14:34:21    121s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.022604e+04um
[04/25 14:34:21    121s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 14:34:21    121s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1c Route ============
[04/25 14:34:21    121s] (I)      Usage: 23524 = (11368 H, 12156 V) = (4.01% H, 4.23% V) = (1.944e+04um H, 2.079e+04um V)
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1d Route ============
[04/25 14:34:21    121s] (I)      Usage: 23524 = (11368 H, 12156 V) = (4.01% H, 4.23% V) = (1.944e+04um H, 2.079e+04um V)
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1e Route ============
[04/25 14:34:21    121s] (I)      Usage: 23524 = (11368 H, 12156 V) = (4.01% H, 4.23% V) = (1.944e+04um H, 2.079e+04um V)
[04/25 14:34:21    121s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.022604e+04um
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] (I)      ============  Phase 1l Route ============
[04/25 14:34:21    121s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 14:34:21    121s] (I)      Layer  1:      30230        81        45       26352       43344    (37.81%) 
[04/25 14:34:21    121s] (I)      Layer  2:      65950     11360         0           0       66203    ( 0.00%) 
[04/25 14:34:21    121s] (I)      Layer  3:      65738      9401         0           0       66211    ( 0.00%) 
[04/25 14:34:21    121s] (I)      Layer  4:      65935      2172         0           0       66203    ( 0.00%) 
[04/25 14:34:21    121s] (I)      Layer  5:      65738       755         0           0       66211    ( 0.00%) 
[04/25 14:34:21    121s] (I)      Layer  6:      65935       257         0           0       66203    ( 0.00%) 
[04/25 14:34:21    121s] (I)      Layer  7:      65738       242         0           0       66211    ( 0.00%) 
[04/25 14:34:21    121s] (I)      Layer  8:      65935       269         0           0       66203    ( 0.00%) 
[04/25 14:34:21    121s] (I)      Layer  9:      32839        78         0           0       33106    ( 0.00%) 
[04/25 14:34:21    121s] (I)      Layer 10:      20608       276        14        3482       23000    (13.15%) 
[04/25 14:34:21    121s] (I)      Layer 11:      20572       181         0        3256       23229    (12.29%) 
[04/25 14:34:21    121s] (I)      Total:        565218     25072        59       33088      586117    ( 5.34%) 
[04/25 14:34:21    121s] (I)      
[04/25 14:34:21    121s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 14:34:21    121s] [NR-eGR]                        OverCon            
[04/25 14:34:21    121s] [NR-eGR]                         #Gcell     %Gcell
[04/25 14:34:21    121s] [NR-eGR]        Layer             (1-2)    OverCon
[04/25 14:34:21    121s] [NR-eGR] ----------------------------------------------
[04/25 14:34:21    121s] [NR-eGR]      M1 ( 1)        45( 0.93%)   ( 0.93%) 
[04/25 14:34:21    121s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:21    121s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:21    121s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:21    121s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:21    121s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:21    121s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:21    121s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:21    121s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:21    121s] [NR-eGR]     M10 (10)        14( 0.21%)   ( 0.21%) 
[04/25 14:34:21    121s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 14:34:21    121s] [NR-eGR] ----------------------------------------------
[04/25 14:34:21    121s] [NR-eGR]        Total        59( 0.07%)   ( 0.07%) 
[04/25 14:34:21    121s] [NR-eGR] 
[04/25 14:34:21    121s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2380.79 MB )
[04/25 14:34:21    121s] (I)      total 2D Cap : 572076 = (284334 H, 287742 V)
[04/25 14:34:21    121s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 14:34:21    121s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2380.79 MB )
[04/25 14:34:21    121s] (I)      ========================================= Runtime Summary =========================================
[04/25 14:34:21    121s] (I)       Step                                              %        Start       Finish      Real       CPU 
[04/25 14:34:21    121s] (I)      ---------------------------------------------------------------------------------------------------
[04/25 14:34:21    121s] (I)       Early Global Route kernel                   100.00%  1125.80 sec  1125.84 sec  0.04 sec  0.04 sec 
[04/25 14:34:21    121s] (I)       +-Import and model                           51.87%  1125.80 sec  1125.82 sec  0.02 sec  0.02 sec 
[04/25 14:34:21    121s] (I)       | +-Create place DB                           8.36%  1125.80 sec  1125.80 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Import place data                       8.31%  1125.80 sec  1125.80 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Read instances and placement          4.54%  1125.80 sec  1125.80 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Read nets                             3.62%  1125.80 sec  1125.80 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | +-Create route DB                          40.08%  1125.80 sec  1125.82 sec  0.02 sec  0.02 sec 
[04/25 14:34:21    121s] (I)       | | +-Import route data (1T)                 39.76%  1125.80 sec  1125.82 sec  0.02 sec  0.02 sec 
[04/25 14:34:21    121s] (I)       | | | +-Read blockages ( Layer 1-11 )        25.84%  1125.80 sec  1125.81 sec  0.01 sec  0.01 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Read routing blockages              0.00%  1125.80 sec  1125.80 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Read instance blockages            24.95%  1125.80 sec  1125.81 sec  0.01 sec  0.01 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Read PG blockages                   0.38%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Read clock blockages                0.01%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Read other blockages                0.01%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Read halo blockages                 0.07%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Read boundary cut boxes             0.00%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Read blackboxes                       0.01%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Read prerouted                        0.93%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Read unlegalized nets                 0.18%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Read nets                             0.77%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Set up via pillars                    0.01%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Initialize 3D grid graph              0.13%  1125.81 sec  1125.81 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Model blockage capacity               8.98%  1125.81 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Initialize 3D capacity              8.56%  1125.81 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | +-Read aux data                             0.00%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | +-Others data preparation                   0.16%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | +-Create route kernel                       2.67%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       +-Global Routing                             42.87%  1125.82 sec  1125.84 sec  0.02 sec  0.02 sec 
[04/25 14:34:21    121s] (I)       | +-Initialization                            0.46%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | +-Net group 1                               4.28%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Generate topology                       0.12%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1a                                0.74%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Pattern routing (1T)                  0.52%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1b                                0.52%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Monotonic routing (1T)                0.43%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1c                                0.33%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Two level Routing                     0.27%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Two Level Routing (Regular)         0.05%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1d                                1.27%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Detoured routing (1T)                 1.21%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1e                                0.15%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Route legalization                    0.05%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | | +-Legalize Blockage Violations        0.01%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1l                                0.40%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Layer assignment (1T)                 0.35%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | +-Net group 2                               1.93%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Generate topology                       0.06%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1a                                0.50%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Pattern routing (1T)                  0.45%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1b                                0.04%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1c                                0.02%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1d                                0.01%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1e                                0.10%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Route legalization                    0.00%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1l                                0.37%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Layer assignment (1T)                 0.32%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | +-Net group 3                              32.98%  1125.82 sec  1125.84 sec  0.01 sec  0.01 sec 
[04/25 14:34:21    121s] (I)       | | +-Generate topology                       2.98%  1125.82 sec  1125.82 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1a                                5.53%  1125.82 sec  1125.83 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Pattern routing (1T)                  4.71%  1125.82 sec  1125.83 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Add via demand to 2D                  0.64%  1125.83 sec  1125.83 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1b                                0.07%  1125.83 sec  1125.83 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1c                                0.01%  1125.83 sec  1125.83 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1d                                0.01%  1125.83 sec  1125.83 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1e                                0.11%  1125.83 sec  1125.83 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | | +-Route legalization                    0.00%  1125.83 sec  1125.83 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | | +-Phase 1l                               22.91%  1125.83 sec  1125.84 sec  0.01 sec  0.01 sec 
[04/25 14:34:21    121s] (I)       | | | +-Layer assignment (1T)                22.25%  1125.83 sec  1125.84 sec  0.01 sec  0.01 sec 
[04/25 14:34:21    121s] (I)       | +-Clean cong LA                             0.00%  1125.84 sec  1125.84 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       +-Export 3D cong map                          2.04%  1125.84 sec  1125.84 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)       | +-Export 2D cong map                        0.18%  1125.84 sec  1125.84 sec  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)      ======================= Summary by functions ========================
[04/25 14:34:21    121s] (I)       Lv  Step                                      %      Real       CPU 
[04/25 14:34:21    121s] (I)      ---------------------------------------------------------------------
[04/25 14:34:21    121s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[04/25 14:34:21    121s] (I)        1  Import and model                     51.87%  0.02 sec  0.02 sec 
[04/25 14:34:21    121s] (I)        1  Global Routing                       42.87%  0.02 sec  0.02 sec 
[04/25 14:34:21    121s] (I)        1  Export 3D cong map                    2.04%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        2  Create route DB                      40.08%  0.02 sec  0.02 sec 
[04/25 14:34:21    121s] (I)        2  Net group 3                          32.98%  0.01 sec  0.01 sec 
[04/25 14:34:21    121s] (I)        2  Create place DB                       8.36%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        2  Net group 1                           4.28%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        2  Create route kernel                   2.67%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        2  Net group 2                           1.93%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        2  Initialization                        0.46%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        2  Export 2D cong map                    0.18%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        2  Others data preparation               0.16%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        3  Import route data (1T)               39.76%  0.02 sec  0.02 sec 
[04/25 14:34:21    121s] (I)        3  Phase 1l                             23.67%  0.01 sec  0.01 sec 
[04/25 14:34:21    121s] (I)        3  Import place data                     8.31%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        3  Phase 1a                              6.77%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        3  Generate topology                     3.15%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        3  Phase 1d                              1.29%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        3  Phase 1b                              0.63%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        3  Phase 1e                              0.37%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        3  Phase 1c                              0.36%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Read blockages ( Layer 1-11 )        25.84%  0.01 sec  0.01 sec 
[04/25 14:34:21    121s] (I)        4  Layer assignment (1T)                22.92%  0.01 sec  0.01 sec 
[04/25 14:34:21    121s] (I)        4  Model blockage capacity               8.98%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Pattern routing (1T)                  5.68%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Read instances and placement          4.54%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Read nets                             4.40%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Detoured routing (1T)                 1.21%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Read prerouted                        0.93%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Add via demand to 2D                  0.64%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Monotonic routing (1T)                0.43%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Two level Routing                     0.27%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Read unlegalized nets                 0.18%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Initialize 3D grid graph              0.13%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Pattern Routing Avoiding Blockages    0.12%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        5  Read instance blockages              24.95%  0.01 sec  0.01 sec 
[04/25 14:34:21    121s] (I)        5  Initialize 3D capacity                8.56%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        5  Read PG blockages                     0.38%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        5  Read halo blockages                   0.07%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        5  Two Level Routing (Strong)            0.06%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        5  Two Level Routing (Regular)           0.05%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/25 14:34:21    121s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 14:34:21    121s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 14:34:21    121s] OPERPROF: Starting HotSpotCal at level 1, MEM:2380.8M, EPOCH TIME: 1745571861.356921
[04/25 14:34:21    121s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:21    121s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 14:34:21    121s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:21    121s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 14:34:21    121s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:21    121s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 14:34:21    121s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 14:34:21    121s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2380.8M, EPOCH TIME: 1745571861.357415
[04/25 14:34:21    121s] [hotspot] Hotspot report including placement blocked areas
[04/25 14:34:21    121s] OPERPROF: Starting HotSpotCal at level 1, MEM:2380.8M, EPOCH TIME: 1745571861.357473
[04/25 14:34:21    121s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:21    121s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 14:34:21    121s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:21    121s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 14:34:21    121s] [hotspot] +------------+---------------+---------------+
[04/25 14:34:21    121s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 14:34:21    121s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 14:34:21    121s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2380.8M, EPOCH TIME: 1745571861.357836
[04/25 14:34:21    121s] Reported timing to dir ./timingReports
[04/25 14:34:21    121s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2076.2M, totSessionCpu=0:02:02 **
[04/25 14:34:21    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2342.8M, EPOCH TIME: 1745571861.361559
[04/25 14:34:21    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:21    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:21    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2342.8M, EPOCH TIME: 1745571861.372156
[04/25 14:34:21    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:21    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:21    121s] Saving timing graph ...
[04/25 14:34:21    121s] Done save timing graph
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] TimeStamp Deleting Cell Server Begin ...
[04/25 14:34:21    121s] 
[04/25 14:34:21    121s] TimeStamp Deleting Cell Server End ...
[04/25 14:34:21    121s] Starting delay calculation for Hold views
[04/25 14:34:21    121s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:34:21    121s] #################################################################################
[04/25 14:34:21    121s] # Design Stage: PreRoute
[04/25 14:34:21    121s] # Design Name: calculator_fsm
[04/25 14:34:21    121s] # Design Mode: 90nm
[04/25 14:34:21    121s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:34:21    121s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:34:21    121s] # Signoff Settings: SI Off 
[04/25 14:34:21    121s] #################################################################################
[04/25 14:34:21    121s] Calculate delays in BcWc mode...
[04/25 14:34:21    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 2365.3M, InitMEM = 2365.3M)
[04/25 14:34:21    121s] Start delay calculation (fullDC) (1 T). (MEM=2365.31)
[04/25 14:34:21    121s] *** Calculating scaling factor for FAST libraries using the default operating condition of each library.
[04/25 14:34:21    121s] End AAE Lib Interpolated Model. (MEM=2365.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:21    121s] Total number of fetched objects 2427
[04/25 14:34:21    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:21    121s] End delay calculation. (MEM=2353.12 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:21    121s] End delay calculation (fullDC). (MEM=2353.12 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:21    121s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2353.1M) ***
[04/25 14:34:21    122s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:02 mem=2361.1M)
[04/25 14:34:21    122s] Restoring timing graph ...
[04/25 14:34:22    122s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/25 14:34:22    122s] Done restore timing graph
[04/25 14:34:22    122s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST 
Hold views included:
 BEST

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  9.578  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   35    |   34    |   34    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.094  |  0.094  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   34    |   34    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/25 14:34:22    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2366.1M, EPOCH TIME: 1745571862.534197
[04/25 14:34:22    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] 
[04/25 14:34:22    122s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:22    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2366.1M, EPOCH TIME: 1745571862.545126
[04/25 14:34:22    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:22    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] Density: 33.067%
       (73.299% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2366.1M, EPOCH TIME: 1745571862.548676
[04/25 14:34:22    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] 
[04/25 14:34:22    122s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:22    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2366.1M, EPOCH TIME: 1745571862.559028
[04/25 14:34:22    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:22    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2366.1M, EPOCH TIME: 1745571862.562249
[04/25 14:34:22    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] 
[04/25 14:34:22    122s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:34:22    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2366.1M, EPOCH TIME: 1745571862.572574
[04/25 14:34:22    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 14:34:22    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:01.0, MEM=2366.1M
[04/25 14:34:22    122s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2113.1M, totSessionCpu=0:02:02 **
[04/25 14:34:22    122s] *** Finished optDesign ***
[04/25 14:34:22    122s] Info: Destroy the CCOpt slew target map.
[04/25 14:34:22    122s] clean pInstBBox. size 0
[04/25 14:34:22    122s] All LLGs are deleted
[04/25 14:34:22    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:34:22    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2358.1M, EPOCH TIME: 1745571862.612958
[04/25 14:34:22    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2358.1M, EPOCH TIME: 1745571862.613011
[04/25 14:34:22    122s] Info: pop threads available for lower-level modules during optimization.
[04/25 14:34:22    122s] *** optDesign #2 [finish] : cpu/real = 0:00:03.7/0:00:04.0 (0.9), totSession cpu/real = 0:02:02.5/0:23:18.4 (0.1), mem = 2358.1M
[04/25 14:34:22    122s] 
[04/25 14:34:22    122s] =============================================================================================
[04/25 14:34:22    122s]  Final TAT Report : optDesign #2                                                21.15-s110_1
[04/25 14:34:22    122s] =============================================================================================
[04/25 14:34:22    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 14:34:22    122s] ---------------------------------------------------------------------------------------------
[04/25 14:34:22    122s] [ InitOpt                ]      1   0:00:00.7  (  16.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/25 14:34:22    122s] [ HoldOpt                ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/25 14:34:22    122s] [ ViewPruning            ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:22    122s] [ BuildHoldData          ]      1   0:00:01.0  (  25.6 % )     0:00:01.4 /  0:00:01.4    1.0
[04/25 14:34:22    122s] [ OptSummaryReport       ]      2   0:00:00.5  (  12.4 % )     0:00:01.3 /  0:00:00.9    0.7
[04/25 14:34:22    122s] [ DrvReport              ]      2   0:00:00.4  (  10.3 % )     0:00:00.4 /  0:00:00.0    0.1
[04/25 14:34:22    122s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 14:34:22    122s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  14.4 % )     0:00:00.6 /  0:00:00.6    1.0
[04/25 14:34:22    122s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/25 14:34:22    122s] [ TimingUpdate           ]     16   0:00:00.2  (   5.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/25 14:34:22    122s] [ FullDelayCalc          ]      4   0:00:00.3  (   6.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 14:34:22    122s] [ TimingReport           ]      4   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 14:34:22    122s] [ GenerateReports        ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 14:34:22    122s] [ MISC                   ]          0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 14:34:22    122s] ---------------------------------------------------------------------------------------------
[04/25 14:34:22    122s]  optDesign #2 TOTAL                 0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:03.7    0.9
[04/25 14:34:22    122s] ---------------------------------------------------------------------------------------------
[04/25 14:34:22    122s] 
[04/25 14:34:26    122s] <CMD> fit
[04/25 14:34:29    122s] there is no instance named 'div_38_50_g24882' in design. 
[04/25 14:34:29    122s]  there is no net named 'div_38_50_n_236' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24873' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24829' in design. 
[04/25 14:34:29    122s]  there is no net named 'div_38_50_n_284' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24826' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24819' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24814' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g25110' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g25123' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g25107' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24672' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g25101' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24579' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24562' in design. 
[04/25 14:34:29    122s]  there is no net named 'n_510' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24553' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g25115' in design. 
[04/25 14:34:29    122s]  there is no net named 'div_38_50_n_32' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24475' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24350' in design. 
[04/25 14:34:29    122s]  there is no net named 'div_38_50_n_737' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24343' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24334' in design. 
[04/25 14:34:29    122s]  there is no instance named 'div_38_50_g24197' in design. 
[04/25 14:34:29    122s]  <CMD> getAnalysisMode -checkType -quiet
[04/25 14:34:34    123s] <CMD> get_time_unit
[04/25 14:34:34    123s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[04/25 14:34:34    123s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 14:34:34    123s] Parsing file top.mtarpt...
[04/25 14:34:38    123s] <CMD> getAnalysisMode -checkType -quiet
[04/25 14:34:40    123s] <CMD> get_time_unit
[04/25 14:34:40    123s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[04/25 14:34:40    123s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:34:40    123s] #################################################################################
[04/25 14:34:40    123s] # Design Stage: PreRoute
[04/25 14:34:40    123s] # Design Name: calculator_fsm
[04/25 14:34:40    123s] # Design Mode: 90nm
[04/25 14:34:40    123s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:34:40    123s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:34:40    123s] # Signoff Settings: SI Off 
[04/25 14:34:40    123s] #################################################################################
[04/25 14:34:40    123s] Calculate delays in BcWc mode...
[04/25 14:34:40    123s] Topological Sorting (REAL = 0:00:00.0, MEM = 2358.1M, InitMEM = 2358.1M)
[04/25 14:34:40    123s] Start delay calculation (fullDC) (1 T). (MEM=2358.14)
[04/25 14:34:40    123s] *** Calculating scaling factor for SLOW libraries using the default operating condition of each library.
[04/25 14:34:40    123s] End AAE Lib Interpolated Model. (MEM=2358.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:40    123s] Total number of fetched objects 2427
[04/25 14:34:40    123s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:40    123s] End delay calculation. (MEM=2381.03 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:40    123s] End delay calculation (fullDC). (MEM=2381.03 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:40    123s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2381.0M) ***
[04/25 14:34:40    123s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 14:34:40    123s] Parsing file top.mtarpt...
[04/25 14:34:42    124s] <CMD> getAnalysisMode -checkType -quiet
[04/25 14:34:44    124s] <CMD> get_time_unit
[04/25 14:34:44    124s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[04/25 14:34:45    124s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 14:34:45    124s] #################################################################################
[04/25 14:34:45    124s] # Design Stage: PreRoute
[04/25 14:34:45    124s] # Design Name: calculator_fsm
[04/25 14:34:45    124s] # Design Mode: 90nm
[04/25 14:34:45    124s] # Analysis Mode: MMMC Non-OCV 
[04/25 14:34:45    124s] # Parasitics Mode: No SPEF/RCDB 
[04/25 14:34:45    124s] # Signoff Settings: SI Off 
[04/25 14:34:45    124s] #################################################################################
[04/25 14:34:45    124s] Calculate delays in BcWc mode...
[04/25 14:34:45    124s] Topological Sorting (REAL = 0:00:00.0, MEM = 2381.0M, InitMEM = 2381.0M)
[04/25 14:34:45    124s] Start delay calculation (fullDC) (1 T). (MEM=2381.03)
[04/25 14:34:45    124s] End AAE Lib Interpolated Model. (MEM=2381.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:45    124s] Total number of fetched objects 2427
[04/25 14:34:45    124s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 14:34:45    124s] End delay calculation. (MEM=2379.03 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:45    124s] End delay calculation (fullDC). (MEM=2379.03 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 14:34:45    124s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2379.0M) ***
[04/25 14:34:45    124s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 14:34:45    124s] Parsing file top.mtarpt...
[04/25 14:35:10    125s] <CMD> selectInst FE_RC_63_0
[04/25 14:35:12    125s] <CMD> setLayerPreference node_layer -isVisible 0
[04/25 14:35:14    125s] <CMD> setLayerPreference node_layer -isVisible 1
[04/25 14:35:14    125s] <CMD> setLayerPreference node_layer -isVisible 0
[04/25 14:35:25    125s] <CMD> deselectAll
[04/25 14:35:25    125s] <CMD> selectInst FILLER_T_1_3009
[04/25 14:35:28    126s] <CMD> zoomBox 0.36300 -3.49250 103.72050 122.70650
[04/25 14:35:28    126s] <CMD> zoomBox 2.27600 2.21800 90.13000 109.48700
[04/25 14:35:29    126s] <CMD> zoomBox 3.90200 7.07150 78.57800 98.25050
[04/25 14:35:29    126s] <CMD> zoomBox 5.28350 11.19700 68.75850 88.69950
[04/25 14:35:30    126s] <CMD> zoomBox 6.45850 14.70400 60.41200 80.58100
[04/25 14:35:30    126s] <CMD> zoomBox 7.45700 17.68500 53.31750 73.68050
[04/25 14:35:31    126s] <CMD> zoomBox 8.30550 20.21850 47.28700 67.81500
[04/25 14:35:31    126s] <CMD> zoomBox 9.02700 22.37200 42.16150 62.82900
[04/25 14:35:38    126s] <CMD> getFillerMode -quiet
[04/25 14:35:47    126s] <CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
[04/25 14:35:47    126s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2387.0M, EPOCH TIME: 1745571947.123462
[04/25 14:35:47    126s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2387.0M, EPOCH TIME: 1745571947.123616
[04/25 14:35:47    126s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2387.0M, EPOCH TIME: 1745571947.123639
[04/25 14:35:47    126s] Processing tracks to init pin-track alignment.
[04/25 14:35:47    126s] z: 2, totalTracks: 1
[04/25 14:35:47    126s] z: 4, totalTracks: 1
[04/25 14:35:47    126s] z: 6, totalTracks: 1
[04/25 14:35:47    126s] z: 8, totalTracks: 1
[04/25 14:35:47    126s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 14:35:47    126s] All LLGs are deleted
[04/25 14:35:47    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:35:47    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:35:47    126s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2387.0M, EPOCH TIME: 1745571947.125728
[04/25 14:35:47    126s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2387.0M, EPOCH TIME: 1745571947.125884
[04/25 14:35:47    126s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2387.0M, EPOCH TIME: 1745571947.125980
[04/25 14:35:47    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:35:47    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:35:47    126s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2387.0M, EPOCH TIME: 1745571947.126572
[04/25 14:35:47    126s] Max number of tech site patterns supported in site array is 256.
[04/25 14:35:47    126s] Core basic site is CoreSite
[04/25 14:35:47    126s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 14:35:47    126s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2387.0M, EPOCH TIME: 1745571947.135579
[04/25 14:35:47    126s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 14:35:47    126s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 14:35:47    126s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.004, REAL:0.004, MEM:2387.0M, EPOCH TIME: 1745571947.139284
[04/25 14:35:47    126s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 14:35:47    126s] SiteArray: use 311,296 bytes
[04/25 14:35:47    126s] SiteArray: current memory after site array memory allocation 2387.0M
[04/25 14:35:47    126s] SiteArray: FP blocked sites are writable
[04/25 14:35:47    126s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 14:35:47    126s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2387.0M, EPOCH TIME: 1745571947.139820
[04/25 14:35:47    126s] Process 24656 wires and vias for routing blockage and capacity analysis
[04/25 14:35:47    126s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.004, REAL:0.004, MEM:2387.0M, EPOCH TIME: 1745571947.144253
[04/25 14:35:47    126s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 14:35:47    126s] Atter site array init, number of instance map data is 0.
[04/25 14:35:47    126s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.018, REAL:0.018, MEM:2387.0M, EPOCH TIME: 1745571947.145041
[04/25 14:35:47    126s] 
[04/25 14:35:47    126s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 14:35:47    126s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.020, MEM:2387.0M, EPOCH TIME: 1745571947.145523
[04/25 14:35:47    126s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2387.0M, EPOCH TIME: 1745571947.145538
[04/25 14:35:47    126s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2387.0M, EPOCH TIME: 1745571947.145549
[04/25 14:35:47    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2387.0MB).
[04/25 14:35:47    126s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.022, REAL:0.022, MEM:2387.0M, EPOCH TIME: 1745571947.145767
[04/25 14:35:47    126s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.022, REAL:0.022, MEM:2387.0M, EPOCH TIME: 1745571947.145775
[04/25 14:35:47    126s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2387.0M, EPOCH TIME: 1745571947.145784
[04/25 14:35:47    126s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[04/25 14:35:47    126s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2387.0M, EPOCH TIME: 1745571947.146007
[04/25 14:35:47    126s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2387.0M, EPOCH TIME: 1745571947.149250
[04/25 14:35:47    126s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2387.0M, EPOCH TIME: 1745571947.149270
[04/25 14:35:47    126s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2387.0M, EPOCH TIME: 1745571947.149461
[04/25 14:35:47    126s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2387.0M, EPOCH TIME: 1745571947.149480
[04/25 14:35:47    126s] AddFiller init all instances time CPU:0.000, REAL:0.000
[04/25 14:35:47    126s] AddFiller main function time CPU:0.026, REAL:0.027
[04/25 14:35:47    126s] Filler instance commit time CPU:0.010, REAL:0.010
[04/25 14:35:47    126s] *INFO: Adding fillers to top-module.
[04/25 14:35:47    126s] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
[04/25 14:35:47    126s] *INFO:   Added 10 filler insts (cell FILL32 / prefix FILLER).
[04/25 14:35:47    126s] *INFO:   Added 130 filler insts (cell FILL16 / prefix FILLER).
[04/25 14:35:47    126s] *INFO:   Added 564 filler insts (cell FILL8 / prefix FILLER).
[04/25 14:35:47    126s] *INFO:   Added 920 filler insts (cell FILL4 / prefix FILLER).
[04/25 14:35:47    126s] *INFO:   Added 1334 filler insts (cell FILL2 / prefix FILLER).
[04/25 14:35:47    126s] *INFO:   Added 1630 filler insts (cell FILL1 / prefix FILLER).
[04/25 14:35:47    126s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.027, REAL:0.027, MEM:2403.0M, EPOCH TIME: 1745571947.176515
[04/25 14:35:47    126s] *INFO: Total 4588 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[04/25 14:35:47    126s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.027, REAL:0.027, MEM:2403.0M, EPOCH TIME: 1745571947.176555
[04/25 14:35:47    126s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2403.0M, EPOCH TIME: 1745571947.176568
[04/25 14:35:47    126s] For 4588 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2403.0M, EPOCH TIME: 1745571947.176737
[04/25 14:35:47    126s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.027, REAL:0.027, MEM:2403.0M, EPOCH TIME: 1745571947.176747
[04/25 14:35:47    126s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.027, REAL:0.028, MEM:2403.0M, EPOCH TIME: 1745571947.176755
[04/25 14:35:47    126s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2403.0M, EPOCH TIME: 1745571947.176871
[04/25 14:35:47    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10436).
[04/25 14:35:47    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:35:47    126s] All LLGs are deleted
[04/25 14:35:47    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:35:47    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 14:35:47    126s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2403.0M, EPOCH TIME: 1745571947.180259
[04/25 14:35:47    126s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2402.7M, EPOCH TIME: 1745571947.180421
[04/25 14:35:47    126s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.006, REAL:0.006, MEM:2239.7M, EPOCH TIME: 1745571947.182485
[04/25 14:35:47    126s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.059, REAL:0.059, MEM:2239.7M, EPOCH TIME: 1745571947.182510
[04/25 14:35:48    126s] <CMD> zoomBox -25.80400 -5.24750 48.87350 85.93350
[04/25 14:35:48    126s] <CMD> zoomBox -102.87850 -68.35600 65.42650 137.14350
[04/25 14:35:50    126s] <CMD> fit
[04/25 14:35:52    127s] <CMD> deselectAll
[04/25 14:35:55    127s] <CMD> setLayerPreference node_layer -isVisible 1
[04/25 14:36:04    127s] <CMD> streamOut alu.gds -libName DesignLib -units 2000 -mode ALL
[04/25 14:36:04    127s] Parse flat map file...
[04/25 14:36:04    127s] Writing GDSII file ...
[04/25 14:36:04    127s] 	****** db unit per micron = 2000 ******
[04/25 14:36:04    127s] 	****** output gds2 file unit per micron = 2000 ******
[04/25 14:36:04    127s] 	****** unit scaling factor = 1 ******
[04/25 14:36:04    127s] Output for instance
[04/25 14:36:04    127s] Output for bump
[04/25 14:36:04    127s] Output for physical terminals
[04/25 14:36:04    127s] Output for logical terminals
[04/25 14:36:04    127s] Output for regular nets
[04/25 14:36:04    127s] Output for special nets and metal fills
[04/25 14:36:04    127s] Output for via structure generation total number 11
[04/25 14:36:04    127s] Statistics for GDS generated (version 3)
[04/25 14:36:04    127s] ----------------------------------------
[04/25 14:36:04    127s] Stream Out Layer Mapping Information:
[04/25 14:36:04    127s] GDS Layer Number          GDS Layer Name
[04/25 14:36:04    127s] ----------------------------------------
[04/25 14:36:04    127s]     233                             COMP
[04/25 14:36:04    127s]     234                          DIEAREA
[04/25 14:36:04    127s]     223                              M11
[04/25 14:36:04    127s]     221                              M11
[04/25 14:36:04    127s]     220                              M11
[04/25 14:36:04    127s]     219                              M11
[04/25 14:36:04    127s]     218                              M11
[04/25 14:36:04    127s]     217                            Via10
[04/25 14:36:04    127s]     216                            Via10
[04/25 14:36:04    127s]     212                            Via10
[04/25 14:36:04    127s]     202                              M10
[04/25 14:36:04    127s]     200                              M10
[04/25 14:36:04    127s]     199                              M10
[04/25 14:36:04    127s]     198                              M10
[04/25 14:36:04    127s]     197                              M10
[04/25 14:36:04    127s]     196                             Via9
[04/25 14:36:04    127s]     195                             Via9
[04/25 14:36:04    127s]     191                             Via9
[04/25 14:36:04    127s]     181                               M9
[04/25 14:36:04    127s]     179                               M9
[04/25 14:36:04    127s]     178                               M9
[04/25 14:36:04    127s]     177                               M9
[04/25 14:36:04    127s]     176                               M9
[04/25 14:36:04    127s]     175                             Via8
[04/25 14:36:04    127s]     174                             Via8
[04/25 14:36:04    127s]     170                             Via8
[04/25 14:36:04    127s]     160                               M8
[04/25 14:36:04    127s]     158                               M8
[04/25 14:36:04    127s]     157                               M8
[04/25 14:36:04    127s]     156                               M8
[04/25 14:36:04    127s]     155                               M8
[04/25 14:36:04    127s]     154                             Via7
[04/25 14:36:04    127s]     153                             Via7
[04/25 14:36:04    127s]     149                             Via7
[04/25 14:36:04    127s]     139                               M7
[04/25 14:36:04    127s]     137                               M7
[04/25 14:36:04    127s]     136                               M7
[04/25 14:36:04    127s]     135                               M7
[04/25 14:36:04    127s]     134                               M7
[04/25 14:36:04    127s]     133                             Via6
[04/25 14:36:04    127s]     132                             Via6
[04/25 14:36:04    127s]     131                             Via6
[04/25 14:36:04    127s]     130                             Via6
[04/25 14:36:04    127s]     129                             Via6
[04/25 14:36:04    127s]     128                             Via6
[04/25 14:36:04    127s]     127                             Via6
[04/25 14:36:04    127s]     122                               M6
[04/25 14:36:04    127s]     121                               M6
[04/25 14:36:04    127s]     120                               M6
[04/25 14:36:04    127s]     119                               M6
[04/25 14:36:04    127s]     118                               M6
[04/25 14:36:04    127s]     53                                M3
[04/25 14:36:04    127s]     52                                M3
[04/25 14:36:04    127s]     185                               M9
[04/25 14:36:04    127s]     48                              Via2
[04/25 14:36:04    127s]     29                                M2
[04/25 14:36:04    127s]     180                               M9
[04/25 14:36:04    127s]     47                              Via2
[04/25 14:36:04    127s]     182                               M9
[04/25 14:36:04    127s]     44                              Via2
[04/25 14:36:04    127s]     43                              Via2
[04/25 14:36:04    127s]     172                             Via8
[04/25 14:36:04    127s]     38                                M2
[04/25 14:36:04    127s]     95                                M5
[04/25 14:36:04    127s]     36                                M2
[04/25 14:36:04    127s]     93                                M5
[04/25 14:36:04    127s]     112                             Via5
[04/25 14:36:04    127s]     194                             Via9
[04/25 14:36:04    127s]     55                                M3
[04/25 14:36:04    127s]     113                               M6
[04/25 14:36:04    127s]     32                                M2
[04/25 14:36:04    127s]     54                                M3
[04/25 14:36:04    127s]     31                                M2
[04/25 14:36:04    127s]     107                             Via5
[04/25 14:36:04    127s]     30                                M2
[04/25 14:36:04    127s]     49                              Via2
[04/25 14:36:04    127s]     106                             Via5
[04/25 14:36:04    127s]     33                                M2
[04/25 14:36:04    127s]     109                             Via5
[04/25 14:36:04    127s]     10                                M1
[04/25 14:36:04    127s]     224                              M11
[04/25 14:36:04    127s]     86                              Via4
[04/25 14:36:04    127s]     50                                M3
[04/25 14:36:04    127s]     206                              M10
[04/25 14:36:04    127s]     69                              Via3
[04/25 14:36:04    127s]     143                               M7
[04/25 14:36:04    127s]     6                               Cont
[04/25 14:36:04    127s]     169                             Via8
[04/25 14:36:04    127s]     35                                M2
[04/25 14:36:04    127s]     8                                 M1
[04/25 14:36:04    127s]     164                               M8
[04/25 14:36:04    127s]     27                              Via1
[04/25 14:36:04    127s]     141                               M7
[04/25 14:36:04    127s]     3                               Cont
[04/25 14:36:04    127s]     51                                M3
[04/25 14:36:04    127s]     70                              Via3
[04/25 14:36:04    127s]     7                               Cont
[04/25 14:36:04    127s]     64                              Via3
[04/25 14:36:04    127s]     173                             Via8
[04/25 14:36:04    127s]     34                                M2
[04/25 14:36:04    127s]     92                                M5
[04/25 14:36:04    127s]     111                             Via5
[04/25 14:36:04    127s]     11                                M1
[04/25 14:36:04    127s]     142                               M7
[04/25 14:36:04    127s]     4                               Cont
[04/25 14:36:04    127s]     9                                 M1
[04/25 14:36:04    127s]     28                              Via1
[04/25 14:36:04    127s]     85                              Via4
[04/25 14:36:04    127s]     138                               M7
[04/25 14:36:04    127s]     5                               Cont
[04/25 14:36:04    127s]     12                                M1
[04/25 14:36:04    127s]     226                              M11
[04/25 14:36:04    127s]     88                              Via4
[04/25 14:36:04    127s]     183                               M9
[04/25 14:36:04    127s]     45                              Via2
[04/25 14:36:04    127s]     22                              Via1
[04/25 14:36:04    127s]     152                             Via7
[04/25 14:36:04    127s]     13                                M1
[04/25 14:36:04    127s]     71                                M4
[04/25 14:36:04    127s]     227                              M11
[04/25 14:36:04    127s]     90                              Via4
[04/25 14:36:04    127s]     184                               M9
[04/25 14:36:04    127s]     46                              Via2
[04/25 14:36:04    127s]     161                               M8
[04/25 14:36:04    127s]     23                              Via1
[04/25 14:36:04    127s]     171                             Via8
[04/25 14:36:04    127s]     37                                M2
[04/25 14:36:04    127s]     94                                M5
[04/25 14:36:04    127s]     148                             Via7
[04/25 14:36:04    127s]     14                                M1
[04/25 14:36:04    127s]     15                                M1
[04/25 14:36:04    127s]     72                                M4
[04/25 14:36:04    127s]     91                              Via4
[04/25 14:36:04    127s]     150                             Via7
[04/25 14:36:04    127s]     16                                M1
[04/25 14:36:04    127s]     73                                M4
[04/25 14:36:04    127s]     159                               M8
[04/25 14:36:04    127s]     26                              Via1
[04/25 14:36:04    127s]     151                             Via7
[04/25 14:36:04    127s]     17                                M1
[04/25 14:36:04    127s]     74                                M4
[04/25 14:36:04    127s]     1                               Cont
[04/25 14:36:04    127s]     162                               M8
[04/25 14:36:04    127s]     24                              Via1
[04/25 14:36:04    127s]     140                               M7
[04/25 14:36:04    127s]     2                               Cont
[04/25 14:36:04    127s]     163                               M8
[04/25 14:36:04    127s]     25                              Via1
[04/25 14:36:04    127s]     190                             Via9
[04/25 14:36:04    127s]     56                                M3
[04/25 14:36:04    127s]     57                                M3
[04/25 14:36:04    127s]     114                               M6
[04/25 14:36:04    127s]     192                             Via9
[04/25 14:36:04    127s]     58                                M3
[04/25 14:36:04    127s]     115                               M6
[04/25 14:36:04    127s]     193                             Via9
[04/25 14:36:04    127s]     59                                M3
[04/25 14:36:04    127s]     116                               M6
[04/25 14:36:04    127s]     203                              M10
[04/25 14:36:04    127s]     65                              Via3
[04/25 14:36:04    127s]     204                              M10
[04/25 14:36:04    127s]     66                              Via3
[04/25 14:36:04    127s]     205                              M10
[04/25 14:36:04    127s]     67                              Via3
[04/25 14:36:04    127s]     201                              M10
[04/25 14:36:04    127s]     68                              Via3
[04/25 14:36:04    127s]     75                                M4
[04/25 14:36:04    127s]     215                            Via10
[04/25 14:36:04    127s]     76                                M4
[04/25 14:36:04    127s]     211                            Via10
[04/25 14:36:04    127s]     77                                M4
[04/25 14:36:04    127s]     78                                M4
[04/25 14:36:04    127s]     213                            Via10
[04/25 14:36:04    127s]     79                                M4
[04/25 14:36:04    127s]     214                            Via10
[04/25 14:36:04    127s]     80                                M4
[04/25 14:36:04    127s]     225                              M11
[04/25 14:36:04    127s]     87                              Via4
[04/25 14:36:04    127s]     222                              M11
[04/25 14:36:04    127s]     89                              Via4
[04/25 14:36:04    127s]     96                                M5
[04/25 14:36:04    127s]     97                                M5
[04/25 14:36:04    127s]     98                                M5
[04/25 14:36:04    127s]     99                                M5
[04/25 14:36:04    127s]     100                               M5
[04/25 14:36:04    127s]     101                               M5
[04/25 14:36:04    127s]     108                             Via5
[04/25 14:36:04    127s]     110                             Via5
[04/25 14:36:04    127s]     117                               M6
[04/25 14:36:04    127s]     231                              M11
[04/25 14:36:04    127s]     230                              M11
[04/25 14:36:04    127s]     229                              M11
[04/25 14:36:04    127s]     228                              M11
[04/25 14:36:04    127s]     210                              M10
[04/25 14:36:04    127s]     209                              M10
[04/25 14:36:04    127s]     208                              M10
[04/25 14:36:04    127s]     207                              M10
[04/25 14:36:04    127s]     189                               M9
[04/25 14:36:04    127s]     188                               M9
[04/25 14:36:04    127s]     187                               M9
[04/25 14:36:04    127s]     186                               M9
[04/25 14:36:04    127s]     168                               M8
[04/25 14:36:04    127s]     167                               M8
[04/25 14:36:04    127s]     166                               M8
[04/25 14:36:04    127s]     165                               M8
[04/25 14:36:04    127s]     147                               M7
[04/25 14:36:04    127s]     146                               M7
[04/25 14:36:04    127s]     145                               M7
[04/25 14:36:04    127s]     144                               M7
[04/25 14:36:04    127s]     63                                M3
[04/25 14:36:04    127s]     62                                M3
[04/25 14:36:04    127s]     39                                M2
[04/25 14:36:04    127s]     105                               M5
[04/25 14:36:04    127s]     103                               M5
[04/25 14:36:04    127s]     123                               M6
[04/25 14:36:04    127s]     42                                M2
[04/25 14:36:04    127s]     41                                M2
[04/25 14:36:04    127s]     40                                M2
[04/25 14:36:04    127s]     20                                M1
[04/25 14:36:04    127s]     60                                M3
[04/25 14:36:04    127s]     18                                M1
[04/25 14:36:04    127s]     61                                M3
[04/25 14:36:04    127s]     102                               M5
[04/25 14:36:04    127s]     21                                M1
[04/25 14:36:04    127s]     19                                M1
[04/25 14:36:04    127s]     81                                M4
[04/25 14:36:04    127s]     104                               M5
[04/25 14:36:04    127s]     82                                M4
[04/25 14:36:04    127s]     83                                M4
[04/25 14:36:04    127s]     84                                M4
[04/25 14:36:04    127s]     124                               M6
[04/25 14:36:04    127s]     125                               M6
[04/25 14:36:04    127s]     126                               M6
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Stream Out Information Processed for GDS version 3:
[04/25 14:36:04    127s] Units: 2000 DBU
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Object                             Count
[04/25 14:36:04    127s] ----------------------------------------
[04/25 14:36:04    127s] Instances                          10436
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Ports/Pins                            72
[04/25 14:36:04    127s]     metal layer M2                    46
[04/25 14:36:04    127s]     metal layer M3                    14
[04/25 14:36:04    127s]     metal layer M4                     7
[04/25 14:36:04    127s]     metal layer M5                     3
[04/25 14:36:04    127s]     metal layer M6                     1
[04/25 14:36:04    127s]     metal layer M7                     1
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Nets                               24345
[04/25 14:36:04    127s]     metal layer M1                 12222
[04/25 14:36:04    127s]     metal layer M2                  7752
[04/25 14:36:04    127s]     metal layer M3                  3360
[04/25 14:36:04    127s]     metal layer M4                   506
[04/25 14:36:04    127s]     metal layer M5                   171
[04/25 14:36:04    127s]     metal layer M6                    29
[04/25 14:36:04    127s]     metal layer M7                    54
[04/25 14:36:04    127s]     metal layer M8                    56
[04/25 14:36:04    127s]     metal layer M9                     1
[04/25 14:36:04    127s]     metal layer M10                   98
[04/25 14:36:04    127s]     metal layer M11                   96
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s]     Via Instances                      0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Special Nets                         278
[04/25 14:36:04    127s]     metal layer M1                   246
[04/25 14:36:04    127s]     metal layer M10                   16
[04/25 14:36:04    127s]     metal layer M11                   16
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s]     Via Instances                   1604
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Metal Fills                            0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s]     Via Instances                      0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Metal FillOPCs                         0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s]     Via Instances                      0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Metal FillDRCs                         0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s]     Via Instances                      0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Text                                2500
[04/25 14:36:04    127s]     metal layer M1                  1439
[04/25 14:36:04    127s]     metal layer M2                   904
[04/25 14:36:04    127s]     metal layer M3                   120
[04/25 14:36:04    127s]     metal layer M4                    23
[04/25 14:36:04    127s]     metal layer M5                     4
[04/25 14:36:04    127s]     metal layer M6                     2
[04/25 14:36:04    127s]     metal layer M7                     1
[04/25 14:36:04    127s]     metal layer M8                     3
[04/25 14:36:04    127s]     metal layer M10                    3
[04/25 14:36:04    127s]     metal layer M11                    1
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Blockages                              0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Custom Text                            0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Custom Box                             0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] Trim Metal                             0
[04/25 14:36:04    127s] 
[04/25 14:36:04    127s] ######Streamout is finished!
[04/25 14:36:12    127s] <CMD> getMultiCpuUsage -localCpu
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -disable_rules -quiet
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -quiet -area
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -quiet -layer_range
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -check_only -quiet
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[04/25 14:36:12    127s] <CMD> get_verify_drc_mode -limit -quiet
[04/25 14:36:14    127s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report calculator_fsm.drc.rpt -limit 1000
[04/25 14:36:14    127s] <CMD> verify_drc
[04/25 14:36:14    127s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[04/25 14:36:14    127s] #-check_same_via_cell true               # bool, default=false, user setting
[04/25 14:36:14    127s] #-report calculator_fsm.drc.rpt          # string, default="", user setting
[04/25 14:36:14    127s]  *** Starting Verify DRC (MEM: 2242.5) ***
[04/25 14:36:14    127s] 
[04/25 14:36:14    127s] #No via in the lib
[04/25 14:36:14    127s] #create default rule from bind_ndr_rule rule=0x7f90ae760e20 0x7f9093012940
[04/25 14:36:14    127s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[04/25 14:36:14    127s]   VERIFY DRC ...... Starting Verification
[04/25 14:36:14    127s]   VERIFY DRC ...... Initializing
[04/25 14:36:14    127s]   VERIFY DRC ...... Deleting Existing Violations
[04/25 14:36:14    127s]   VERIFY DRC ...... Creating Sub-Areas
[04/25 14:36:14    127s]   VERIFY DRC ...... Using new threading
[04/25 14:36:14    127s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 76.800 75.840} 1 of 4
[04/25 14:36:14    128s]   VERIFY DRC ...... Sub-Area : 1 complete 980 Viols.
[04/25 14:36:14    128s]   VERIFY DRC ...... Sub-Area: {76.800 0.000 153.000 75.840} 2 of 4
[04/25 14:36:14    128s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[04/25 14:36:14    128s] 
[04/25 14:36:14    128s]   Verification Complete : 1000 Viols.
[04/25 14:36:14    128s] 
[04/25 14:36:14    128s]  Violation Summary By Layer and Type:
[04/25 14:36:14    128s] 
[04/25 14:36:14    128s] 	          Short      Mar outOfDie   MinEnc   OffGrd   Totals
[04/25 14:36:14    128s] 	M1          505        2        0       13        0      520
[04/25 14:36:14    128s] 	M2            0      417       13        0        0      430
[04/25 14:36:14    128s] 	M3            0        1        8        0        0        9
[04/25 14:36:14    128s] 	M4            0       21        2        0        1       24
[04/25 14:36:14    128s] 	M5            0        2        2        0        1        5
[04/25 14:36:14    128s] 	M6            0        1        0        0        0        1
[04/25 14:36:14    128s] 	M10           0        2        2        0        1        5
[04/25 14:36:14    128s] 	M11           0        4        1        0        1        6
[04/25 14:36:14    128s] 	Totals      505      450       28       13        4     1000
[04/25 14:36:14    128s] 
[04/25 14:36:14    128s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 278.1M) ***
[04/25 14:36:14    128s] 
[04/25 14:36:14    128s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/25 14:36:28    128s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[04/25 14:36:28    128s] VERIFY_CONNECTIVITY use new engine.
[04/25 14:36:28    128s] 
[04/25 14:36:28    128s] ******** Start: VERIFY CONNECTIVITY ********
[04/25 14:36:28    128s] Start Time: Fri Apr 25 14:36:28 2025
[04/25 14:36:28    128s] 
[04/25 14:36:28    128s] Design Name: calculator_fsm
[04/25 14:36:28    128s] Database Units: 2000
[04/25 14:36:28    128s] Design Boundary: (0.0000, 0.0000) (153.0000, 150.6700)
[04/25 14:36:28    128s] Error Limit = 1000; Warning Limit = 50
[04/25 14:36:28    128s] Check all nets
[04/25 14:36:28    128s] Net FE_RN_25_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_24_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_23_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_22_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_21_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_20_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_19_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_18_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_17_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_16_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_15_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_14_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_13_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_12_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_11_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_10_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_9_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_8_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_7_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_6_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_5_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_4_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_3_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_2_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_1_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_RN_0_0: has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_DBTN31_A_15: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_DBTN30_A_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_DBTN29_A_13: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_DBTN28_A_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_DBTN27_A_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_DBTN26_A_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_DBTN25_A_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] Net FE_DBTN24_A_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 14:36:28    128s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[04/25 14:36:28    128s] Type 'man IMPVFC-3' for more detail.
[04/25 14:36:28    128s] 
[04/25 14:36:28    128s] Begin Summary 
[04/25 14:36:28    128s]     53 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[04/25 14:36:28    128s]     369 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[04/25 14:36:28    128s]     578 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[04/25 14:36:28    128s]     1000 total info(s) created.
[04/25 14:36:28    128s] End Summary
[04/25 14:36:28    128s] 
[04/25 14:36:28    128s] End Time: Fri Apr 25 14:36:28 2025
[04/25 14:36:28    128s] Time Elapsed: 0:00:00.0
[04/25 14:36:28    128s] 
[04/25 14:36:28    128s] ******** End: VERIFY CONNECTIVITY ********
[04/25 14:36:28    128s]   Verification Complete : 1000 Viols.  0 Wrngs.
[04/25 14:36:28    128s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/25 14:36:28    128s] 
[04/25 14:36:35    128s] <CMD> verifyEndCap
[04/25 14:36:35    128s] 
[04/25 14:36:35    128s] ******Begin verifyEndCap******
[04/25 14:36:35    128s] **ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
[04/25 14:36:35    128s] **WARN: (IMPVFW-5):	verifyEndCap is not completed.
[04/25 14:36:43    129s] <CMD> zoomBox 17.23900 24.29250 105.09300 131.56150
[04/25 14:36:43    129s] <CMD> zoomBox 21.31600 32.76200 95.99200 123.94100
[04/25 14:36:44    129s] <CMD> zoomBox 25.19400 38.20750 88.66900 115.71000
[04/25 14:36:44    129s] <CMD> zoomBox 28.49050 42.83650 82.44400 108.71350
[04/25 14:36:45    129s] <CMD> zoomBox 31.29250 46.77100 77.15300 102.76650
[04/25 14:36:45    129s] <CMD> zoomBox 33.67400 50.11550 72.65550 97.71150
[04/25 14:36:46    129s] <CMD> zoomBox 41.11550 60.60450 61.46450 85.45050
[04/25 14:36:46    129s] <CMD> zoomBox 44.86050 65.52050 57.35750 80.77950
[04/25 14:36:47    129s] <CMD> zoomBox 47.70850 69.26000 54.23300 77.22650
[04/25 14:36:47    129s] <CMD> zoomBox 48.90900 70.83650 52.91600 75.72900
[04/25 14:36:48    129s] <CMD> zoomBox 49.43900 71.53250 52.33450 75.06800
[04/25 14:36:48    129s] <CMD> zoomBox 49.64600 71.80400 52.10750 74.80950
[04/25 14:36:49    129s] <CMD> zoomBox 49.75650 72.27200 51.53500 74.44350
[04/25 14:36:49    129s] <CMD> zoomBox 49.79950 72.45450 51.31150 74.30050
[04/25 14:36:50    129s] <CMD> zoomBox 49.81950 72.61250 51.10500 74.18200
[04/25 14:36:50    129s] <CMD> zoomBox 49.83500 72.74850 50.92750 74.08250
[04/25 14:36:51    129s] <CMD> zoomBox 49.84750 72.86400 50.77650 73.99800
[04/25 14:36:51    129s] <CMD> zoomBox 49.85850 72.96200 50.64800 73.92600
[04/25 14:36:51    129s] <CMD> zoomBox 49.87600 73.11650 50.44650 73.81300
[04/25 14:36:53    129s] <CMD> zoomBox 49.86050 72.96350 50.65000 73.92750
[04/25 14:36:53    129s] <CMD> zoomBox 49.85050 72.86600 50.77950 74.00050
[04/25 14:36:54    129s] <CMD> zoomBox 49.85650 73.05900 50.52800 73.87900
[04/25 14:36:54    129s] <CMD> zoomBox 49.85850 73.13450 50.42950 73.83150
[04/25 14:36:55    129s] <CMD> zoomBox 49.86200 73.19850 50.34750 73.79150
[04/25 14:36:55    129s] <CMD> zoomBox 49.86450 73.25350 50.27750 73.75750
[04/25 14:36:55    130s] <CMD> zoomBox 49.86950 73.34000 50.16750 73.70400
[04/25 14:36:56    130s] <CMD> zoomBox 49.87150 73.37350 50.12500 73.68300
[04/25 14:36:56    130s] <CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
[04/25 14:36:57    130s] <CMD> deselectAll
[04/25 14:36:57    130s] <CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
[04/25 14:36:57    130s] <CMD> setLayerPreference violation -isVisible 1
[04/25 14:36:57    130s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[04/25 14:37:04    130s] <CMD_INTERNAL> violationBrowserClose
[04/25 14:37:04    130s] <CMD> deselectAll
[04/25 14:37:04    130s] <CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
[04/25 14:37:05    130s] <CMD> zoomBox 49.85150 73.32800 50.20300 73.75700
[04/25 14:37:06    130s] <CMD> zoomBox 49.83900 73.29900 50.25250 73.80400
[04/25 14:37:07    130s] <CMD> deselectAll
[04/25 14:37:07    130s] <CMD> selectWire 49.8700 73.5950 50.0150 73.6550 1 MULT_TC_OP_n_241
[04/25 14:37:15    130s] <CMD> deselectAll
[04/25 14:37:15    130s] <CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
[04/25 14:37:16    130s] <CMD> deselectAll
[04/25 14:37:16    130s] <CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
[04/25 14:37:17    130s] <CMD> deselectAll
[04/25 14:37:17    130s] <CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
[04/25 14:37:18    131s] <CMD> deselectAll
[04/25 14:37:18    131s] <CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
[04/25 14:37:19    131s] <CMD> deselectAll
[04/25 14:37:19    131s] <CMD> selectInst MULT_TC_OP_g13531__8428
[04/25 14:37:23    131s] <CMD> deselectAll
[04/25 14:37:23    131s] <CMD> selectWire 49.8700 73.5950 50.0150 73.6550 1 MULT_TC_OP_n_241
[04/25 14:37:28    131s] <CMD> deselectAll
[04/25 14:37:28    131s] <CMD> selectWire 49.8700 73.5950 50.0150 73.6550 1 MULT_TC_OP_n_241
[04/25 14:37:28    131s] <CMD> deselectAll
[04/25 14:37:28    131s] <CMD> selectWire 49.9550 73.5950 50.0150 73.6950 1 MULT_TC_OP_n_241
[04/25 14:37:30    131s] <CMD> deselectAll
[04/25 14:37:30    131s] <CMD> selectWire 49.8700 73.5950 50.0150 73.6550 1 MULT_TC_OP_n_241
[04/25 14:37:33    131s] <CMD> deleteSelectedFromFPlan
[04/25 14:37:34    131s] <CMD> selectInst MULT_TC_OP_g13531__8428
[04/25 14:37:41    131s] <CMD> undo
[04/25 14:37:42    131s] <CMD> deselectAll
[04/25 14:37:42    131s] <CMD> selectInst MULT_TC_OP_g13531__8428
[04/25 14:37:43    132s] <CMD> zoomBox 49.80400 73.24800 50.29100 73.84250
[04/25 14:37:43    132s] <CMD> zoomBox 49.76350 73.18800 50.33650 73.88750
[04/25 14:37:44    132s] <CMD> deselectAll
[04/25 14:37:44    132s] <CMD> selectMarker 49.8600 73.4550 49.9400 73.6650 2 1 25
[04/25 14:37:45    132s] <CMD> zoomBox 49.62650 72.88750 50.72400 74.22750
[04/25 14:37:46    132s] <CMD> zoomBox 49.44650 72.49200 51.23350 74.67400
[04/25 14:37:46    132s] <CMD> zoomBox 49.26700 72.09900 51.74050 75.11900
[04/25 14:37:49    132s] <CMD> zoomBox 48.21300 70.61600 52.24100 75.53400
[04/25 14:37:49    132s] <CMD> zoomBox 46.49700 68.20100 53.05700 76.21050
[04/25 14:37:50    132s] <CMD> zoomBox 44.78950 65.79700 53.86900 76.88300
[04/25 14:37:51    132s] <CMD> zoomBox 40.92300 60.35450 55.70750 78.40650
[04/25 14:37:51    132s] <CMD> zoomBox 37.07450 54.93750 57.53750 79.92250
[04/25 14:37:51    132s] <CMD> zoomBox 34.62700 51.49200 58.70150 80.88700
[04/25 14:37:52    132s] <CMD> zoomBox 28.36000 42.67050 61.68150 83.35600
[04/25 14:37:52    132s] <CMD> zoomBox 14.17000 22.69700 68.42900 88.94700
[04/25 14:37:53    132s] <CMD> zoomBox -8.93550 -9.82650 79.41650 98.05100
[04/25 14:37:53    132s] <CMD> zoomBox -46.55850 -62.78500 97.30800 112.87500
[04/25 14:37:55    132s] <CMD> zoomBox -18.34100 -32.52350 70.01100 75.35400
[04/25 14:37:56    132s] <CMD> zoomBox 6.64000 -5.73150 45.84300 42.13500
[04/25 14:37:56    132s] <CMD> zoomBox 12.16950 0.19800 40.49400 34.78200
[04/25 14:37:57    132s] <CMD> zoomBox 16.16450 4.48250 36.62900 29.46950
[04/25 14:37:57    132s] <CMD> zoomBox 20.17800 8.78700 32.74600 24.13250
[04/25 14:37:57    132s] <CMD> zoomBox 21.13600 9.81450 31.81900 22.85850
[04/25 14:37:58    132s] <CMD> zoomBox 22.67050 11.86150 30.38900 21.28600
[04/25 14:37:59    132s] <CMD> zoomBox 24.21100 13.91800 28.95200 19.70650
[04/25 14:38:00    132s] <CMD> deselectAll
[04/25 14:38:00    132s] <CMD> selectWire 26.2600 17.0550 28.7400 17.1350 3 {A[0]}
[04/25 14:38:01    132s] <CMD> deleteSelectedFromFPlan
[04/25 14:38:02    132s] <CMD> selectMarker 26.2600 17.0550 26.3400 17.2350 2 1 25
[04/25 14:38:02    132s] <CMD> deleteSelectedFromFPlan
[04/25 14:38:03    133s] <CMD> selectWire 26.2600 17.0550 26.3400 17.2350 2 {A[0]}
[04/25 14:38:04    133s] <CMD> deleteSelectedFromFPlan
[04/25 14:38:07    133s] <CMD> undo
[04/25 14:38:07    133s] <CMD> undo
[04/25 14:38:09    133s] <CMD> deselectAll
[04/25 14:38:09    133s] <CMD> selectWire 26.2600 17.0550 26.3400 17.2350 2 {A[0]}
[04/25 14:38:10    133s] <CMD> deleteSelectedFromFPlan
[04/25 14:38:12    133s] <CMD> selectWire 26.2600 17.0550 28.7400 17.1350 3 {A[0]}
[04/25 14:38:13    133s] <CMD> gui_select -rect {26.63850 17.09600 26.69950 17.28800}
[04/25 14:38:13    133s] <CMD> deselectAll
[04/25 14:38:19    133s] <CMD> uiSetTool addWire
[04/25 14:38:20    133s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool addWire
[04/25 14:38:41    135s] <CMD> uiSetTool addWire
[04/25 14:38:41    135s] <CMD> uiSetTool addWire
[04/25 14:38:42    135s] <CMD> uiSetTool addVia
[04/25 14:38:45    135s] <CMD> uiSetTool addVia
[04/25 14:38:51    135s] <CMD> uiSetTool moveWire
[04/25 14:38:53    135s] <CMD> selectWire 26.2600 17.0550 28.7400 17.1350 3 {A[0]}
[04/25 14:39:03    136s] <CMD> editResize -direction y -offset -0.38 -side high -keep_center_line auto
[04/25 14:39:04    136s] <CMD> selectWire 26.2600 17.0550 28.7400 17.1350 3 {A[0]}
[04/25 14:39:07    136s] <CMD> editResize -direction y -offset 0.11 -side low -keep_center_line auto
[04/25 14:39:14    136s] <CMD> uiSetTool moveWire
[04/25 14:39:18    136s] <CMD> uiSetTool addVia
[04/25 14:39:20    137s] <CMD> zoomBox 24.79950 14.80900 28.22500 18.99150
[04/25 14:39:20    137s] <CMD> zoomBox 25.02900 15.15700 27.94100 18.71250
[04/25 14:39:20    137s] <CMD> zoomBox 25.22450 15.45300 27.69950 18.47500
[04/25 14:39:20    137s] <CMD> zoomBox 25.38400 15.72650 27.48750 18.29500
[04/25 14:39:21    137s] <CMD> zoomBox 25.52300 15.94200 27.31150 18.12550
[04/25 14:39:21    137s] <CMD> zoomBox 25.64150 16.12450 27.16200 17.98100
[04/25 14:39:21    137s] <CMD> zoomBox 25.74200 16.28050 27.03450 17.85850
[04/25 14:39:23    137s] <CMD> editAddVia 26.299 17.1875
[04/25 14:39:25    137s] <CMD> editAddVia 26.3035 17.197
[04/25 14:39:27    137s] <CMD> editAddVia 26.3155 17.0945
[04/25 14:39:27    137s] <CMD> editAddVia 26.3155 17.0945
[04/25 14:39:29    137s] <CMD> uiSetTool addVia
[04/25 14:39:36    138s] <CMD> zoomBox 25.23900 15.18900 27.71500 18.21200
[04/25 14:39:37    138s] <CMD> zoomBox 23.91450 12.39850 29.49550 19.21300
[04/25 14:39:37    138s] <CMD> zoomBox 19.97300 4.25950 34.77250 22.32950
[04/25 14:39:37    138s] <CMD> zoomBox 9.43800 -16.42500 48.67900 31.48800
[04/25 14:39:38    138s] <CMD> zoomBox -19.44550 -69.65500 84.60250 57.38700
[04/25 14:39:38    138s] <CMD> zoomBox 3.72650 -29.72150 58.04050 36.59550
[04/25 14:39:38    138s] <CMD> zoomBox 7.52250 -23.18000 53.68950 33.18950
[04/25 14:39:38    138s] <CMD> zoomBox 10.74900 -17.62000 49.99100 30.29450
[04/25 14:39:48    138s] <CMD> editAddVia 42.475 16.2745
[04/25 14:39:49    138s] <CMD> zoomBox -29.02900 -60.11650 59.41500 47.87300
[04/25 14:39:50    138s] <CMD> fit
[04/25 14:40:18    139s] 
--------------------------------------------------------------------------------
Exiting Innovus on Fri Apr 25 14:40:18 2025
  Total CPU time:     0:02:22
  Total real time:    0:29:17
  Peak memory (main): 2119.01MB

[04/25 14:40:18    139s] 
[04/25 14:40:18    139s] *** Memory Usage v#1 (Current mem = 2278.938M, initial mem = 483.871M) ***
[04/25 14:40:18    139s] 
[04/25 14:40:18    139s] *** Summary of all messages that are not suppressed in this session:
[04/25 14:40:18    139s] Severity  ID               Count  Summary                                  
[04/25 14:40:18    139s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/25 14:40:18    139s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/25 14:40:18    139s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/25 14:40:18    139s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[04/25 14:40:18    139s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[04/25 14:40:18    139s] WARNING   IMPDB-2078         165  Output pin %s of instance %s is connecte...
[04/25 14:40:18    139s] ERROR     IMPDB-1221           2  A Global Net Connection (GNC) is specifi...
[04/25 14:40:18    139s] ERROR     IMPSPR-55            2  <e> to open Edit Route form to input net...
[04/25 14:40:18    139s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[04/25 14:40:18    139s] WARNING   IMPDC-348          192  The output pin %s is connected to power/...
[04/25 14:40:18    139s] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
[04/25 14:40:18    139s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[04/25 14:40:18    139s] ERROR     IMPVFW-405           1  There is no specified end cap cell type ...
[04/25 14:40:18    139s] WARNING   IMPVFW-5             1  %s is not completed.                     
[04/25 14:40:18    139s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[04/25 14:40:18    139s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[04/25 14:40:18    139s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[04/25 14:40:18    139s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[04/25 14:40:18    139s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[04/25 14:40:18    139s] WARNING   IMPSP-5140           8  Global net connect rules have not been c...
[04/25 14:40:18    139s] WARNING   IMPSP-5224           2  Option '%s' for command addEndCap is obs...
[04/25 14:40:18    139s] WARNING   IMPSP-315            8  Found %d instances insts with no PG Term...
[04/25 14:40:18    139s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/25 14:40:18    139s] WARNING   IMPSP-9042           2  Scan chains were not defined, -place_glo...
[04/25 14:40:18    139s] WARNING   IMPSP-5534           3  '%s' and '%s' are using the same endcap ...
[04/25 14:40:18    139s] ERROR     IMPSP-2002           5  Density too high (%.1f%%), stopping deta...
[04/25 14:40:18    139s] WARNING   IMPOAX-793           3  Problem in processing library definition...
[04/25 14:40:18    139s] WARNING   IMPPSP-1003         20  Found use of '%s'. This will continue to...
[04/25 14:40:18    139s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[04/25 14:40:18    139s] *** Message Summary: 1391 warning(s), 10 error(s)
[04/25 14:40:18    139s] 
[04/25 14:40:18    139s] --- Ending "Innovus" (totcpu=0:02:20, real=0:29:16, mem=2278.9M) ---
