<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p72" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_72{left:659px;bottom:1140px;letter-spacing:-0.13px;}
#t2_72{left:685px;bottom:1140px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3_72{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_72{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_72{left:138px;bottom:826px;letter-spacing:0.1px;word-spacing:0.02px;}
#t6_72{left:138px;bottom:807px;letter-spacing:0.09px;word-spacing:0.03px;}
#t7_72{left:138px;bottom:771px;letter-spacing:0.07px;word-spacing:0.03px;}
#t8_72{left:138px;bottom:734px;}
#t9_72{left:165px;bottom:734px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ta_72{left:138px;bottom:697px;}
#tb_72{left:165px;bottom:697px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tc_72{left:138px;bottom:661px;letter-spacing:0.21px;word-spacing:-0.03px;}
#td_72{left:110px;bottom:621px;letter-spacing:0.14px;}
#te_72{left:160px;bottom:621px;letter-spacing:0.15px;word-spacing:0.02px;}
#tf_72{left:138px;bottom:577px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tg_72{left:657px;bottom:585px;}
#th_72{left:663px;bottom:577px;letter-spacing:0.09px;word-spacing:-0.07px;}
#ti_72{left:698px;bottom:577px;letter-spacing:0.09px;word-spacing:0.05px;}
#tj_72{left:138px;bottom:559px;letter-spacing:0.12px;}
#tk_72{left:176px;bottom:559px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tl_72{left:110px;bottom:519px;letter-spacing:0.15px;}
#tm_72{left:160px;bottom:519px;letter-spacing:0.12px;word-spacing:0.03px;}
#tn_72{left:138px;bottom:479px;letter-spacing:0.1px;word-spacing:-0.04px;}
#to_72{left:274px;bottom:479px;letter-spacing:0.1px;word-spacing:0.04px;}
#tp_72{left:399px;bottom:479px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tq_72{left:137px;bottom:461px;letter-spacing:0.11px;word-spacing:-0.05px;}
#tr_72{left:805px;bottom:461px;letter-spacing:0.13px;}
#ts_72{left:138px;bottom:443px;letter-spacing:0.11px;}
#tt_72{left:138px;bottom:406px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tu_72{left:138px;bottom:369px;}
#tv_72{left:165px;bottom:369px;letter-spacing:0.1px;word-spacing:0.01px;}
#tw_72{left:729px;bottom:369px;letter-spacing:0.13px;}
#tx_72{left:777px;bottom:369px;letter-spacing:0.11px;}
#ty_72{left:138px;bottom:333px;}
#tz_72{left:165px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t10_72{left:124px;bottom:299px;letter-spacing:0.12px;}
#t11_72{left:178px;bottom:299px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t12_72{left:138px;bottom:262px;letter-spacing:0.09px;word-spacing:0.01px;}
#t13_72{left:138px;bottom:244px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t14_72{left:138px;bottom:226px;letter-spacing:0.1px;word-spacing:0.03px;}
#t15_72{left:206px;bottom:226px;letter-spacing:0.11px;word-spacing:0.01px;}
#t16_72{left:476px;bottom:226px;}
#t17_72{left:291px;bottom:1027px;letter-spacing:-0.13px;}
#t18_72{left:440px;bottom:1027px;letter-spacing:-0.17px;}
#t19_72{left:605px;bottom:1027px;letter-spacing:-0.14px;}
#t1a_72{left:291px;bottom:1002px;letter-spacing:-0.13px;}
#t1b_72{left:468px;bottom:1002px;letter-spacing:-0.13px;}
#t1c_72{left:291px;bottom:978px;letter-spacing:-0.16px;}
#t1d_72{left:409px;bottom:974px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1e_72{left:490px;bottom:981px;}
#t1f_72{left:577px;bottom:978px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1g_72{left:235px;bottom:947px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1h_72{left:249px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1i_72{left:249px;bottom:913px;letter-spacing:-0.11px;}
#t1j_72{left:249px;bottom:896px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t1k_72{left:249px;bottom:879px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_72{left:249px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1m_72{left:110px;bottom:189px;letter-spacing:-0.1px;}
#t1n_72{left:137px;bottom:189px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1o_72{left:176px;bottom:1083px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1p_72{left:674px;bottom:1083px;letter-spacing:0.12px;}
#t1q_72{left:260px;bottom:1054px;letter-spacing:-0.18px;}
#t1r_72{left:428px;bottom:1054px;letter-spacing:-0.16px;}
#t1s_72{left:593px;bottom:1054px;letter-spacing:-0.15px;}

.s1_72{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_72{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_72{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s4_72{font-size:18px;font-family:Helvetica-Bold_7hj;color:#000;}
.s5_72{font-size:12px;font-family:Times-Roman_az;color:#000;}
.s6_72{font-size:15px;font-family:Times-Bold_7hi;color:#000;}
.s7_72{font-size:15px;font-family:Times-Italic_b3;color:#000;}
.s8_72{font-size:15px;font-family:Helvetica-Bold_7hj;color:#000;}
.s9_72{font-size:15px;font-family:Times-Roman_az;color:#00F;}
.sa_72{font-size:14px;font-family:Times-Roman_az;color:#000;}
.sb_72{font-size:11px;font-family:Times-Roman_az;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts72" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7hi;
	src: url("fonts/Times-Bold_7hi.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg72Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg72" style="-webkit-user-select: none;"><object width="935" height="1210" data="72/72.svg" type="image/svg+xml" id="pdf72" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_72" class="t s1_72">5.6 </span><span id="t2_72" class="t s1_72">Coprocessor Instructions </span>
<span id="t3_72" class="t s2_72">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t4_72" class="t s2_72">72 </span>
<span id="t5_72" class="t s3_72">Coprocessor 0 is always used for system control, and coprocessor 1 and 3 are used for the floating point unit. Copro- </span>
<span id="t6_72" class="t s3_72">cessor 2 is reserved for implementation-specific use. </span>
<span id="t7_72" class="t s3_72">A coprocessor may have two different register sets: </span>
<span id="t8_72" class="t s3_72">• </span><span id="t9_72" class="t s3_72">Coprocessor general registers </span>
<span id="ta_72" class="t s3_72">• </span><span id="tb_72" class="t s3_72">Coprocessor control registers </span>
<span id="tc_72" class="t s3_72">Each set contains up to 32 registers. Coprocessor computational instructions may use the registers in either set. </span>
<span id="td_72" class="t s4_72">5.6.2 </span><span id="te_72" class="t s4_72">System Control Coprocessor 0 (CP0) </span>
<span id="tf_72" class="t s3_72">The system controller for all MIPS processors is implemented as coprocessor 0 (CP0 </span>
<span id="tg_72" class="t s5_72">4 </span>
<span id="th_72" class="t s3_72">), the </span><span id="ti_72" class="t s6_72">System Control Copro- </span>
<span id="tj_72" class="t s6_72">cessor </span><span id="tk_72" class="t s3_72">. It provides the processor control, memory management, and exception handling functions. </span>
<span id="tl_72" class="t s4_72">5.6.3 </span><span id="tm_72" class="t s4_72">Floating Point Coprocessor 1 (CP1) </span>
<span id="tn_72" class="t s3_72">If a system includes a </span><span id="to_72" class="t s6_72">Floating Point Unit</span><span id="tp_72" class="t s3_72">, it is implemented as coprocessor 1 (CP1). In Release 1 of the MIPS64 </span>
<span id="tq_72" class="t s3_72">Architecture, and in Release 2 of the MIPS32 and MIPS64 Architectures, the FPU also uses the computation </span><span id="tr_72" class="t s7_72">opcode </span>
<span id="ts_72" class="t s3_72">space assigned to coprocessor unit 3, renamed COP1X. </span>
<span id="tt_72" class="t s3_72">Coprocessor instructions are divided into two main groups: </span>
<span id="tu_72" class="t s3_72">• </span><span id="tv_72" class="t s3_72">Load and store instructions (move to and from coprocessor), which are reserved in the main </span><span id="tw_72" class="t s7_72">opcode </span><span id="tx_72" class="t s3_72">space </span>
<span id="ty_72" class="t s3_72">• </span><span id="tz_72" class="t s3_72">Coprocessor-specific operations, which are defined entirely by the coprocessor </span>
<span id="t10_72" class="t s8_72">5.6.3.1 </span><span id="t11_72" class="t s8_72">Coprocessor Load and Store Instructions </span>
<span id="t12_72" class="t s3_72">Explicit load and store instructions are not defined for CP0; for CP0 only, the move to and from coprocessor instruc- </span>
<span id="t13_72" class="t s3_72">tions must be used to write and read the CP0 registers. The loads and stores for the remaining coprocessors are sum- </span>
<span id="t14_72" class="t s3_72">marized in </span><span id="t15_72" class="t s9_72">“Coprocessor Loads and Stores” on page 55</span><span id="t16_72" class="t s3_72">. </span>
<span id="t17_72" class="t sa_72">CP1 </span><span id="t18_72" class="t sa_72">FPU </span><span id="t19_72" class="t sa_72">FPU </span>
<span id="t1a_72" class="t sa_72">CP2 </span><span id="t1b_72" class="t sa_72">Implementation-specific </span>
<span id="t1c_72" class="t sa_72">CP3 </span>
<span id="t1d_72" class="t sa_72">FPU (COP1X) </span>
<span id="t1e_72" class="t sb_72">1 </span>
<span id="t1f_72" class="t sa_72">FPU (COP1X) </span>
<span id="t1g_72" class="t sa_72">1. In Release 1 of the MIPS32 Architecture, Coprocessor 3 was an implementa- </span>
<span id="t1h_72" class="t sa_72">tion-specific coprocessor. In the MIPS64 Architecture, and in Release 2 of the </span>
<span id="t1i_72" class="t sa_72">MIPS32 Architecture (and subsequent releases), it is used exclusively for the </span>
<span id="t1j_72" class="t sa_72">floating point unit and is not available for implementation-specific use. Release </span>
<span id="t1k_72" class="t sa_72">1 MIPS32 implementations are therefore encouraged not to use Coprocessor 3 </span>
<span id="t1l_72" class="t sa_72">as an implementation-specific coprocessor. </span>
<span id="t1m_72" class="t sa_72">4. </span><span id="t1n_72" class="t sa_72">CP0 instructions use the COP0 opcode, and as such are differentiated from the CP0 designation in this book. </span>
<span id="t1o_72" class="t s8_72">Table 5.29 Coprocessor Definition and Use in the MIPS Architecture </span><span id="t1p_72" class="t s8_72">(Continued) </span>
<span id="t1q_72" class="t s1_72">Coprocessor </span><span id="t1r_72" class="t s1_72">MIPS32 </span><span id="t1s_72" class="t s1_72">MIPS64 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
