<!DOCTYPE html>
<html lang="ko">
<head>
  <meta charset="utf-8">
  <title>Members | CAD & SoC Design Lab.</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <!-- ===== 기본 스타일(기존 index.html과 동일) ===== -->
  <style>
    body{
      font-family: "Helvetica Neue", Arial, sans-serif;
      margin:0;
      padding:40px 5%;
      line-height:1.6;
      color:#222;
    }
    .container{
      display:flex;
      gap:60px;
      max-width:1200px;
      margin:0 auto;
    }
    /* --- 사이드바 --- */
    .sidebar{flex:0 0 260px;text-align:center}
    .sidebar img{width:180px;height:auto}
    .sidebar h1{font-size:28px;line-height:1.2;margin:0 0 20px}
    .sidebar p{font-size:14px;color:#555}

    /* --- 본문 --- */
    .content{flex:1 1 0;max-width:700px}
    .content h2{margin-top:0}
    .content h3{margin:22px 0 6px}
    .content ul{margin:0 0 18px 18px}
    /* 네비게이션(선택) */
    .nav{margin:0 0 30px;padding:0;list-style:none;display:flex;gap:12px 25px;flex-wrap:wrap}
    .nav a{color:#006BB3;text-decoration:none}
    .nav a:hover{text-decoration:underline}
    a{color:#006BB3}
  </style>
</head>
<body>
  <div class="container">
    <!-- ========== 왼쪽 사이드바 ========== -->
    <aside class="sidebar">
      <h1>CAD &amp; SoC<br>Design Lab.</h1>
      <img src="./Image/CSDL.jpg" alt="Lab Logo">
      <p>CAD &amp; SoC Design Laboratory at POSTECH.</p>
    </aside>

    <!-- ========== 오른쪽 본문 ========== -->
    <main class="content">
      <!-- (선택) 상단 메뉴 -->
      <ul class="nav">
        <li><a href="index.html">Home</a></li>
        <li><a href="./Research.html">Research</a></li>
        <li><a href="./Advisor.html">Advisor</a></li>
        <li><a href="./Members.html">Members</a></li>   <!-- 여기 수정 -->
        <li><strong>Publications</strong></li>
      </ul>

      <h2>International Conference Papers</h2>

      <h4>2025</h4>
      <ul>

      </ul>

      <h4>2024</h4>     
      <ul>
        
      <li>Jaemin Seo, Sejin Park, and Seokhyeong Kang,
      <strong>“Unveiling the Black-Box: Leveraging Explainable AI for FPGA Design Space Optimization,”</strong>
      IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</li>

      <li>Seungju Lee, Kyumin Cho, Eunji Kwon, Sejin Park, Seojeong Kim and Seokhyeong Kang,
      <strong>“ViT-ToGo : Vision Transformer Accelerator with Grouped Token Pruning,”</strong>
      IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</li>

      <li>Sung-Yun Lee, Kyungjun Min, and Seokhyeong Kang,
      <strong>“CTRL-B: Back-End-Of-Line Configuration Pathfinding using Cross-Technology Transferable Reinforcement Learning,”</strong>  
      IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</li>
      
      <li>Andrew B. Kahng*, Seokhyeong Kang, and Minhyuk Kweon*, 
      <strong>“Improvement of Mixed Track-Height Standard-Cell Placement,”</strong>  
      IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</li>
      
      <li>Ho-Jin Lee, Kyeong-Jun Lee, Youngchang Choi, Kyongsu Lee, Seokhyeong Kang and Jae-Yoon Sim,
      <strong>“Trans-Net: Knowledge-Transferring Analog Circuit Optimizer with a Netlist-Based Circuit Representation,” </strong>  
      IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</li>
      
      <li>Seongbin Kwon, Dohun Kim, Sunghye Park, Seojeong Kim, and Seokhyeong Kang,
      <strong>“QNSA: Quantum Neural Simulated Annealing for Combinatorial Optimization,” </strong>  
      International Symposium on Quality Electronic Design (ISQED)</li>
      
      <li>Eunji Kwon, Minxuan Zhou, Weihong Xu, Tajana Rosing and Seokhyeong Kang,
      <strong>“RL-PTQ: RL-based Mixed Precision Quantization for Hybrid Vision Transformers,”</strong>  
      ACM/IEEE Design Automation Conference (DAC)</li>
        
      <li>Jaekyung Im and Seokhyeong Kang,
      <strong>“SkyPlace: A New Mixed-size Placement Framework using Modularity-based Clustering and SDP Relaxation,” </strong>  
      ACM/IEEE Design Automation Conference (DAC)</li>
        
      <li>Andrew B. Kahng, Seokhyeong Kang, Sayak Kundu, Kyungjun Min, Seonghyeon Park and Bodhisatta Pramanik, 
      <strong>“PPA-Relevant Clustering-Driven Placement for Large-Scale VLSI Designs,”</strong>  
      ACM/IEEE Design Automation Conference (DAC)</li>
        
      <li>Sunghye Park, Dohun Kim, and Seokhyeong Kang,
      <strong>“HiLight: A Comprehensive Framework for High-Performance and Lightweight Scalability in Surface Code Communication,”</strong>  
      </li>

      <li>
      <strong></strong>  
      </li>
        
      <li>
      <strong></strong>  
      </li>
        
      <li>
      <strong></strong>  
      </li>
        
      <li>
      <strong></strong>  
      </li>
      <li>
      <strong></strong>  
      </li>
        
<!--    
       Sung-Yun Lee, Kyungjun Min, and Seokhyeong Kang ,“**CTRL-B: Back-End-Of-Line Configuration Pathfinding using Cross-Technology Transferable Reinforcement Learning**,” DATE, 2024.
      
      Andrew B. Kahng*, Seokhyeong Kang, and Minhyuk Kweon*, “** Improvement of Mixed Track-Height Standard-Cell Placement**,” DATE, 2024.
      
      Ho-Jin Lee, Kyeong-Jun Lee, Youngchang Choi, Kyongsu Lee, Seokhyeong Kang and Jae-Yoon Sim, “** Trans-Net: Knowledge-Transferring Analog Circuit Optimizer with a Netlist-Based Circuit Representation**,” DATE, 2024.
      
      Seongbin Kwon, Dohun Kim, Sunghye Park, Seojeong Kim, and Seokhyeong Kang, “**QNSA: Quantum Neural Simulated Annealing for Combinatorial Optimization**,” ISQED, 2024.
      
      Eunji Kwon, Minxuan Zhou, Weihong Xu, Tajana Rosing and Seokhyeong Kang, “**RL-PTQ: RL-based Mixed Precision Quantization for Hybrid Vision Transformers**,” DAC, 2024.
      
      Jaekyung Im and Seokhyeong Kang, “**SkyPlace: A New Mixed-size Placement Framework using Modularity-based Clustering and SDP Relaxation**,” DAC, 2024.
      
      Andrew B. Kahng, Seokhyeong Kang, Sayak Kundu, Kyungjun Min, Seonghyeon Park and Bodhisatta Pramanik, “**PPA-Relevant Clustering-Driven Placement for Large-Scale VLSI Designs**,” DAC, 2024.
      
      Sunghye Park, Dohun Kim, and Seokhyeong Kang, “**HiLight: A Comprehensive Framework for High-Performance and Lightweight Scalability in Surface Code Communication**,” DAC, 2024.
      
      Jinoh Cho, Seonghyeon Park, Jakang Lee, Sung-Yun Lee, Jinmo Ahn, and Seokhyeong Kang, “**RL-Fill: Timing-Aware Fill Insertion Using Reinforcement Learning**,” ICCAD, 2024.
      
      Jaemin Seo, Sejin Park, and Seokhyeong Kang, “**Improving Timing & Power Trade-off in Post-place Optimization Using Multi-agent Reinforcement Learning**,” ICCAD, 2024.
      
      Donggyu Kim, Minjae Kim, Junseok Hur, Jakang Lee, Jinoh Cho, and Seokhyeong Kang, “**TA3D: Timing-Aware 3D IC Partitioning and Placement by Optimizing the Critical Path**,” MLCAD, 2024. -->
      </ul>

      <h4>2023</h4>     
      <ul>

      </ul>

      <h2>International Journal Papers</h2>
      <h4>2025</h4>
      <ul>

      </ul>

      <h4>2024</h4>     
      <ul>
        <li>Youngchang Choi, Sejin Park, Minjeong Choi, Kyongsu Lee, and Seokhyeong Kang, 
    <strong>“MA-Opt: Reinforcement Learning-based Analog Circuit Optimization using Multi-Actors,”</strong> 
    <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</em>, 2024.
  </li>
  <li>Taeran Lee, Kil-Su Jung, Seunghwan Seo, Junseo Lee, Jihye Park, Sumin Kang, Jeongwon Park, Juncheol Kang, Hogeun Ahn, Suhyun Kim, Hae Won Lee, Doyoon Lee, Ki Seok Kim, Hyunseok Kim, Keun Heo, Sunmean Kim, Sang-Hoon Bae, Seokhyeong Kang, Kibum Kang, Jeehwa Jeon, 
    <strong>“Junctionless Negative-Differential-Resistance Device using 2D Van-Der-Waals Layered Materials for Ternary Parallel Computing,”</strong> 
    <em>Advanced Materials</em>, 2024.
  </li>

      </ul>
    <h4>2023</h4>     
      <ul>
      <li>Daeyeon Kim, Sung-Yun Lee, Kyungjun Min, and Seokhyeong Kang, 
    <strong>“Construction of Realistic Place-and-route Benchmarks for Machine Learning Applications,”</strong> 
    <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</em>, 2023.
  </li>
  <li>Jongho Yoon, Seunghan Baek, Sunmean Kim, and Seokhyeong Kang, 
    <strong>“Optimizing Ternary Multiplier Design with Fast Ternary Adder,”</strong> 
    <em>IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II)</em>, 2023.
  </li>
  <li>Eunji Kwon, Jongho Yoon, and Seokhyeong Kang, 
    <strong>“Mobile Transformer Accelerator Exploiting Various Line Sparsity and Tile-based Dynamic Quantization,”</strong> 
    <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</em>, 2023.
  </li>       

      </ul>
      <h4>2022</h4>     
      <ul>

      </ul>
      <h4>2021</h4>     
      <ul>

      </ul>
      <h4>2020</h4>     
      <ul>

      </ul>
      <h4>2019</h4>     
      <ul>

      </ul>


      
    </main>
  </div>

  <footer style="text-align:center;font-size:13px;margin-top:40px;color:#777;">
    Hosted on GitHub Pages — Theme by orderedlist
  </footer>
</body>
</html>
