1. Reduction in power dissipation can be brought by
a) increasing transistor area
b) decreasing transistor area
c) increasing transistor feature size
d) decreasing transistor feature size
a
2. When does the longest delay occur in 8:1 inverters?
a) during 1 to 0 transition
b) during 0 to 1 transition
c) during faster speed
d) delays are always short
b
3. In inverter during logic 1 to 0 transition, capacitance discharges at
a) pull-up resistance
b) pull-down resistance
c) both pull-up and pull-down
d) at gate
b
4. In minimum size nMOS 8:1 inverter, the logic 0 to 1 transition delay is given as
a) 5Ʈ
b) 20Ʈ
c) 40Ʈ
d) 50Ʈ
c
5. In minimum size nMOS 8:1 inverter, the logic 1 to 0 transition delay is given as
a) 5Ʈ
b) 20Ʈ
c) 40Ʈ
d) 50Ʈ
a
6. For a regular 8:1 inverter, the transition delay is given as
a) 10Ʈ
b) 20Ʈ
c) 21Ʈ
d) 25Ʈ
c
7. The area of CMOS inverter is proportional to
a) area of n device
b) area of p device
c) total area of n and p device
d) square of minimum feature size
c
8. The ratio of Wp/Wn can be given as
a) 1:2
b) 2:1
c) 1:1
d) 2:2
c
9. Switching power dissipation can be given as
a) Cl x Vdd x f
b) Vdd2 x f
c) Cl x Vdd2
d) Cl x Vdd2 x f
d
10. Load capacitance can be minimized by
a) increasing A
b) decreasing A
c) increasing Psd
d) does not depend on A
b
11. Rise time and fall time can be equalized by
a) βn = βp
b) βn = 2βp
c) βp = 2βn
d) βn = 1/2βp
a
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Flash memory» Next - VLSI Questions and Answers – Optimization of Inverters-2 
