// Seed: 2842423909
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire  id_3;
  wire  id_4;
  logic id_5;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  always assign id_3 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3
    , id_8,
    input uwire id_4,
    output tri id_5,
    output wor id_6
);
  wire id_9;
  xor primCall (id_5, id_8, id_4);
  module_0 modCall_1 (
      id_8,
      id_9
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
endmodule
