Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 16:39:28 2024
| Host         : DESKTOP-QT3SDF3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    62          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: rfid_sig_clk_div/clk_out_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart_clk_div/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.833        0.000                      0                  163        0.238        0.000                      0                  163       41.160        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        76.833        0.000                      0                  163        0.238        0.000                      0                  163       41.160        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.833ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 2.336ns (38.725%)  route 3.696ns (61.275%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 88.171 - 83.330 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.609     5.136    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  rfid_sig_clk_div/cnt_reg[2]/Q
                         net (fo=2, routed)           0.798     6.390    rfid_sig_clk_div/cnt_reg[2]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.047 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.047    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.164    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.281    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.398    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.515    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.632    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.851 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.709    rfid_sig_clk_div/p_0_in[25]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.295     9.004 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           0.797     9.801    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.243    11.168    rfid_sig_clk_div/clear
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.493    88.171    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[0]/C
                         clock pessimism              0.295    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y25          FDRE (Setup_fdre_C_R)       -0.429    88.002    rfid_sig_clk_div/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         88.002    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 76.833    

Slack (MET) :             76.833ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 2.336ns (38.725%)  route 3.696ns (61.275%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 88.171 - 83.330 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.609     5.136    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  rfid_sig_clk_div/cnt_reg[2]/Q
                         net (fo=2, routed)           0.798     6.390    rfid_sig_clk_div/cnt_reg[2]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.047 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.047    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.164    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.281    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.398    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.515    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.632    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.851 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.709    rfid_sig_clk_div/p_0_in[25]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.295     9.004 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           0.797     9.801    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.243    11.168    rfid_sig_clk_div/clear
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.493    88.171    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[1]/C
                         clock pessimism              0.295    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y25          FDRE (Setup_fdre_C_R)       -0.429    88.002    rfid_sig_clk_div/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         88.002    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 76.833    

Slack (MET) :             76.833ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 2.336ns (38.725%)  route 3.696ns (61.275%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 88.171 - 83.330 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.609     5.136    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  rfid_sig_clk_div/cnt_reg[2]/Q
                         net (fo=2, routed)           0.798     6.390    rfid_sig_clk_div/cnt_reg[2]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.047 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.047    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.164    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.281    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.398    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.515    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.632    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.851 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.709    rfid_sig_clk_div/p_0_in[25]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.295     9.004 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           0.797     9.801    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.243    11.168    rfid_sig_clk_div/clear
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.493    88.171    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[2]/C
                         clock pessimism              0.295    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y25          FDRE (Setup_fdre_C_R)       -0.429    88.002    rfid_sig_clk_div/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         88.002    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 76.833    

Slack (MET) :             76.833ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 2.336ns (38.725%)  route 3.696ns (61.275%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 88.171 - 83.330 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.609     5.136    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  rfid_sig_clk_div/cnt_reg[2]/Q
                         net (fo=2, routed)           0.798     6.390    rfid_sig_clk_div/cnt_reg[2]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.047 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.047    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.164    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.281    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.398    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.515    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.632    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.851 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.709    rfid_sig_clk_div/p_0_in[25]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.295     9.004 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           0.797     9.801    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.243    11.168    rfid_sig_clk_div/clear
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.493    88.171    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[3]/C
                         clock pessimism              0.295    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y25          FDRE (Setup_fdre_C_R)       -0.429    88.002    rfid_sig_clk_div/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         88.002    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 76.833    

Slack (MET) :             76.862ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.336ns (39.042%)  route 3.647ns (60.958%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 88.173 - 83.330 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.609     5.136    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  rfid_sig_clk_div/cnt_reg[2]/Q
                         net (fo=2, routed)           0.798     6.390    rfid_sig_clk_div/cnt_reg[2]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.047 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.047    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.164    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.281    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.398    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.515    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.632    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.851 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.709    rfid_sig_clk_div/p_0_in[25]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.295     9.004 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           0.797     9.801    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.194    11.119    rfid_sig_clk_div/clear
    SLICE_X5Y26          FDRE                                         r  rfid_sig_clk_div/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.495    88.173    rfid_sig_clk_div/clk_in
    SLICE_X5Y26          FDRE                                         r  rfid_sig_clk_div/cnt_reg[4]/C
                         clock pessimism              0.273    88.446    
                         clock uncertainty           -0.035    88.411    
    SLICE_X5Y26          FDRE (Setup_fdre_C_R)       -0.429    87.982    rfid_sig_clk_div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         87.982    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                 76.862    

Slack (MET) :             76.862ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.336ns (39.042%)  route 3.647ns (60.958%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 88.173 - 83.330 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.609     5.136    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  rfid_sig_clk_div/cnt_reg[2]/Q
                         net (fo=2, routed)           0.798     6.390    rfid_sig_clk_div/cnt_reg[2]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.047 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.047    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.164    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.281    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.398    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.515    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.632    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.851 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.709    rfid_sig_clk_div/p_0_in[25]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.295     9.004 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           0.797     9.801    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.194    11.119    rfid_sig_clk_div/clear
    SLICE_X5Y26          FDRE                                         r  rfid_sig_clk_div/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.495    88.173    rfid_sig_clk_div/clk_in
    SLICE_X5Y26          FDRE                                         r  rfid_sig_clk_div/cnt_reg[5]/C
                         clock pessimism              0.273    88.446    
                         clock uncertainty           -0.035    88.411    
    SLICE_X5Y26          FDRE (Setup_fdre_C_R)       -0.429    87.982    rfid_sig_clk_div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         87.982    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                 76.862    

Slack (MET) :             76.862ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.336ns (39.042%)  route 3.647ns (60.958%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 88.173 - 83.330 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.609     5.136    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  rfid_sig_clk_div/cnt_reg[2]/Q
                         net (fo=2, routed)           0.798     6.390    rfid_sig_clk_div/cnt_reg[2]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.047 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.047    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.164    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.281    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.398    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.515    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.632    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.851 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.709    rfid_sig_clk_div/p_0_in[25]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.295     9.004 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           0.797     9.801    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.194    11.119    rfid_sig_clk_div/clear
    SLICE_X5Y26          FDRE                                         r  rfid_sig_clk_div/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.495    88.173    rfid_sig_clk_div/clk_in
    SLICE_X5Y26          FDRE                                         r  rfid_sig_clk_div/cnt_reg[6]/C
                         clock pessimism              0.273    88.446    
                         clock uncertainty           -0.035    88.411    
    SLICE_X5Y26          FDRE (Setup_fdre_C_R)       -0.429    87.982    rfid_sig_clk_div/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         87.982    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                 76.862    

Slack (MET) :             76.862ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.336ns (39.042%)  route 3.647ns (60.958%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 88.173 - 83.330 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.609     5.136    rfid_sig_clk_div/clk_in
    SLICE_X5Y25          FDRE                                         r  rfid_sig_clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  rfid_sig_clk_div/cnt_reg[2]/Q
                         net (fo=2, routed)           0.798     6.390    rfid_sig_clk_div/cnt_reg[2]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.047 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.047    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.164    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.281    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.398    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.515    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.632    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.851 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.709    rfid_sig_clk_div/p_0_in[25]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.295     9.004 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           0.797     9.801    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.925 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.194    11.119    rfid_sig_clk_div/clear
    SLICE_X5Y26          FDRE                                         r  rfid_sig_clk_div/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.495    88.173    rfid_sig_clk_div/clk_in
    SLICE_X5Y26          FDRE                                         r  rfid_sig_clk_div/cnt_reg[7]/C
                         clock pessimism              0.273    88.446    
                         clock uncertainty           -0.035    88.411    
    SLICE_X5Y26          FDRE (Setup_fdre_C_R)       -0.429    87.982    rfid_sig_clk_div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         87.982    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                 76.862    

Slack (MET) :             76.883ns  (required time - arrival time)
  Source:                 uart_clk_div/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk_div/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 2.327ns (39.059%)  route 3.631ns (60.941%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557     5.084    uart_clk_div/clk_in
    SLICE_X17Y36         FDRE                                         r  uart_clk_div/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_clk_div/cnt_reg[5]/Q
                         net (fo=2, routed)           0.605     6.145    uart_clk_div/cnt_reg[5]
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.801 r  uart_clk_div/cnt_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    uart_clk_div/cnt_reg[0]_i_13__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.915 r  uart_clk_div/cnt_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.915    uart_clk_div/cnt_reg[0]_i_14__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  uart_clk_div/cnt_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart_clk_div/cnt_reg[0]_i_16__0_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  uart_clk_div/cnt_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.143    uart_clk_div/cnt_reg[0]_i_15__0_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  uart_clk_div/cnt_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    uart_clk_div/cnt_reg[0]_i_10__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  uart_clk_div/cnt_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.371    uart_clk_div/cnt_reg[0]_i_11__0_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.593 f  uart_clk_div/cnt_reg[0]_i_12__0/O[0]
                         net (fo=1, routed)           0.862     8.455    uart_clk_div/cnt_reg[0]_i_12__0_n_7
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.299     8.754 f  uart_clk_div/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.992     9.746    uart_clk_div/cnt[0]_i_3__0_n_0
    SLICE_X18Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.870 r  uart_clk_div/cnt[0]_i_1__0/O
                         net (fo=33, routed)          1.172    11.042    uart_clk_div/cnt[0]_i_1__0_n_0
    SLICE_X17Y35         FDRE                                         r  uart_clk_div/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.438    88.116    uart_clk_div/clk_in
    SLICE_X17Y35         FDRE                                         r  uart_clk_div/cnt_reg[0]/C
                         clock pessimism              0.273    88.389    
                         clock uncertainty           -0.035    88.354    
    SLICE_X17Y35         FDRE (Setup_fdre_C_R)       -0.429    87.925    uart_clk_div/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.925    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 76.883    

Slack (MET) :             76.883ns  (required time - arrival time)
  Source:                 uart_clk_div/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk_div/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 2.327ns (39.059%)  route 3.631ns (60.941%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.557     5.084    uart_clk_div/clk_in
    SLICE_X17Y36         FDRE                                         r  uart_clk_div/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart_clk_div/cnt_reg[5]/Q
                         net (fo=2, routed)           0.605     6.145    uart_clk_div/cnt_reg[5]
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.801 r  uart_clk_div/cnt_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    uart_clk_div/cnt_reg[0]_i_13__0_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.915 r  uart_clk_div/cnt_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.915    uart_clk_div/cnt_reg[0]_i_14__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  uart_clk_div/cnt_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.029    uart_clk_div/cnt_reg[0]_i_16__0_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  uart_clk_div/cnt_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.143    uart_clk_div/cnt_reg[0]_i_15__0_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  uart_clk_div/cnt_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    uart_clk_div/cnt_reg[0]_i_10__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  uart_clk_div/cnt_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.371    uart_clk_div/cnt_reg[0]_i_11__0_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.593 f  uart_clk_div/cnt_reg[0]_i_12__0/O[0]
                         net (fo=1, routed)           0.862     8.455    uart_clk_div/cnt_reg[0]_i_12__0_n_7
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.299     8.754 f  uart_clk_div/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.992     9.746    uart_clk_div/cnt[0]_i_3__0_n_0
    SLICE_X18Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.870 r  uart_clk_div/cnt[0]_i_1__0/O
                         net (fo=33, routed)          1.172    11.042    uart_clk_div/cnt[0]_i_1__0_n_0
    SLICE_X17Y35         FDRE                                         r  uart_clk_div/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.438    88.116    uart_clk_div/clk_in
    SLICE_X17Y35         FDRE                                         r  uart_clk_div/cnt_reg[1]/C
                         clock pessimism              0.273    88.389    
                         clock uncertainty           -0.035    88.354    
    SLICE_X17Y35         FDRE (Setup_fdre_C_R)       -0.429    87.925    uart_clk_div/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.925    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 76.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.581     1.471    DAC/clk_in
    SLICE_X2Y22          FDRE                                         r  DAC/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  DAC/cnt_reg[14]/Q
                         net (fo=4, routed)           0.079     1.714    DAC/cnt[14]
    SLICE_X2Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.843 r  DAC/cnt0__0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.843    DAC/cnt0__0_carry__2_n_4
    SLICE_X2Y22          FDRE                                         r  DAC/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.849     1.983    DAC/clk_in
    SLICE_X2Y22          FDRE                                         r  DAC/cnt_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.134     1.605    DAC/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.583     1.473    DAC/clk_in
    SLICE_X2Y19          FDRE                                         r  DAC/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  DAC/cnt_reg[0]/Q
                         net (fo=4, routed)           0.079     1.716    DAC/cnt[0]
    SLICE_X2Y19          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.845 r  DAC/cnt0__0_carry/O[1]
                         net (fo=1, routed)           0.000     1.845    DAC/cnt0__0_carry_n_6
    SLICE_X2Y19          FDRE                                         r  DAC/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.852     1.986    DAC/clk_in
    SLICE_X2Y19          FDRE                                         r  DAC/cnt_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.607    DAC/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.583     1.473    DAC/clk_in
    SLICE_X2Y19          FDRE                                         r  DAC/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  DAC/cnt_reg[2]/Q
                         net (fo=4, routed)           0.079     1.716    DAC/cnt[2]
    SLICE_X2Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.845 r  DAC/cnt0__0_carry/O[3]
                         net (fo=1, routed)           0.000     1.845    DAC/cnt0__0_carry_n_4
    SLICE_X2Y19          FDRE                                         r  DAC/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.852     1.986    DAC/clk_in
    SLICE_X2Y19          FDRE                                         r  DAC/cnt_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.607    DAC/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.582     1.472    DAC/clk_in
    SLICE_X2Y20          FDRE                                         r  DAC/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  DAC/cnt_reg[4]/Q
                         net (fo=4, routed)           0.079     1.715    DAC/cnt[4]
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.844 r  DAC/cnt0__0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.844    DAC/cnt0__0_carry__0_n_6
    SLICE_X2Y20          FDRE                                         r  DAC/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.985    DAC/clk_in
    SLICE_X2Y20          FDRE                                         r  DAC/cnt_reg[5]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134     1.606    DAC/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.453%)  route 0.090ns (23.547%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.582     1.472    DAC/clk_in
    SLICE_X2Y20          FDRE                                         r  DAC/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  DAC/cnt_reg[6]/Q
                         net (fo=4, routed)           0.090     1.726    DAC/cnt[6]
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.855 r  DAC/cnt0__0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.855    DAC/cnt0__0_carry__0_n_4
    SLICE_X2Y20          FDRE                                         r  DAC/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.985    DAC/clk_in
    SLICE_X2Y20          FDRE                                         r  DAC/cnt_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134     1.606    DAC/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.581     1.471    DAC/clk_in
    SLICE_X2Y22          FDRE                                         r  DAC/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  DAC/cnt_reg[12]/Q
                         net (fo=4, routed)           0.091     1.726    DAC/cnt[12]
    SLICE_X2Y22          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.855 r  DAC/cnt0__0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.855    DAC/cnt0__0_carry__2_n_6
    SLICE_X2Y22          FDRE                                         r  DAC/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.849     1.983    DAC/clk_in
    SLICE_X2Y22          FDRE                                         r  DAC/cnt_reg[13]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.134     1.605    DAC/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.581     1.471    DAC/clk_in
    SLICE_X2Y21          FDRE                                         r  DAC/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  DAC/cnt_reg[10]/Q
                         net (fo=4, routed)           0.091     1.726    DAC/cnt[10]
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.855 r  DAC/cnt0__0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.855    DAC/cnt0__0_carry__1_n_4
    SLICE_X2Y21          FDRE                                         r  DAC/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850     1.984    DAC/clk_in
    SLICE_X2Y21          FDRE                                         r  DAC/cnt_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.134     1.605    DAC/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.581     1.471    DAC/clk_in
    SLICE_X2Y21          FDRE                                         r  DAC/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  DAC/cnt_reg[8]/Q
                         net (fo=4, routed)           0.091     1.726    DAC/cnt[8]
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.855 r  DAC/cnt0__0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.855    DAC/cnt0__0_carry__1_n_6
    SLICE_X2Y21          FDRE                                         r  DAC/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850     1.984    DAC/clk_in
    SLICE_X2Y21          FDRE                                         r  DAC/cnt_reg[9]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.134     1.605    DAC/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.582     1.472    DAC/clk_in
    SLICE_X2Y20          FDRE                                         r  DAC/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  DAC/cnt_reg[5]/Q
                         net (fo=4, routed)           0.079     1.715    DAC/cnt[5]
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.864 r  DAC/cnt0__0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.864    DAC/cnt0__0_carry__0_n_5
    SLICE_X2Y20          FDRE                                         r  DAC/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.985    DAC/clk_in
    SLICE_X2Y20          FDRE                                         r  DAC/cnt_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134     1.606    DAC/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.313ns (79.597%)  route 0.080ns (20.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.583     1.473    DAC/clk_in
    SLICE_X2Y19          FDRE                                         r  DAC/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  DAC/cnt_reg[1]/Q
                         net (fo=4, routed)           0.080     1.717    DAC/cnt[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.866 r  DAC/cnt0__0_carry/O[2]
                         net (fo=1, routed)           0.000     1.866    DAC/cnt0__0_carry_n_5
    SLICE_X2Y19          FDRE                                         r  DAC/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.852     1.986    DAC/clk_in
    SLICE_X2Y19          FDRE                                         r  DAC/cnt_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.607    DAC/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_12Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_12Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y19    DAC/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y21    DAC/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y21    DAC/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y22    DAC/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y22    DAC/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y22    DAC/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y22    DAC/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y23    DAC/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y23    DAC/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y19    DAC/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y19    DAC/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y21    DAC/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y21    DAC/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y21    DAC/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y21    DAC/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y22    DAC/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y22    DAC/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y22    DAC/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y22    DAC/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y19    DAC/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y19    DAC/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y21    DAC/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y21    DAC/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y21    DAC/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y21    DAC/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y22    DAC/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y22    DAC/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y22    DAC/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y22    DAC/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.598ns  (logic 5.061ns (30.492%)  route 11.537ns (69.508%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=57, routed)          1.623     2.079    sig_phase_ind[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.830     3.033    sig_phase_ind[6]_i_14_n_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.148     3.181 f  sig_phase_ind[6]_i_12/O
                         net (fo=18, routed)          1.714     4.895    sig_phase_ind4[7]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.328     5.223 r  sig_phase_ind[1]_i_132/O
                         net (fo=2, routed)           0.837     6.060    sig_phase_ind[1]_i_132_n_0
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.184 r  sig_phase_ind[1]_i_136/O
                         net (fo=1, routed)           0.000     6.184    sig_phase_ind[1]_i_136_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.564 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.564    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.681    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.004 r  sig_phase_ind_reg[1]_i_38/O[1]
                         net (fo=4, routed)           1.298     8.301    sig_phase_ind_reg[1]_i_38_n_6
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.306     8.607 r  sig_phase_ind[1]_i_56/O
                         net (fo=1, routed)           0.689     9.297    sig_phase_ind[1]_i_56_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  sig_phase_ind[1]_i_22/O
                         net (fo=2, routed)           1.024    10.444    sig_phase_ind[1]_i_22_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.568 r  sig_phase_ind[1]_i_26/O
                         net (fo=1, routed)           0.000    10.568    sig_phase_ind[1]_i_26_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.118 r  sig_phase_ind_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.118    sig_phase_ind_reg[1]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.340 r  sig_phase_ind_reg[1]_i_9/O[0]
                         net (fo=5, routed)           1.028    12.369    sig_phase_ind_reg[1]_i_9_n_7
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.299    12.668 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.668    sig_phase_ind[6]_i_17_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.248 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.001    14.248    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.302    14.550 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.550    sig_phase_ind[6]_i_6_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.798 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.846    15.644    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.306    15.950 r  sig_phase_ind[3]_i_1/O
                         net (fo=2, routed)           0.648    16.598    sig_phase_ind[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  sig_phase_ind_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.565ns  (logic 5.061ns (30.552%)  route 11.504ns (69.448%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=57, routed)          1.623     2.079    sig_phase_ind[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.830     3.033    sig_phase_ind[6]_i_14_n_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.148     3.181 f  sig_phase_ind[6]_i_12/O
                         net (fo=18, routed)          1.714     4.895    sig_phase_ind4[7]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.328     5.223 r  sig_phase_ind[1]_i_132/O
                         net (fo=2, routed)           0.837     6.060    sig_phase_ind[1]_i_132_n_0
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.184 r  sig_phase_ind[1]_i_136/O
                         net (fo=1, routed)           0.000     6.184    sig_phase_ind[1]_i_136_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.564 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.564    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.681    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.004 r  sig_phase_ind_reg[1]_i_38/O[1]
                         net (fo=4, routed)           1.298     8.301    sig_phase_ind_reg[1]_i_38_n_6
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.306     8.607 r  sig_phase_ind[1]_i_56/O
                         net (fo=1, routed)           0.689     9.297    sig_phase_ind[1]_i_56_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  sig_phase_ind[1]_i_22/O
                         net (fo=2, routed)           1.024    10.444    sig_phase_ind[1]_i_22_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.568 r  sig_phase_ind[1]_i_26/O
                         net (fo=1, routed)           0.000    10.568    sig_phase_ind[1]_i_26_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.118 r  sig_phase_ind_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.118    sig_phase_ind_reg[1]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.340 r  sig_phase_ind_reg[1]_i_9/O[0]
                         net (fo=5, routed)           1.028    12.369    sig_phase_ind_reg[1]_i_9_n_7
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.299    12.668 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.668    sig_phase_ind[6]_i_17_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.248 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.001    14.248    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.302    14.550 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.550    sig_phase_ind[6]_i_6_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.798 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.903    15.702    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.306    16.008 r  sig_phase_ind[6]_i_1/O
                         net (fo=2, routed)           0.557    16.565    sig_phase_ind[6]_i_1_n_0
    SLICE_X7Y23          FDRE                                         r  sig_phase_ind_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg_rep[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.480ns  (logic 5.061ns (30.710%)  route 11.419ns (69.290%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=57, routed)          1.623     2.079    sig_phase_ind[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.830     3.033    sig_phase_ind[6]_i_14_n_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.148     3.181 f  sig_phase_ind[6]_i_12/O
                         net (fo=18, routed)          1.714     4.895    sig_phase_ind4[7]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.328     5.223 r  sig_phase_ind[1]_i_132/O
                         net (fo=2, routed)           0.837     6.060    sig_phase_ind[1]_i_132_n_0
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.184 r  sig_phase_ind[1]_i_136/O
                         net (fo=1, routed)           0.000     6.184    sig_phase_ind[1]_i_136_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.564 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.564    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.681    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.004 r  sig_phase_ind_reg[1]_i_38/O[1]
                         net (fo=4, routed)           1.298     8.301    sig_phase_ind_reg[1]_i_38_n_6
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.306     8.607 r  sig_phase_ind[1]_i_56/O
                         net (fo=1, routed)           0.689     9.297    sig_phase_ind[1]_i_56_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  sig_phase_ind[1]_i_22/O
                         net (fo=2, routed)           1.024    10.444    sig_phase_ind[1]_i_22_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.568 r  sig_phase_ind[1]_i_26/O
                         net (fo=1, routed)           0.000    10.568    sig_phase_ind[1]_i_26_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.118 r  sig_phase_ind_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.118    sig_phase_ind_reg[1]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.340 r  sig_phase_ind_reg[1]_i_9/O[0]
                         net (fo=5, routed)           1.028    12.369    sig_phase_ind_reg[1]_i_9_n_7
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.299    12.668 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.668    sig_phase_ind[6]_i_17_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.248 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.001    14.248    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.302    14.550 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.550    sig_phase_ind[6]_i_6_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.798 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.903    15.702    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.306    16.008 r  sig_phase_ind[6]_i_1/O
                         net (fo=2, routed)           0.472    16.480    sig_phase_ind[6]_i_1_n_0
    SLICE_X7Y23          FDRE                                         r  sig_phase_ind_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg_rep[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.452ns  (logic 5.061ns (30.761%)  route 11.391ns (69.239%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=57, routed)          1.623     2.079    sig_phase_ind[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.830     3.033    sig_phase_ind[6]_i_14_n_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.148     3.181 f  sig_phase_ind[6]_i_12/O
                         net (fo=18, routed)          1.714     4.895    sig_phase_ind4[7]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.328     5.223 r  sig_phase_ind[1]_i_132/O
                         net (fo=2, routed)           0.837     6.060    sig_phase_ind[1]_i_132_n_0
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.184 r  sig_phase_ind[1]_i_136/O
                         net (fo=1, routed)           0.000     6.184    sig_phase_ind[1]_i_136_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.564 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.564    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.681    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.004 r  sig_phase_ind_reg[1]_i_38/O[1]
                         net (fo=4, routed)           1.298     8.301    sig_phase_ind_reg[1]_i_38_n_6
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.306     8.607 r  sig_phase_ind[1]_i_56/O
                         net (fo=1, routed)           0.689     9.297    sig_phase_ind[1]_i_56_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  sig_phase_ind[1]_i_22/O
                         net (fo=2, routed)           1.024    10.444    sig_phase_ind[1]_i_22_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.568 r  sig_phase_ind[1]_i_26/O
                         net (fo=1, routed)           0.000    10.568    sig_phase_ind[1]_i_26_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.118 r  sig_phase_ind_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.118    sig_phase_ind_reg[1]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.340 r  sig_phase_ind_reg[1]_i_9/O[0]
                         net (fo=5, routed)           1.028    12.369    sig_phase_ind_reg[1]_i_9_n_7
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.299    12.668 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.668    sig_phase_ind[6]_i_17_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.248 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.001    14.248    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.302    14.550 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.550    sig_phase_ind[6]_i_6_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.798 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.863    15.662    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.306    15.968 r  sig_phase_ind[5]_i_1/O
                         net (fo=2, routed)           0.485    16.452    sig_phase_ind[5]_i_1_n_0
    SLICE_X7Y23          FDRE                                         r  sig_phase_ind_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg_rep[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.431ns  (logic 5.061ns (30.801%)  route 11.370ns (69.199%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=57, routed)          1.623     2.079    sig_phase_ind[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.830     3.033    sig_phase_ind[6]_i_14_n_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.148     3.181 f  sig_phase_ind[6]_i_12/O
                         net (fo=18, routed)          1.714     4.895    sig_phase_ind4[7]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.328     5.223 r  sig_phase_ind[1]_i_132/O
                         net (fo=2, routed)           0.837     6.060    sig_phase_ind[1]_i_132_n_0
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.184 r  sig_phase_ind[1]_i_136/O
                         net (fo=1, routed)           0.000     6.184    sig_phase_ind[1]_i_136_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.564 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.564    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.681    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.004 r  sig_phase_ind_reg[1]_i_38/O[1]
                         net (fo=4, routed)           1.298     8.301    sig_phase_ind_reg[1]_i_38_n_6
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.306     8.607 r  sig_phase_ind[1]_i_56/O
                         net (fo=1, routed)           0.689     9.297    sig_phase_ind[1]_i_56_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  sig_phase_ind[1]_i_22/O
                         net (fo=2, routed)           1.024    10.444    sig_phase_ind[1]_i_22_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.568 r  sig_phase_ind[1]_i_26/O
                         net (fo=1, routed)           0.000    10.568    sig_phase_ind[1]_i_26_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.118 r  sig_phase_ind_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.118    sig_phase_ind_reg[1]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.340 r  sig_phase_ind_reg[1]_i_9/O[0]
                         net (fo=5, routed)           1.028    12.369    sig_phase_ind_reg[1]_i_9_n_7
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.299    12.668 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.668    sig_phase_ind[6]_i_17_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.248 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.001    14.248    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.302    14.550 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.550    sig_phase_ind[6]_i_6_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.798 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.846    15.644    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.306    15.950 r  sig_phase_ind[3]_i_1/O
                         net (fo=2, routed)           0.481    16.431    sig_phase_ind[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  sig_phase_ind_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.399ns  (logic 5.151ns (31.411%)  route 11.248ns (68.589%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=57, routed)          1.623     2.079    sig_phase_ind[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.830     3.033    sig_phase_ind[6]_i_14_n_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.148     3.181 f  sig_phase_ind[6]_i_12/O
                         net (fo=18, routed)          1.714     4.895    sig_phase_ind4[7]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.328     5.223 r  sig_phase_ind[1]_i_132/O
                         net (fo=2, routed)           0.837     6.060    sig_phase_ind[1]_i_132_n_0
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.184 r  sig_phase_ind[1]_i_136/O
                         net (fo=1, routed)           0.000     6.184    sig_phase_ind[1]_i_136_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.564 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.564    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.681    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.004 r  sig_phase_ind_reg[1]_i_38/O[1]
                         net (fo=4, routed)           1.298     8.301    sig_phase_ind_reg[1]_i_38_n_6
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.306     8.607 r  sig_phase_ind[1]_i_56/O
                         net (fo=1, routed)           0.689     9.297    sig_phase_ind[1]_i_56_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  sig_phase_ind[1]_i_22/O
                         net (fo=2, routed)           1.024    10.444    sig_phase_ind[1]_i_22_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.568 r  sig_phase_ind[1]_i_26/O
                         net (fo=1, routed)           0.000    10.568    sig_phase_ind[1]_i_26_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.118 r  sig_phase_ind_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.118    sig_phase_ind_reg[1]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.431 r  sig_phase_ind_reg[1]_i_9/O[3]
                         net (fo=3, routed)           0.588    12.019    sig_phase_ind_reg[1]_i_9_n_4
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.306    12.325 r  sig_phase_ind[6]_i_18/O
                         net (fo=1, routed)           0.000    12.325    sig_phase_ind[6]_i_18_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.572 r  sig_phase_ind_reg[6]_i_11/O[0]
                         net (fo=1, routed)           1.084    13.656    sig_phase_ind_reg[6]_i_11_n_7
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.299    13.955 r  sig_phase_ind[6]_i_8/O
                         net (fo=1, routed)           0.000    13.955    sig_phase_ind[6]_i_8_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.535 f  sig_phase_ind_reg[6]_i_2/O[2]
                         net (fo=5, routed)           1.080    15.615    sig_phase_ind_reg[6]_i_2_n_5
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.302    15.917 r  sig_phase_ind[4]_i_1/O
                         net (fo=2, routed)           0.482    16.399    sig_phase_ind[4]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  sig_phase_ind_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg_rep[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.399ns  (logic 5.151ns (31.411%)  route 11.248ns (68.589%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=57, routed)          1.623     2.079    sig_phase_ind[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.830     3.033    sig_phase_ind[6]_i_14_n_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.148     3.181 f  sig_phase_ind[6]_i_12/O
                         net (fo=18, routed)          1.714     4.895    sig_phase_ind4[7]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.328     5.223 r  sig_phase_ind[1]_i_132/O
                         net (fo=2, routed)           0.837     6.060    sig_phase_ind[1]_i_132_n_0
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.184 r  sig_phase_ind[1]_i_136/O
                         net (fo=1, routed)           0.000     6.184    sig_phase_ind[1]_i_136_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.564 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.564    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.681    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.004 r  sig_phase_ind_reg[1]_i_38/O[1]
                         net (fo=4, routed)           1.298     8.301    sig_phase_ind_reg[1]_i_38_n_6
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.306     8.607 r  sig_phase_ind[1]_i_56/O
                         net (fo=1, routed)           0.689     9.297    sig_phase_ind[1]_i_56_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  sig_phase_ind[1]_i_22/O
                         net (fo=2, routed)           1.024    10.444    sig_phase_ind[1]_i_22_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.568 r  sig_phase_ind[1]_i_26/O
                         net (fo=1, routed)           0.000    10.568    sig_phase_ind[1]_i_26_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.118 r  sig_phase_ind_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.118    sig_phase_ind_reg[1]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.431 r  sig_phase_ind_reg[1]_i_9/O[3]
                         net (fo=3, routed)           0.588    12.019    sig_phase_ind_reg[1]_i_9_n_4
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.306    12.325 r  sig_phase_ind[6]_i_18/O
                         net (fo=1, routed)           0.000    12.325    sig_phase_ind[6]_i_18_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.572 r  sig_phase_ind_reg[6]_i_11/O[0]
                         net (fo=1, routed)           1.084    13.656    sig_phase_ind_reg[6]_i_11_n_7
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.299    13.955 r  sig_phase_ind[6]_i_8/O
                         net (fo=1, routed)           0.000    13.955    sig_phase_ind[6]_i_8_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.535 f  sig_phase_ind_reg[6]_i_2/O[2]
                         net (fo=5, routed)           1.080    15.615    sig_phase_ind_reg[6]_i_2_n_5
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.302    15.917 r  sig_phase_ind[4]_i_1/O
                         net (fo=2, routed)           0.482    16.399    sig_phase_ind[4]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  sig_phase_ind_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.320ns  (logic 5.061ns (31.010%)  route 11.259ns (68.990%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=57, routed)          1.623     2.079    sig_phase_ind[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.830     3.033    sig_phase_ind[6]_i_14_n_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.148     3.181 f  sig_phase_ind[6]_i_12/O
                         net (fo=18, routed)          1.714     4.895    sig_phase_ind4[7]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.328     5.223 r  sig_phase_ind[1]_i_132/O
                         net (fo=2, routed)           0.837     6.060    sig_phase_ind[1]_i_132_n_0
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.184 r  sig_phase_ind[1]_i_136/O
                         net (fo=1, routed)           0.000     6.184    sig_phase_ind[1]_i_136_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.564 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.564    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.681    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.004 r  sig_phase_ind_reg[1]_i_38/O[1]
                         net (fo=4, routed)           1.298     8.301    sig_phase_ind_reg[1]_i_38_n_6
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.306     8.607 r  sig_phase_ind[1]_i_56/O
                         net (fo=1, routed)           0.689     9.297    sig_phase_ind[1]_i_56_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  sig_phase_ind[1]_i_22/O
                         net (fo=2, routed)           1.024    10.444    sig_phase_ind[1]_i_22_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.568 r  sig_phase_ind[1]_i_26/O
                         net (fo=1, routed)           0.000    10.568    sig_phase_ind[1]_i_26_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.118 r  sig_phase_ind_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.118    sig_phase_ind_reg[1]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.340 r  sig_phase_ind_reg[1]_i_9/O[0]
                         net (fo=5, routed)           1.028    12.369    sig_phase_ind_reg[1]_i_9_n_7
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.299    12.668 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.668    sig_phase_ind[6]_i_17_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.248 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.001    14.248    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.302    14.550 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.550    sig_phase_ind[6]_i_6_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.798 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.863    15.662    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.306    15.968 r  sig_phase_ind[5]_i_1/O
                         net (fo=2, routed)           0.353    16.320    sig_phase_ind[5]_i_1_n_0
    SLICE_X7Y24          FDRE                                         r  sig_phase_ind_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.259ns  (logic 5.061ns (31.127%)  route 11.198ns (68.873%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=57, routed)          1.623     2.079    sig_phase_ind[2]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.830     3.033    sig_phase_ind[6]_i_14_n_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I1_O)        0.148     3.181 f  sig_phase_ind[6]_i_12/O
                         net (fo=18, routed)          1.714     4.895    sig_phase_ind4[7]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.328     5.223 r  sig_phase_ind[1]_i_132/O
                         net (fo=2, routed)           0.837     6.060    sig_phase_ind[1]_i_132_n_0
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.184 r  sig_phase_ind[1]_i_136/O
                         net (fo=1, routed)           0.000     6.184    sig_phase_ind[1]_i_136_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.564 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.564    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.681 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.681    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.004 r  sig_phase_ind_reg[1]_i_38/O[1]
                         net (fo=4, routed)           1.298     8.301    sig_phase_ind_reg[1]_i_38_n_6
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.306     8.607 r  sig_phase_ind[1]_i_56/O
                         net (fo=1, routed)           0.689     9.297    sig_phase_ind[1]_i_56_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.421 r  sig_phase_ind[1]_i_22/O
                         net (fo=2, routed)           1.024    10.444    sig_phase_ind[1]_i_22_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.568 r  sig_phase_ind[1]_i_26/O
                         net (fo=1, routed)           0.000    10.568    sig_phase_ind[1]_i_26_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.118 r  sig_phase_ind_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.118    sig_phase_ind_reg[1]_i_10_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.340 r  sig_phase_ind_reg[1]_i_9/O[0]
                         net (fo=5, routed)           1.028    12.369    sig_phase_ind_reg[1]_i_9_n_7
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.299    12.668 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.668    sig_phase_ind[6]_i_17_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.248 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.001    14.248    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.302    14.550 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.550    sig_phase_ind[6]_i_6_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.798 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.656    15.455    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.306    15.761 r  sig_phase_ind[2]_i_1/O
                         net (fo=2, routed)           0.499    16.259    sig_phase_ind[2]_i_1_n_0
    SLICE_X7Y23          FDRE                                         r  sig_phase_ind_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/bit_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.174ns  (logic 6.383ns (39.465%)  route 9.791ns (60.535%))
  Logic Levels:           21  (CARRY4=12 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE                         0.000     0.000 r  uart/bit_cnt_reg[0]/C
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/bit_cnt_reg[0]/Q
                         net (fo=113, routed)         2.658     3.176    uart/bit_cnt[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.124     3.300 r  uart/bit_cnt[0]_i_181/O
                         net (fo=1, routed)           0.000     3.300    uart/bit_cnt[0]_i_181_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.833 r  uart/bit_cnt_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000     3.833    uart/bit_cnt_reg[0]_i_142_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.950 r  uart/bit_cnt_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000     3.950    uart/bit_cnt_reg[0]_i_183_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.067 r  uart/bit_cnt_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.067    uart/bit_cnt_reg[0]_i_162_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.184 r  uart/bit_cnt_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.184    uart/bit_cnt_reg[0]_i_140_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.301 r  uart/bit_cnt_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.301    uart/bit_cnt_reg[0]_i_111_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.418 r  uart/bit_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.418    uart/bit_cnt_reg[0]_i_65_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.741 r  uart/bit_cnt_reg[0]_i_127/O[1]
                         net (fo=2, routed)           0.920     5.661    uart/bit_cnt_reg[0]_i_127_n_6
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.306     5.967 r  uart/bit_cnt[0]_i_83/O
                         net (fo=1, routed)           0.000     5.967    uart/bit_cnt[0]_i_83_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.545 r  uart/bit_cnt_reg[0]_i_40/O[2]
                         net (fo=3, routed)           1.210     7.755    uart/bit_cnt_reg[0]_i_40_n_5
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.301     8.056 r  uart/bit_cnt[0]_i_43/O
                         net (fo=2, routed)           1.289     9.345    uart/bit_cnt[0]_i_43_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I1_O)        0.146     9.491 r  uart/bit_cnt[0]_i_16/O
                         net (fo=2, routed)           0.979    10.470    uart/bit_cnt[0]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.328    10.798 r  uart/bit_cnt[0]_i_20/O
                         net (fo=1, routed)           0.000    10.798    uart/bit_cnt[0]_i_20_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.348 r  uart/bit_cnt_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.348    uart/bit_cnt_reg[0]_i_9_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.682 r  uart/bit_cnt_reg[0]_i_10/O[1]
                         net (fo=2, routed)           0.826    12.508    uart/bit_cnt_reg[0]_i_10_n_6
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.303    12.811 r  uart/bit_cnt[0]_i_12/O
                         net (fo=1, routed)           0.000    12.811    uart/bit_cnt[0]_i_12_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.389 r  uart/bit_cnt_reg[0]_i_8/O[2]
                         net (fo=1, routed)           0.901    14.290    uart/bit_cnt_reg[0]_i_8_n_5
    SLICE_X6Y41          LUT5 (Prop_lut5_I4_O)        0.301    14.591 r  uart/bit_cnt[3]_i_14/O
                         net (fo=1, routed)           0.000    14.591    uart/bit_cnt[3]_i_14_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.843 r  uart/bit_cnt_reg[3]_i_8/O[0]
                         net (fo=3, routed)           1.008    15.851    uart/bit_cnt_reg[3]_i_8_n_7
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.323    16.174 r  uart/bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    16.174    uart/bit_cnt[3]_i_2_n_0
    SLICE_X7Y40          FDRE                                         r  uart/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE                         0.000     0.000 r  uart/start_cnt_reg[2]/C
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  uart/start_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    uart/start_cnt_reg[0]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  uart/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  uart/start_cnt_reg[6]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[6]
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  uart/start_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    uart/start_cnt_reg[4]_i_1_n_5
    SLICE_X0Y36          FDRE                                         r  uart/start_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  uart/start_cnt_reg[26]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[26]/Q
                         net (fo=2, routed)           0.133     0.274    uart/start_cnt_reg[26]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  uart/start_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    uart/start_cnt_reg[24]_i_1_n_5
    SLICE_X0Y41          FDRE                                         r  uart/start_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  uart/start_cnt_reg[10]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[10]/Q
                         net (fo=3, routed)           0.134     0.275    uart/start_cnt_reg[10]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[8]_i_1_n_5
    SLICE_X0Y37          FDRE                                         r  uart/start_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  uart/start_cnt_reg[18]/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[18]/Q
                         net (fo=2, routed)           0.134     0.275    uart/start_cnt_reg[18]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[16]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  uart/start_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  uart/start_cnt_reg[30]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[30]/Q
                         net (fo=2, routed)           0.134     0.275    uart/start_cnt_reg[30]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[28]_i_1_n_5
    SLICE_X0Y42          FDRE                                         r  uart/start_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE                         0.000     0.000 r  uart/start_cnt_reg[2]/C
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  uart/start_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    uart/start_cnt_reg[0]_i_1_n_4
    SLICE_X0Y35          FDRE                                         r  uart/start_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  uart/start_cnt_reg[6]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[6]
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  uart/start_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    uart/start_cnt_reg[4]_i_1_n_4
    SLICE_X0Y36          FDRE                                         r  uart/start_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/val_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/val_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uart/val_reg_reg[5]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/val_reg_reg[5]/Q
                         net (fo=2, routed)           0.230     0.371    uart/val_reg_reg_n_0_[5]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.416 r  uart/val_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.416    uart/val_reg[5]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  uart/val_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  uart/start_cnt_reg[26]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[26]/Q
                         net (fo=2, routed)           0.133     0.274    uart/start_cnt_reg[26]
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  uart/start_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    uart/start_cnt_reg[24]_i_1_n_4
    SLICE_X0Y41          FDRE                                         r  uart/start_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC/pinout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio27
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 3.980ns (63.443%)  route 2.293ns (36.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.610     5.137    DAC/clk_in
    SLICE_X3Y24          FDRE                                         r  DAC/pinout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.593 r  DAC/pinout_reg/Q
                         net (fo=1, routed)           2.293     7.886    pio27_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.524    11.410 r  pio27_OBUF_inst/O
                         net (fo=0)                   0.000    11.410    pio27
    K14                                                               r  pio27 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC/pinout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio27
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.366ns (69.118%)  route 0.610ns (30.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.578     1.468    DAC/clk_in
    SLICE_X3Y24          FDRE                                         r  DAC/pinout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DAC/pinout_reg/Q
                         net (fo=1, routed)           0.610     2.219    pio27_OBUF
    K14                  OBUF (Prop_obuf_I_O)         1.225     3.443 r  pio27_OBUF_inst/O
                         net (fo=0)                   0.000     3.443    pio27
    K14                                                               r  pio27 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.130ns  (logic 3.228ns (39.703%)  route 4.902ns (60.297%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[1]/C
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sig_phase_ind_reg_rep[1]/Q
                         net (fo=33, routed)          1.959     2.477    DAC/Q[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.601 r  DAC/g1_b3/O
                         net (fo=2, routed)           0.000     2.601    DAC/g1_b3_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     2.846 r  DAC/cnt1_carry_i_11/O
                         net (fo=2, routed)           1.264     4.110    DAC/cnt1_carry_i_11_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298     4.408 r  DAC/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.551     4.959    DAC/cnt1_carry_i_3_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.466 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.466    DAC/cnt1_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.580    DAC/cnt1_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.694    DAC/cnt1_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           1.119     6.927    DAC/p_0_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.051    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.564 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.690    DAC/cnt0__0_carry__4_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  DAC/cnt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.807    DAC/cnt0__0_carry__5_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.130 r  DAC/cnt0__0_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.130    DAC/cnt0__0_carry__6_n_6
    SLICE_X2Y26          FDRE                                         r  DAC/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.496     4.844    DAC/clk_in
    SLICE_X2Y26          FDRE                                         r  DAC/cnt_reg[29]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.122ns  (logic 3.220ns (39.644%)  route 4.902ns (60.356%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[1]/C
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sig_phase_ind_reg_rep[1]/Q
                         net (fo=33, routed)          1.959     2.477    DAC/Q[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.601 r  DAC/g1_b3/O
                         net (fo=2, routed)           0.000     2.601    DAC/g1_b3_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     2.846 r  DAC/cnt1_carry_i_11/O
                         net (fo=2, routed)           1.264     4.110    DAC/cnt1_carry_i_11_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298     4.408 r  DAC/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.551     4.959    DAC/cnt1_carry_i_3_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.466 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.466    DAC/cnt1_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.580    DAC/cnt1_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.694    DAC/cnt1_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           1.119     6.927    DAC/p_0_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.051    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.564 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.690    DAC/cnt0__0_carry__4_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  DAC/cnt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.807    DAC/cnt0__0_carry__5_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.122 r  DAC/cnt0__0_carry__6/O[3]
                         net (fo=1, routed)           0.000     8.122    DAC/cnt0__0_carry__6_n_4
    SLICE_X2Y26          FDRE                                         r  DAC/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.496     4.844    DAC/clk_in
    SLICE_X2Y26          FDRE                                         r  DAC/cnt_reg[31]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.046ns  (logic 3.144ns (39.074%)  route 4.902ns (60.926%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[1]/C
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sig_phase_ind_reg_rep[1]/Q
                         net (fo=33, routed)          1.959     2.477    DAC/Q[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.601 r  DAC/g1_b3/O
                         net (fo=2, routed)           0.000     2.601    DAC/g1_b3_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     2.846 r  DAC/cnt1_carry_i_11/O
                         net (fo=2, routed)           1.264     4.110    DAC/cnt1_carry_i_11_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298     4.408 r  DAC/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.551     4.959    DAC/cnt1_carry_i_3_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.466 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.466    DAC/cnt1_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.580    DAC/cnt1_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.694    DAC/cnt1_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           1.119     6.927    DAC/p_0_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.051    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.564 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.690    DAC/cnt0__0_carry__4_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  DAC/cnt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.807    DAC/cnt0__0_carry__5_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.046 r  DAC/cnt0__0_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.046    DAC/cnt0__0_carry__6_n_5
    SLICE_X2Y26          FDRE                                         r  DAC/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.496     4.844    DAC/clk_in
    SLICE_X2Y26          FDRE                                         r  DAC/cnt_reg[30]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.026ns  (logic 3.124ns (38.922%)  route 4.902ns (61.078%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[1]/C
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sig_phase_ind_reg_rep[1]/Q
                         net (fo=33, routed)          1.959     2.477    DAC/Q[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.601 r  DAC/g1_b3/O
                         net (fo=2, routed)           0.000     2.601    DAC/g1_b3_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     2.846 r  DAC/cnt1_carry_i_11/O
                         net (fo=2, routed)           1.264     4.110    DAC/cnt1_carry_i_11_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298     4.408 r  DAC/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.551     4.959    DAC/cnt1_carry_i_3_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.466 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.466    DAC/cnt1_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.580    DAC/cnt1_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.694    DAC/cnt1_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           1.119     6.927    DAC/p_0_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.051    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.564 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.690    DAC/cnt0__0_carry__4_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  DAC/cnt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.807    DAC/cnt0__0_carry__5_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.026 r  DAC/cnt0__0_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.026    DAC/cnt0__0_carry__6_n_7
    SLICE_X2Y26          FDRE                                         r  DAC/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.496     4.844    DAC/clk_in
    SLICE_X2Y26          FDRE                                         r  DAC/cnt_reg[28]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.013ns  (logic 3.111ns (38.823%)  route 4.902ns (61.177%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[1]/C
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sig_phase_ind_reg_rep[1]/Q
                         net (fo=33, routed)          1.959     2.477    DAC/Q[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.601 r  DAC/g1_b3/O
                         net (fo=2, routed)           0.000     2.601    DAC/g1_b3_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     2.846 r  DAC/cnt1_carry_i_11/O
                         net (fo=2, routed)           1.264     4.110    DAC/cnt1_carry_i_11_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298     4.408 r  DAC/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.551     4.959    DAC/cnt1_carry_i_3_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.466 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.466    DAC/cnt1_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.580    DAC/cnt1_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.694    DAC/cnt1_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           1.119     6.927    DAC/p_0_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.051    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.564 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.690    DAC/cnt0__0_carry__4_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.013 r  DAC/cnt0__0_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.013    DAC/cnt0__0_carry__5_n_6
    SLICE_X2Y25          FDRE                                         r  DAC/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.494     4.842    DAC/clk_in
    SLICE_X2Y25          FDRE                                         r  DAC/cnt_reg[25]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.005ns  (logic 3.103ns (38.762%)  route 4.902ns (61.238%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[1]/C
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sig_phase_ind_reg_rep[1]/Q
                         net (fo=33, routed)          1.959     2.477    DAC/Q[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.601 r  DAC/g1_b3/O
                         net (fo=2, routed)           0.000     2.601    DAC/g1_b3_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     2.846 r  DAC/cnt1_carry_i_11/O
                         net (fo=2, routed)           1.264     4.110    DAC/cnt1_carry_i_11_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298     4.408 r  DAC/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.551     4.959    DAC/cnt1_carry_i_3_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.466 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.466    DAC/cnt1_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.580    DAC/cnt1_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.694    DAC/cnt1_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           1.119     6.927    DAC/p_0_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.051    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.564 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.690    DAC/cnt0__0_carry__4_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.005 r  DAC/cnt0__0_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.005    DAC/cnt0__0_carry__5_n_4
    SLICE_X2Y25          FDRE                                         r  DAC/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.494     4.842    DAC/clk_in
    SLICE_X2Y25          FDRE                                         r  DAC/cnt_reg[27]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.929ns  (logic 3.027ns (38.175%)  route 4.902ns (61.825%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[1]/C
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sig_phase_ind_reg_rep[1]/Q
                         net (fo=33, routed)          1.959     2.477    DAC/Q[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.601 r  DAC/g1_b3/O
                         net (fo=2, routed)           0.000     2.601    DAC/g1_b3_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     2.846 r  DAC/cnt1_carry_i_11/O
                         net (fo=2, routed)           1.264     4.110    DAC/cnt1_carry_i_11_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298     4.408 r  DAC/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.551     4.959    DAC/cnt1_carry_i_3_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.466 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.466    DAC/cnt1_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.580    DAC/cnt1_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.694    DAC/cnt1_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           1.119     6.927    DAC/p_0_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.051    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.564 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.690    DAC/cnt0__0_carry__4_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.929 r  DAC/cnt0__0_carry__5/O[2]
                         net (fo=1, routed)           0.000     7.929    DAC/cnt0__0_carry__5_n_5
    SLICE_X2Y25          FDRE                                         r  DAC/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.494     4.842    DAC/clk_in
    SLICE_X2Y25          FDRE                                         r  DAC/cnt_reg[26]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.909ns  (logic 3.007ns (38.019%)  route 4.902ns (61.981%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[1]/C
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sig_phase_ind_reg_rep[1]/Q
                         net (fo=33, routed)          1.959     2.477    DAC/Q[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.601 r  DAC/g1_b3/O
                         net (fo=2, routed)           0.000     2.601    DAC/g1_b3_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     2.846 r  DAC/cnt1_carry_i_11/O
                         net (fo=2, routed)           1.264     4.110    DAC/cnt1_carry_i_11_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298     4.408 r  DAC/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.551     4.959    DAC/cnt1_carry_i_3_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.466 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.466    DAC/cnt1_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.580    DAC/cnt1_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.694    DAC/cnt1_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           1.119     6.927    DAC/p_0_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.051    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.564 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.681 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.690    DAC/cnt0__0_carry__4_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.909 r  DAC/cnt0__0_carry__5/O[0]
                         net (fo=1, routed)           0.000     7.909    DAC/cnt0__0_carry__5_n_7
    SLICE_X2Y25          FDRE                                         r  DAC/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.494     4.842    DAC/clk_in
    SLICE_X2Y25          FDRE                                         r  DAC/cnt_reg[24]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 2.994ns (37.960%)  route 4.893ns (62.040%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[1]/C
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sig_phase_ind_reg_rep[1]/Q
                         net (fo=33, routed)          1.959     2.477    DAC/Q[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.601 r  DAC/g1_b3/O
                         net (fo=2, routed)           0.000     2.601    DAC/g1_b3_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     2.846 r  DAC/cnt1_carry_i_11/O
                         net (fo=2, routed)           1.264     4.110    DAC/cnt1_carry_i_11_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298     4.408 r  DAC/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.551     4.959    DAC/cnt1_carry_i_3_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.466 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.466    DAC/cnt1_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.580    DAC/cnt1_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.694    DAC/cnt1_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           1.119     6.927    DAC/p_0_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.051    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.564 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.887 r  DAC/cnt0__0_carry__4/O[1]
                         net (fo=1, routed)           0.000     7.887    DAC/cnt0__0_carry__4_n_6
    SLICE_X2Y24          FDRE                                         r  DAC/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.494     4.842    DAC/clk_in
    SLICE_X2Y24          FDRE                                         r  DAC/cnt_reg[21]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.879ns  (logic 2.986ns (37.897%)  route 4.893ns (62.103%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[1]/C
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sig_phase_ind_reg_rep[1]/Q
                         net (fo=33, routed)          1.959     2.477    DAC/Q[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.601 r  DAC/g1_b3/O
                         net (fo=2, routed)           0.000     2.601    DAC/g1_b3_n_0
    SLICE_X3Y19          MUXF7 (Prop_muxf7_I1_O)      0.245     2.846 r  DAC/cnt1_carry_i_11/O
                         net (fo=2, routed)           1.264     4.110    DAC/cnt1_carry_i_11_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.298     4.408 r  DAC/cnt1_carry_i_3/O
                         net (fo=1, routed)           0.551     4.959    DAC/cnt1_carry_i_3_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.466 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.466    DAC/cnt1_carry_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.580    DAC/cnt1_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.694 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.694    DAC/cnt1_carry__1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.808 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           1.119     6.927    DAC/p_0_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     7.051    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.564 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.564    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.879 r  DAC/cnt0__0_carry__4/O[3]
                         net (fo=1, routed)           0.000     7.879    DAC/cnt0__0_carry__4_n_4
    SLICE_X2Y24          FDRE                                         r  DAC/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.494     4.842    DAC/clk_in
    SLICE_X2Y24          FDRE                                         r  DAC/cnt_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.250ns (45.270%)  route 0.302ns (54.730%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.302     0.443    DAC/Q[6]
    SLICE_X2Y22          LUT4 (Prop_lut4_I1_O)        0.045     0.488 r  DAC/cnt0__0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     0.488    DAC/cnt0__0_carry__2_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.552 r  DAC/cnt0__0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.552    DAC/cnt0__0_carry__2_n_4
    SLICE_X2Y22          FDRE                                         r  DAC/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.849     1.983    DAC/clk_in
    SLICE_X2Y22          FDRE                                         r  DAC/cnt_reg[15]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.252ns (45.186%)  route 0.306ns (54.814%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.306     0.447    DAC/Q[6]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.045     0.492 r  DAC/cnt0__0_carry__3_i_4/O
                         net (fo=1, routed)           0.000     0.492    DAC/cnt0__0_carry__3_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.558 r  DAC/cnt0__0_carry__3/O[1]
                         net (fo=1, routed)           0.000     0.558    DAC/cnt0__0_carry__3_n_6
    SLICE_X2Y23          FDRE                                         r  DAC/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.847     1.981    DAC/clk_in
    SLICE_X2Y23          FDRE                                         r  DAC/cnt_reg[17]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.256ns (45.174%)  route 0.311ns (54.826%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.311     0.452    DAC/Q[6]
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.045     0.497 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.497    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.567 r  DAC/cnt0__0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.567    DAC/cnt0__0_carry__3_n_7
    SLICE_X2Y23          FDRE                                         r  DAC/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.847     1.981    DAC/clk_in
    SLICE_X2Y23          FDRE                                         r  DAC/cnt_reg[16]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.297ns (49.278%)  route 0.306ns (50.722%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.306     0.447    DAC/Q[6]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.045     0.492 r  DAC/cnt0__0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.492    DAC/cnt0__0_carry__3_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     0.603 r  DAC/cnt0__0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.603    DAC/cnt0__0_carry__3_n_5
    SLICE_X2Y23          FDRE                                         r  DAC/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.847     1.981    DAC/clk_in
    SLICE_X2Y23          FDRE                                         r  DAC/cnt_reg[18]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.251ns (40.659%)  route 0.366ns (59.341%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.366     0.507    DAC/Q[6]
    SLICE_X2Y21          LUT4 (Prop_lut4_I1_O)        0.045     0.552 r  DAC/cnt0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.552    DAC/cnt0__0_carry__1_i_2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.617 r  DAC/cnt0__0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.617    DAC/cnt0__0_carry__1_n_5
    SLICE_X2Y21          FDRE                                         r  DAC/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850     1.984    DAC/clk_in
    SLICE_X2Y21          FDRE                                         r  DAC/cnt_reg[10]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.319ns (51.064%)  route 0.306ns (48.936%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.306     0.447    DAC/Q[6]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.045     0.492 r  DAC/cnt0__0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.492    DAC/cnt0__0_carry__3_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.133     0.625 r  DAC/cnt0__0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.625    DAC/cnt0__0_carry__3_n_4
    SLICE_X2Y23          FDRE                                         r  DAC/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.847     1.981    DAC/clk_in
    SLICE_X2Y23          FDRE                                         r  DAC/cnt_reg[19]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.287ns (43.929%)  route 0.366ns (56.071%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.366     0.507    DAC/Q[6]
    SLICE_X2Y21          LUT4 (Prop_lut4_I1_O)        0.045     0.552 r  DAC/cnt0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.552    DAC/cnt0__0_carry__1_i_2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.653 r  DAC/cnt0__0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.653    DAC/cnt0__0_carry__1_n_4
    SLICE_X2Y21          FDRE                                         r  DAC/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850     1.984    DAC/clk_in
    SLICE_X2Y21          FDRE                                         r  DAC/cnt_reg[11]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.350ns (53.378%)  route 0.306ns (46.622%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.306     0.447    DAC/Q[6]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.045     0.492 r  DAC/cnt0__0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.492    DAC/cnt0__0_carry__3_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.603 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.603    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.656 r  DAC/cnt0__0_carry__4/O[0]
                         net (fo=1, routed)           0.000     0.656    DAC/cnt0__0_carry__4_n_7
    SLICE_X2Y24          FDRE                                         r  DAC/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.846     1.980    DAC/clk_in
    SLICE_X2Y24          FDRE                                         r  DAC/cnt_reg[20]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.256ns (39.020%)  route 0.400ns (60.980%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.400     0.541    DAC/Q[6]
    SLICE_X2Y22          LUT4 (Prop_lut4_I1_O)        0.045     0.586 r  DAC/cnt0__0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.586    DAC/cnt0__0_carry__2_i_4_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.656 r  DAC/cnt0__0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.656    DAC/cnt0__0_carry__2_n_7
    SLICE_X2Y22          FDRE                                         r  DAC/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.849     1.983    DAC/clk_in
    SLICE_X2Y22          FDRE                                         r  DAC/cnt_reg[12]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.363ns (54.284%)  route 0.306ns (45.716%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.306     0.447    DAC/Q[6]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.045     0.492 r  DAC/cnt0__0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.492    DAC/cnt0__0_carry__3_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.603 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.603    DAC/cnt0__0_carry__3_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.669 r  DAC/cnt0__0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.669    DAC/cnt0__0_carry__4_n_5
    SLICE_X2Y24          FDRE                                         r  DAC/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.846     1.980    DAC/clk_in
    SLICE_X2Y24          FDRE                                         r  DAC/cnt_reg[22]/C





