
UART_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005ac  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000050  20000000  000005ac  00010000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000040  20000050  000005fc  00010050  2**2
                  ALLOC
  3 .stack        00000400  20000090  0000063c  00010050  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010050  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010078  2**0
                  CONTENTS, READONLY
  6 .debug_info   00006403  00000000  00000000  000100d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000054d  00000000  00000000  000164d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000032d  00000000  00000000  00016a23  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000090  00000000  00000000  00016d50  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000000b8  00000000  00000000  00016de0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000a30f  00000000  00000000  00016e98  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00000d75  00000000  00000000  000211a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000411a5  00000000  00000000  00021f1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000015c  00000000  00000000  000630c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
   0:	20000490 	.word	0x20000490
   4:	000000f5 	.word	0x000000f5
   8:	000000ed 	.word	0x000000ed
   c:	000000ed 	.word	0x000000ed
	...
  2c:	000000ed 	.word	0x000000ed
	...
  38:	000000ed 	.word	0x000000ed
  3c:	000000ed 	.word	0x000000ed
  40:	000000ed 	.word	0x000000ed
  44:	000000ed 	.word	0x000000ed
  48:	000000ed 	.word	0x000000ed
  4c:	000000ed 	.word	0x000000ed
  50:	000000ed 	.word	0x000000ed
  54:	000000ed 	.word	0x000000ed
  58:	000000ed 	.word	0x000000ed
  5c:	00000000 	.word	0x00000000
  60:	000000ed 	.word	0x000000ed
  64:	000000ed 	.word	0x000000ed
  68:	000000ed 	.word	0x000000ed
	...
  74:	000000ed 	.word	0x000000ed
  78:	000000ed 	.word	0x000000ed
  7c:	000000ed 	.word	0x000000ed
	...
  88:	000000ed 	.word	0x000000ed

0000008c <__do_global_dtors_aux>:
  8c:	b510      	push	{r4, lr}
  8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
  90:	7823      	ldrb	r3, [r4, #0]
  92:	2b00      	cmp	r3, #0
  94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
  96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
  98:	2b00      	cmp	r3, #0
  9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
  9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
  9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
  a0:	bf00      	nop
  a2:	2301      	movs	r3, #1
  a4:	7023      	strb	r3, [r4, #0]
  a6:	bd10      	pop	{r4, pc}
  a8:	20000050 	.word	0x20000050
  ac:	00000000 	.word	0x00000000
  b0:	000005ac 	.word	0x000005ac

000000b4 <frame_dummy>:
  b4:	b508      	push	{r3, lr}
  b6:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
  b8:	2b00      	cmp	r3, #0
  ba:	d003      	beq.n	c4 <frame_dummy+0x10>
  bc:	4807      	ldr	r0, [pc, #28]	; (dc <frame_dummy+0x28>)
  be:	4908      	ldr	r1, [pc, #32]	; (e0 <frame_dummy+0x2c>)
  c0:	e000      	b.n	c4 <frame_dummy+0x10>
  c2:	bf00      	nop
  c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
  c6:	6803      	ldr	r3, [r0, #0]
  c8:	2b00      	cmp	r3, #0
  ca:	d100      	bne.n	ce <frame_dummy+0x1a>
  cc:	bd08      	pop	{r3, pc}
  ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
  d0:	2b00      	cmp	r3, #0
  d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
  d4:	4798      	blx	r3
  d6:	e7f9      	b.n	cc <frame_dummy+0x18>
  d8:	00000000 	.word	0x00000000
  dc:	000005ac 	.word	0x000005ac
  e0:	20000054 	.word	0x20000054
  e4:	000005ac 	.word	0x000005ac
  e8:	00000000 	.word	0x00000000

000000ec <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
			asm("bx %0"::"r"(0x00));
  ec:	2300      	movs	r3, #0
  ee:	4718      	bx	r3
        }
  f0:	e7fc      	b.n	ec <Dummy_Handler>
	...

000000f4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  f4:	481c      	ldr	r0, [pc, #112]	; (168 <Reset_Handler+0x74>)
  f6:	491d      	ldr	r1, [pc, #116]	; (16c <Reset_Handler+0x78>)
  f8:	b510      	push	{r4, lr}
  fa:	2300      	movs	r3, #0

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  fc:	4288      	cmp	r0, r1
  fe:	d101      	bne.n	104 <Reset_Handler+0x10>
 100:	4b1b      	ldr	r3, [pc, #108]	; (170 <Reset_Handler+0x7c>)
 102:	e007      	b.n	114 <Reset_Handler+0x20>
                for (; pDest < &_erelocate;) {
 104:	4c1b      	ldr	r4, [pc, #108]	; (174 <Reset_Handler+0x80>)
 106:	18ca      	adds	r2, r1, r3
 108:	42a2      	cmp	r2, r4
 10a:	d2f9      	bcs.n	100 <Reset_Handler+0xc>
                        *pDest++ = *pSrc++;
 10c:	58c4      	ldr	r4, [r0, r3]
 10e:	3304      	adds	r3, #4
 110:	6014      	str	r4, [r2, #0]
 112:	e7f7      	b.n	104 <Reset_Handler+0x10>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 114:	4a18      	ldr	r2, [pc, #96]	; (178 <Reset_Handler+0x84>)
 116:	4293      	cmp	r3, r2
 118:	d202      	bcs.n	120 <Reset_Handler+0x2c>
                *pDest++ = 0;
 11a:	2200      	movs	r2, #0
 11c:	c304      	stmia	r3!, {r2}
 11e:	e7f9      	b.n	114 <Reset_Handler+0x20>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 120:	21ff      	movs	r1, #255	; 0xff

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 122:	2002      	movs	r0, #2
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 124:	4b15      	ldr	r3, [pc, #84]	; (17c <Reset_Handler+0x88>)
 126:	4a16      	ldr	r2, [pc, #88]	; (180 <Reset_Handler+0x8c>)
 128:	438b      	bics	r3, r1
 12a:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
 12c:	2230      	movs	r2, #48	; 0x30
        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 12e:	4b15      	ldr	r3, [pc, #84]	; (184 <Reset_Handler+0x90>)
 130:	6258      	str	r0, [r3, #36]	; 0x24
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
 132:	4b15      	ldr	r3, [pc, #84]	; (188 <Reset_Handler+0x94>)
 134:	7b99      	ldrb	r1, [r3, #14]
 136:	4391      	bics	r1, r2
 138:	3a10      	subs	r2, #16
 13a:	4311      	orrs	r1, r2
 13c:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 13e:	7b99      	ldrb	r1, [r3, #14]
 140:	3a14      	subs	r2, #20
 142:	4391      	bics	r1, r2
 144:	3a04      	subs	r2, #4
 146:	4311      	orrs	r1, r2
 148:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 14a:	2103      	movs	r1, #3
 14c:	7b9a      	ldrb	r2, [r3, #14]
 14e:	438a      	bics	r2, r1
 150:	4302      	orrs	r2, r0
 152:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
 154:	4a0d      	ldr	r2, [pc, #52]	; (18c <Reset_Handler+0x98>)
 156:	317d      	adds	r1, #125	; 0x7d
 158:	6853      	ldr	r3, [r2, #4]
 15a:	430b      	orrs	r3, r1
 15c:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
 15e:	4b0c      	ldr	r3, [pc, #48]	; (190 <Reset_Handler+0x9c>)
 160:	4798      	blx	r3

        /* Branch to main function */
        main();
 162:	4b0c      	ldr	r3, [pc, #48]	; (194 <Reset_Handler+0xa0>)
 164:	4798      	blx	r3

        /* Infinite loop */
        while (1);
 166:	e7fe      	b.n	166 <Reset_Handler+0x72>
 168:	000005ac 	.word	0x000005ac
 16c:	20000000 	.word	0x20000000
 170:	20000050 	.word	0x20000050
 174:	20000050 	.word	0x20000050
 178:	20000090 	.word	0x20000090
 17c:	00000000 	.word	0x00000000
 180:	e000ed00 	.word	0xe000ed00
 184:	410070fc 	.word	0x410070fc
 188:	41004800 	.word	0x41004800
 18c:	41004000 	.word	0x41004000
 190:	00000541 	.word	0x00000541
 194:	00000361 	.word	0x00000361

00000198 <setup_ptrs>:
					'B','o','a','r','d',' ','I','D',' ','0','x','0','0','1','\n'};

void setup_ptrs()
{
	//set values, for flash pointers.
	dest_addr = APP_START;
 198:	2380      	movs	r3, #128	; 0x80
 19a:	4a05      	ldr	r2, [pc, #20]	; (1b0 <setup_ptrs+0x18>)
 19c:	011b      	lsls	r3, r3, #4
 19e:	6013      	str	r3, [r2, #0]
	flash_ptr = APP_START;
 1a0:	4a04      	ldr	r2, [pc, #16]	; (1b4 <setup_ptrs+0x1c>)
	app_start_address = *flash_ptr;
 1a2:	6819      	ldr	r1, [r3, #0]

void setup_ptrs()
{
	//set values, for flash pointers.
	dest_addr = APP_START;
	flash_ptr = APP_START;
 1a4:	6013      	str	r3, [r2, #0]
	app_start_address = *flash_ptr;
 1a6:	4a04      	ldr	r2, [pc, #16]	; (1b8 <setup_ptrs+0x20>)
 1a8:	6011      	str	r1, [r2, #0]
	flash_byte_ptr = APP_START;
 1aa:	4a04      	ldr	r2, [pc, #16]	; (1bc <setup_ptrs+0x24>)
 1ac:	6013      	str	r3, [r2, #0]
}
 1ae:	4770      	bx	lr
 1b0:	20000070 	.word	0x20000070
 1b4:	2000007c 	.word	0x2000007c
 1b8:	20000088 	.word	0x20000088
 1bc:	20000084 	.word	0x20000084

000001c0 <UART_sercom_init>:
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 1c0:	4a18      	ldr	r2, [pc, #96]	; (224 <UART_sercom_init+0x64>)
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
}

/*init USART module on SERCOM1*/
void UART_sercom_init()
{
 1c2:	b530      	push	{r4, r5, lr}
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 1c4:	1c11      	adds	r1, r2, #0
 1c6:	2501      	movs	r5, #1
 1c8:	3159      	adds	r1, #89	; 0x59
 1ca:	780b      	ldrb	r3, [r1, #0]
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 1cc:	240f      	movs	r4, #15
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 1ce:	432b      	orrs	r3, r5
 1d0:	700b      	strb	r3, [r1, #0]
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 1d2:	1c13      	adds	r3, r2, #0
                    //          
    // set new values
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
 1d4:	2120      	movs	r1, #32
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 1d6:	333c      	adds	r3, #60	; 0x3c
 1d8:	7818      	ldrb	r0, [r3, #0]
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 1da:	3258      	adds	r2, #88	; 0x58
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 1dc:	4020      	ands	r0, r4
 1de:	7018      	strb	r0, [r3, #0]
                    //          
    // set new values
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
 1e0:	7818      	ldrb	r0, [r3, #0]
 1e2:	4308      	orrs	r0, r1
 1e4:	7018      	strb	r0, [r3, #0]
 1e6:	2002      	movs	r0, #2
    */
    uint16_t pad = pinmux >> 16;    // get pad (port+pin)
    uint8_t port = pad >> 5;        // get port
    uint8_t pin  = pad & 0x1F;      // get number of pin - no port information anymore
    
    PORT->Group[port].PINCFG[pin].bit.PMUXEN =1;
 1e8:	7811      	ldrb	r1, [r2, #0]
 1ea:	4329      	orrs	r1, r5
 1ec:	7011      	strb	r1, [r2, #0]
    
    /* each pinmux register is for two pins! with pin/2 you can get the index of the needed pinmux register
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
 1ee:	781a      	ldrb	r2, [r3, #0]
 1f0:	43a2      	bics	r2, r4
 1f2:	701a      	strb	r2, [r3, #0]
                    //          
    // set new values
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
 1f4:	7819      	ldrb	r1, [r3, #0]
	//Pmux eve = n/1, odd = (n-1)/2
	pin_set_peripheral_function(PINMUX_PA25C_SERCOM1_PAD3); // SAMD09 TX
	pin_set_peripheral_function(PINMUX_PA24C_SERCOM1_PAD2); // SAMD09 RX
	
	//apbcmak
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM1;
 1f6:	4a0c      	ldr	r2, [pc, #48]	; (228 <UART_sercom_init+0x68>)
       the p mux resiter is 8Bit   (7:4 odd pin; 3:0 evan bit)  */
    // reset pinmux values.                             VV shift if pin is odd (if evan:  (4*(pin & 1))==0  )
    PORT->Group[port].PMUX[pin/2].reg &= ~( 0xF << (4*(pin & 1)) );
                    //          
    // set new values
    PORT->Group[port].PMUX[pin/2].reg |=  ( (uint8_t)( (pinmux&0xFFFF) <<(4*(pin&1)) ) ); 
 1f8:	4301      	orrs	r1, r0
 1fa:	7019      	strb	r1, [r3, #0]
	//Pmux eve = n/1, odd = (n-1)/2
	pin_set_peripheral_function(PINMUX_PA25C_SERCOM1_PAD3); // SAMD09 TX
	pin_set_peripheral_function(PINMUX_PA24C_SERCOM1_PAD2); // SAMD09 RX
	
	//apbcmak
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM1;
 1fc:	2108      	movs	r1, #8
 1fe:	6a13      	ldr	r3, [r2, #32]
 200:	430b      	orrs	r3, r1
 202:	6213      	str	r3, [r2, #32]
	
	//gclk config
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(SERCOM1_GCLK_ID_CORE) | GCLK_CLKCTRL_GEN(0) | GCLK_CLKCTRL_CLKEN;
 204:	4a09      	ldr	r2, [pc, #36]	; (22c <UART_sercom_init+0x6c>)
 206:	4b0a      	ldr	r3, [pc, #40]	; (230 <UART_sercom_init+0x70>)
 208:	805a      	strh	r2, [r3, #2]
	
	//Config SERCOM1 module for UART
	SERCOM1->USART.CTRLA.reg = SERCOM_USART_CTRLA_MODE_USART_INT_CLK | SERCOM_USART_CTRLA_DORD | SERCOM_USART_CTRLA_RXPO(0x3) | SERCOM_USART_CTRLA_TXPO(0x1);
 20a:	4b0a      	ldr	r3, [pc, #40]	; (234 <UART_sercom_init+0x74>)
 20c:	4a0a      	ldr	r2, [pc, #40]	; (238 <UART_sercom_init+0x78>)
 20e:	601a      	str	r2, [r3, #0]
	
	SERCOM1->USART.CTRLB.reg = SERCOM_USART_CTRLB_RXEN | SERCOM_USART_CTRLB_TXEN | SERCOM_USART_CTRLB_CHSIZE(0);
 210:	22c0      	movs	r2, #192	; 0xc0
 212:	0292      	lsls	r2, r2, #10
 214:	605a      	str	r2, [r3, #4]
	
	/*configure baud rate at 115200*/
	SERCOM1->USART.BAUD.reg = BAUD_VAL;
 216:	4a09      	ldr	r2, [pc, #36]	; (23c <UART_sercom_init+0x7c>)
 218:	819a      	strh	r2, [r3, #12]
	
	SERCOM1->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
 21a:	681a      	ldr	r2, [r3, #0]
 21c:	4302      	orrs	r2, r0
 21e:	601a      	str	r2, [r3, #0]
	
}
 220:	bd30      	pop	{r4, r5, pc}
 222:	46c0      	nop			; (mov r8, r8)
 224:	41004400 	.word	0x41004400
 228:	40000400 	.word	0x40000400
 22c:	0000400f 	.word	0x0000400f
 230:	40000c00 	.word	0x40000c00
 234:	42000c00 	.word	0x42000c00
 238:	40310004 	.word	0x40310004
 23c:	ffffc504 	.word	0xffffc504

00000240 <uart_write_byte>:

//this will be replaced with UART_sercom_simpleWrite function.
void uart_write_byte(uint8_t data)
{
	while(!BOOT_SERCOM->USART.INTFLAG.bit.DRE);
 240:	4b08      	ldr	r3, [pc, #32]	; (264 <uart_write_byte+0x24>)
 242:	7e19      	ldrb	r1, [r3, #24]
 244:	1c1a      	adds	r2, r3, #0
 246:	07c9      	lsls	r1, r1, #31
 248:	d5fa      	bpl.n	240 <uart_write_byte>
	if(!specialTalk)
 24a:	4907      	ldr	r1, [pc, #28]	; (268 <uart_write_byte+0x28>)
 24c:	7809      	ldrb	r1, [r1, #0]
 24e:	2900      	cmp	r1, #0
 250:	d102      	bne.n	258 <uart_write_byte+0x18>
	{
		BOOT_SERCOM->USART.DATA.reg = (uint16_t)data;
 252:	b280      	uxth	r0, r0
 254:	8518      	strh	r0, [r3, #40]	; 0x28
 256:	e004      	b.n	262 <uart_write_byte+0x22>
	}
	else 
	{
		if(data == '\n')
 258:	280a      	cmp	r0, #10
 25a:	d100      	bne.n	25e <uart_write_byte+0x1e>
		{
			data = ('*');
 25c:	3020      	adds	r0, #32
		}
			
		BOOT_SERCOM->USART.DATA.reg = (uint16_t)data;
 25e:	b280      	uxth	r0, r0
 260:	8510      	strh	r0, [r2, #40]	; 0x28
	}
	
}
 262:	4770      	bx	lr
 264:	42000c00 	.word	0x42000c00
 268:	2000006c 	.word	0x2000006c

0000026c <sendConfirm>:

void sendConfirm()
{
 26c:	b508      	push	{r3, lr}
	uart_write_byte('s');
 26e:	2073      	movs	r0, #115	; 0x73
 270:	4b01      	ldr	r3, [pc, #4]	; (278 <sendConfirm+0xc>)
 272:	4798      	blx	r3
}
 274:	bd08      	pop	{r3, pc}
 276:	46c0      	nop			; (mov r8, r8)
 278:	00000241 	.word	0x00000241

0000027c <info>:

void info()
{
 27c:	b510      	push	{r4, lr}
 27e:	2400      	movs	r4, #0
	uint8_t i;
	
	for(i = 0;i<=78-1;i++)
	{
		uart_write_byte(aVER[i]);
 280:	4b03      	ldr	r3, [pc, #12]	; (290 <info+0x14>)
 282:	5ce0      	ldrb	r0, [r4, r3]
 284:	4b03      	ldr	r3, [pc, #12]	; (294 <info+0x18>)
 286:	3401      	adds	r4, #1
 288:	4798      	blx	r3

void info()
{
	uint8_t i;
	
	for(i = 0;i<=78-1;i++)
 28a:	2c4e      	cmp	r4, #78	; 0x4e
 28c:	d1f8      	bne.n	280 <info+0x4>
	{
		uart_write_byte(aVER[i]);
	}
}
 28e:	bd10      	pop	{r4, pc}
 290:	20000000 	.word	0x20000000
 294:	00000241 	.word	0x00000241

00000298 <uart_read_byte>:

//this will be replaced with UART_sercom_simpleRead function.
uint8_t uart_read_byte(void)
{
	while(!BOOT_SERCOM->USART.INTFLAG.bit.RXC);
 298:	4b03      	ldr	r3, [pc, #12]	; (2a8 <uart_read_byte+0x10>)
 29a:	7e1a      	ldrb	r2, [r3, #24]
 29c:	0752      	lsls	r2, r2, #29
 29e:	d5fb      	bpl.n	298 <uart_read_byte>
	return((uint8_t)(BOOT_SERCOM->USART.DATA.reg & 0x00FF));
 2a0:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 2a2:	b2c0      	uxtb	r0, r0
}
 2a4:	4770      	bx	lr
 2a6:	46c0      	nop			; (mov r8, r8)
 2a8:	42000c00 	.word	0x42000c00

000002ac <nvm_erase_row>:
		return 0;
	}
#endif
	
	/* Check if the module is busy */
	while(!NVMCTRL->INTFLAG.bit.READY);
 2ac:	4b09      	ldr	r3, [pc, #36]	; (2d4 <nvm_erase_row+0x28>)
 2ae:	7d1a      	ldrb	r2, [r3, #20]
 2b0:	07d2      	lsls	r2, r2, #31
 2b2:	d5fb      	bpl.n	2ac <nvm_erase_row>
	
	/* Clear error flags */
	NVMCTRL->STATUS.reg &= ~NVMCTRL_STATUS_MASK;
 2b4:	8b19      	ldrh	r1, [r3, #24]
 2b6:	4a08      	ldr	r2, [pc, #32]	; (2d8 <nvm_erase_row+0x2c>)
 2b8:	400a      	ands	r2, r1
 2ba:	831a      	strh	r2, [r3, #24]
	
	while(!(NVMCTRL->INTFLAG.bit.READY));
 2bc:	7d19      	ldrb	r1, [r3, #20]
 2be:	4a05      	ldr	r2, [pc, #20]	; (2d4 <nvm_erase_row+0x28>)
 2c0:	07c9      	lsls	r1, r1, #31
 2c2:	d5fb      	bpl.n	2bc <nvm_erase_row+0x10>
	
	/* Set address and command */	
	NVMCTRL->ADDR.reg = (row_address / 2);
	NVMCTRL->CTRLA.reg = NVMCTRL_CTRLA_CMDEX_KEY | NVMCTRL_CTRLA_CMD_ER;
 2c4:	4905      	ldr	r1, [pc, #20]	; (2dc <nvm_erase_row+0x30>)
	NVMCTRL->STATUS.reg &= ~NVMCTRL_STATUS_MASK;
	
	while(!(NVMCTRL->INTFLAG.bit.READY));
	
	/* Set address and command */	
	NVMCTRL->ADDR.reg = (row_address / 2);
 2c6:	0840      	lsrs	r0, r0, #1
 2c8:	61d0      	str	r0, [r2, #28]
	NVMCTRL->CTRLA.reg = NVMCTRL_CTRLA_CMDEX_KEY | NVMCTRL_CTRLA_CMD_ER;
 2ca:	8011      	strh	r1, [r2, #0]
	while(!(NVMCTRL->INTFLAG.bit.READY));
 2cc:	7d1a      	ldrb	r2, [r3, #20]
 2ce:	07d2      	lsls	r2, r2, #31
 2d0:	d5fc      	bpl.n	2cc <nvm_erase_row+0x20>
	
}
 2d2:	4770      	bx	lr
 2d4:	41004000 	.word	0x41004000
 2d8:	fffffee0 	.word	0xfffffee0
 2dc:	ffffa502 	.word	0xffffa502

000002e0 <nvm_write_buffer>:

void nvm_write_buffer(uint32_t destination_address, const uint8_t *buffer, uint16_t length)
{
 2e0:	b5f0      	push	{r4, r5, r6, r7, lr}
		return 0;
	}
#endif

	/* Check if the module is busy */
	while(!NVMCTRL->INTFLAG.bit.READY);
 2e2:	4b1a      	ldr	r3, [pc, #104]	; (34c <nvm_write_buffer+0x6c>)
 2e4:	7d1c      	ldrb	r4, [r3, #20]
 2e6:	07e4      	lsls	r4, r4, #31
 2e8:	d5fb      	bpl.n	2e2 <nvm_write_buffer+0x2>
	
	//set auto page writes
	NVMCTRL->CTRLB.bit.MANW = 0;
 2ea:	2580      	movs	r5, #128	; 0x80
 2ec:	685c      	ldr	r4, [r3, #4]
 2ee:	43ac      	bics	r4, r5
 2f0:	605c      	str	r4, [r3, #4]

	/* Erase the page buffer before buffering new data */
	NVMCTRL->CTRLA.reg = NVMCTRL_CTRLA_CMD_PBC | NVMCTRL_CTRLA_CMDEX_KEY;
 2f2:	4c17      	ldr	r4, [pc, #92]	; (350 <nvm_write_buffer+0x70>)
 2f4:	801c      	strh	r4, [r3, #0]

	/* Check if the module is busy */
	while(!NVMCTRL->INTFLAG.bit.READY);
 2f6:	7d1c      	ldrb	r4, [r3, #20]
 2f8:	4d14      	ldr	r5, [pc, #80]	; (34c <nvm_write_buffer+0x6c>)
 2fa:	07e4      	lsls	r4, r4, #31
 2fc:	d5fb      	bpl.n	2f6 <nvm_write_buffer+0x16>

	/* Clear error flags */
	NVMCTRL->STATUS.reg &= ~NVMCTRL_STATUS_MASK;
 2fe:	8b2e      	ldrh	r6, [r5, #24]
 300:	4c14      	ldr	r4, [pc, #80]	; (354 <nvm_write_buffer+0x74>)

	uint32_t nvm_address = destination_address / 2;
 302:	0840      	lsrs	r0, r0, #1

	/* Check if the module is busy */
	while(!NVMCTRL->INTFLAG.bit.READY);

	/* Clear error flags */
	NVMCTRL->STATUS.reg &= ~NVMCTRL_STATUS_MASK;
 304:	4034      	ands	r4, r6
 306:	832c      	strh	r4, [r5, #24]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t k = 0; k < length; k += 2) 
 308:	2400      	movs	r4, #0
 30a:	0040      	lsls	r0, r0, #1
 30c:	b2a5      	uxth	r5, r4
 30e:	4295      	cmp	r5, r2
 310:	d210      	bcs.n	334 <nvm_write_buffer+0x54>
	{
		uint16_t data;
		
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[k];
 312:	b2a5      	uxth	r5, r4
		
		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (k < (length - 1)) {
 314:	1e57      	subs	r7, r2, #1
	for (uint16_t k = 0; k < length; k += 2) 
	{
		uint16_t data;
		
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[k];
 316:	5d4e      	ldrb	r6, [r1, r5]
		
		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (k < (length - 1)) {
 318:	42bd      	cmp	r5, r7
 31a:	db01      	blt.n	320 <nvm_write_buffer+0x40>
	for (uint16_t k = 0; k < length; k += 2) 
	{
		uint16_t data;
		
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[k];
 31c:	b2b5      	uxth	r5, r6
 31e:	e003      	b.n	328 <nvm_write_buffer+0x48>
		
		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (k < (length - 1)) {
			data |= (buffer[k + 1] << 8);
 320:	194d      	adds	r5, r1, r5
 322:	786d      	ldrb	r5, [r5, #1]
 324:	022d      	lsls	r5, r5, #8
 326:	4335      	orrs	r5, r6
 328:	1826      	adds	r6, r4, r0
		}
		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
 32a:	8035      	strh	r5, [r6, #0]
		NVMCTRL->CTRLA.reg = NVMCTRL_CTRLA_CMDEX_KEY | NVMCTRL_CTRLA_CMD_WP;
 32c:	4d0a      	ldr	r5, [pc, #40]	; (358 <nvm_write_buffer+0x78>)
 32e:	3402      	adds	r4, #2
 330:	801d      	strh	r5, [r3, #0]
 332:	e7eb      	b.n	30c <nvm_write_buffer+0x2c>
	}
	
	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((manual_page_write == 0) && (length < NVMCTRL_PAGE_SIZE)) {
 334:	4909      	ldr	r1, [pc, #36]	; (35c <nvm_write_buffer+0x7c>)
 336:	7809      	ldrb	r1, [r1, #0]
 338:	2900      	cmp	r1, #0
 33a:	d103      	bne.n	344 <nvm_write_buffer+0x64>
 33c:	2a3f      	cmp	r2, #63	; 0x3f
 33e:	d801      	bhi.n	344 <nvm_write_buffer+0x64>
		NVMCTRL->CTRLA.reg = NVMCTRL_CTRLA_CMDEX_KEY | NVMCTRL_CTRLA_CMD_WP;
 340:	4a05      	ldr	r2, [pc, #20]	; (358 <nvm_write_buffer+0x78>)
 342:	801a      	strh	r2, [r3, #0]
	}
	
	while(!NVMCTRL->INTFLAG.bit.READY);
 344:	7d1a      	ldrb	r2, [r3, #20]
 346:	07d2      	lsls	r2, r2, #31
 348:	d5fc      	bpl.n	344 <nvm_write_buffer+0x64>
}
 34a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 34c:	41004000 	.word	0x41004000
 350:	ffffa544 	.word	0xffffa544
 354:	fffffee0 	.word	0xfffffee0
 358:	ffffa504 	.word	0xffffa504
 35c:	20000080 	.word	0x20000080

00000360 <main>:

int main(void)
{ 
	PORT->Group[BOOT_PORT].PINCFG[BOOT_PIN].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
 360:	2106      	movs	r1, #6
	
	while(!NVMCTRL->INTFLAG.bit.READY);
}

int main(void)
{ 
 362:	b5f0      	push	{r4, r5, r6, r7, lr}
	PORT->Group[BOOT_PORT].PINCFG[BOOT_PIN].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
 364:	4a5e      	ldr	r2, [pc, #376]	; (4e0 <STACK_SIZE+0xe0>)
 366:	4b5f      	ldr	r3, [pc, #380]	; (4e4 <STACK_SIZE+0xe4>)
 368:	7011      	strb	r1, [r2, #0]
	if ((PORT->Group[BOOT_PORT].IN.reg & (1u << BOOT_PIN)))
 36a:	6a1a      	ldr	r2, [r3, #32]
	
	while(!NVMCTRL->INTFLAG.bit.READY);
}

int main(void)
{ 
 36c:	b085      	sub	sp, #20
 36e:	af00      	add	r7, sp, #0
	PORT->Group[BOOT_PORT].PINCFG[BOOT_PIN].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
	if ((PORT->Group[BOOT_PORT].IN.reg & (1u << BOOT_PIN)))
 370:	0412      	lsls	r2, r2, #16
 372:	d50d      	bpl.n	390 <main+0x30>
	{
		/*Get the entry point for our new app*/
		app_start_address = *(uint32_t *)(APP_START + 4);
		
		/* Rebase the Stack Pointer */
		__set_MSP(*(uint32_t *) APP_START + 4);
 374:	2080      	movs	r0, #128	; 0x80
{ 
	PORT->Group[BOOT_PORT].PINCFG[BOOT_PIN].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
	if ((PORT->Group[BOOT_PORT].IN.reg & (1u << BOOT_PIN)))
	{
		/*Get the entry point for our new app*/
		app_start_address = *(uint32_t *)(APP_START + 4);
 376:	4a5c      	ldr	r2, [pc, #368]	; (4e8 <STACK_SIZE+0xe8>)
 378:	495c      	ldr	r1, [pc, #368]	; (4ec <STACK_SIZE+0xec>)
 37a:	6812      	ldr	r2, [r2, #0]
		
		/* Rebase the Stack Pointer */
		__set_MSP(*(uint32_t *) APP_START + 4);
 37c:	0100      	lsls	r0, r0, #4
{ 
	PORT->Group[BOOT_PORT].PINCFG[BOOT_PIN].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
	if ((PORT->Group[BOOT_PORT].IN.reg & (1u << BOOT_PIN)))
	{
		/*Get the entry point for our new app*/
		app_start_address = *(uint32_t *)(APP_START + 4);
 37e:	600a      	str	r2, [r1, #0]
		
		/* Rebase the Stack Pointer */
		__set_MSP(*(uint32_t *) APP_START + 4);
 380:	6802      	ldr	r2, [r0, #0]
 382:	3204      	adds	r2, #4

    \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 384:	f382 8808 	msr	MSP, r2

		/* Rebase the vector table base address */
		SCB->VTOR = ((uint32_t) APP_START & SCB_VTOR_TBLOFF_Msk);
 388:	4a59      	ldr	r2, [pc, #356]	; (4f0 <STACK_SIZE+0xf0>)
 38a:	6090      	str	r0, [r2, #8]

		/* Jump to application Reset Handler in the application */
		asm("bx %0"::"r"(app_start_address));
 38c:	680a      	ldr	r2, [r1, #0]
 38e:	4710      	bx	r2
	}
	/* Flash page size is 64 bytes */
	uint16_t PAGE_SIZE = (8 << NVMCTRL->PARAM.bit.PSZ);	//used to read and write to flash.
 390:	2208      	movs	r2, #8
 392:	4958      	ldr	r1, [pc, #352]	; (4f4 <STACK_SIZE+0xf4>)
	uint8_t page_buffer[PAGE_SIZE];
 394:	4668      	mov	r0, sp

		/* Jump to application Reset Handler in the application */
		asm("bx %0"::"r"(app_start_address));
	}
	/* Flash page size is 64 bytes */
	uint16_t PAGE_SIZE = (8 << NVMCTRL->PARAM.bit.PSZ);	//used to read and write to flash.
 396:	688c      	ldr	r4, [r1, #8]
 398:	0364      	lsls	r4, r4, #13
 39a:	0f64      	lsrs	r4, r4, #29
 39c:	40a2      	lsls	r2, r4
 39e:	1c14      	adds	r4, r2, #0
 3a0:	b292      	uxth	r2, r2
 3a2:	60ba      	str	r2, [r7, #8]
	uint8_t page_buffer[PAGE_SIZE];
 3a4:	1de2      	adds	r2, r4, #7
 3a6:	08d2      	lsrs	r2, r2, #3
 3a8:	00d2      	lsls	r2, r2, #3
 3aa:	1a82      	subs	r2, r0, r2
	
	/*set PA14 LED to output and turn on, now we know we are in bootloader mode.*/
	REG_PORT_DIR0 |= (1 << 14); //boot en led set as output.
 3ac:	2080      	movs	r0, #128	; 0x80
		/* Jump to application Reset Handler in the application */
		asm("bx %0"::"r"(app_start_address));
	}
	/* Flash page size is 64 bytes */
	uint16_t PAGE_SIZE = (8 << NVMCTRL->PARAM.bit.PSZ);	//used to read and write to flash.
	uint8_t page_buffer[PAGE_SIZE];
 3ae:	60fa      	str	r2, [r7, #12]
 3b0:	4695      	mov	sp, r2
	
	/*set PA14 LED to output and turn on, now we know we are in bootloader mode.*/
	REG_PORT_DIR0 |= (1 << 14); //boot en led set as output.
 3b2:	681a      	ldr	r2, [r3, #0]
 3b4:	01c0      	lsls	r0, r0, #7
 3b6:	4302      	orrs	r2, r0
 3b8:	601a      	str	r2, [r3, #0]
	REG_PORT_OUT0 |= (1 << 14); //Turn boot en led on.
 3ba:	4a4f      	ldr	r2, [pc, #316]	; (4f8 <STACK_SIZE+0xf8>)
 3bc:	6813      	ldr	r3, [r2, #0]
 3be:	4303      	orrs	r3, r0
 3c0:	6013      	str	r3, [r2, #0]
	
	/* Make CPU to run at 8MHz by clearing prescalar bits */ 
    SYSCTRL->OSC8M.bit.PRESC = 0;
 3c2:	4a4e      	ldr	r2, [pc, #312]	; (4fc <STACK_SIZE+0xfc>)
 3c4:	4b4e      	ldr	r3, [pc, #312]	; (500 <STACK_SIZE+0x100>)
 3c6:	6a10      	ldr	r0, [r2, #32]
 3c8:	4003      	ands	r3, r0
 3ca:	6213      	str	r3, [r2, #32]
	NVMCTRL->CTRLB.bit.CACHEDIS = 1;
 3cc:	2280      	movs	r2, #128	; 0x80
 3ce:	684b      	ldr	r3, [r1, #4]
 3d0:	02d2      	lsls	r2, r2, #11
 3d2:	4313      	orrs	r3, r2
 3d4:	604b      	str	r3, [r1, #4]

	/* Config Usart */
	UART_sercom_init();
 3d6:	4b4b      	ldr	r3, [pc, #300]	; (504 <STACK_SIZE+0x104>)
 3d8:	4798      	blx	r3

    while (1) 
    {
        data_8 = uart_read_byte();
 3da:	4d4b      	ldr	r5, [pc, #300]	; (508 <STACK_SIZE+0x108>)
 3dc:	47a8      	blx	r5
 3de:	4b4b      	ldr	r3, [pc, #300]	; (50c <STACK_SIZE+0x10c>)
 3e0:	607d      	str	r5, [r7, #4]
 3e2:	7018      	strb	r0, [r3, #0]

		if (data_8 == '#')
 3e4:	2823      	cmp	r0, #35	; 0x23
 3e6:	d10c      	bne.n	402 <STACK_SIZE+0x2>
		{
			if(!specialTalk)
 3e8:	4b49      	ldr	r3, [pc, #292]	; (510 <STACK_SIZE+0x110>)
 3ea:	4d4a      	ldr	r5, [pc, #296]	; (514 <STACK_SIZE+0x114>)
 3ec:	781b      	ldrb	r3, [r3, #0]
 3ee:	2b00      	cmp	r3, #0
 3f0:	d102      	bne.n	3f8 <main+0x98>
			{
				sendConfirm();
 3f2:	4b49      	ldr	r3, [pc, #292]	; (518 <STACK_SIZE+0x118>)
 3f4:	4798      	blx	r3
 3f6:	e001      	b.n	3fc <main+0x9c>
			}
			else
			{
				uart_write_byte('!');
 3f8:	2021      	movs	r0, #33	; 0x21
 3fa:	47a8      	blx	r5
			}
			uart_write_byte((uint8_t)APP_SIZE);
 3fc:	200d      	movs	r0, #13
 3fe:	47a8      	blx	r5
 400:	e7eb      	b.n	3da <main+0x7a>
			
		}
		else if (data_8 == 'e')
 402:	2865      	cmp	r0, #101	; 0x65
 404:	d118      	bne.n	438 <STACK_SIZE+0x38>
		{
			/*erase NVM from 0x800 (starting point) to top of NVM*/
			//erase from 0x800 to the top of nvm.
			for(i = APP_START; i < FLASH_SIZE; i = i + 256)
 406:	2380      	movs	r3, #128	; 0x80
 408:	4d44      	ldr	r5, [pc, #272]	; (51c <STACK_SIZE+0x11c>)
 40a:	011b      	lsls	r3, r3, #4
 40c:	602b      	str	r3, [r5, #0]
 40e:	6828      	ldr	r0, [r5, #0]
 410:	4b43      	ldr	r3, [pc, #268]	; (520 <STACK_SIZE+0x120>)
 412:	4298      	cmp	r0, r3
 414:	d806      	bhi.n	424 <STACK_SIZE+0x24>
			{
				nvm_erase_row(i,PAGE_SIZE);
 416:	4b43      	ldr	r3, [pc, #268]	; (524 <STACK_SIZE+0x124>)
 418:	1c21      	adds	r1, r4, #0
 41a:	4798      	blx	r3
		}
		else if (data_8 == 'e')
		{
			/*erase NVM from 0x800 (starting point) to top of NVM*/
			//erase from 0x800 to the top of nvm.
			for(i = APP_START; i < FLASH_SIZE; i = i + 256)
 41c:	682b      	ldr	r3, [r5, #0]
 41e:	3301      	adds	r3, #1
 420:	33ff      	adds	r3, #255	; 0xff
 422:	e7f3      	b.n	40c <STACK_SIZE+0xc>
			{
				nvm_erase_row(i,PAGE_SIZE);
			}
			if(!specialTalk)
 424:	4b3a      	ldr	r3, [pc, #232]	; (510 <STACK_SIZE+0x110>)
 426:	781b      	ldrb	r3, [r3, #0]
 428:	2b00      	cmp	r3, #0
 42a:	d101      	bne.n	430 <STACK_SIZE+0x30>
			{
				sendConfirm();			
 42c:	4b3a      	ldr	r3, [pc, #232]	; (518 <STACK_SIZE+0x118>)
 42e:	e7d3      	b.n	3d8 <main+0x78>
			}
			else
			{
				uart_write_byte('`');
 430:	2060      	movs	r0, #96	; 0x60
 432:	4b38      	ldr	r3, [pc, #224]	; (514 <STACK_SIZE+0x114>)
 434:	4798      	blx	r3
 436:	e7d0      	b.n	3da <main+0x7a>
			}
			
		}
		else if (data_8 == 'p')
 438:	2870      	cmp	r0, #112	; 0x70
 43a:	d126      	bne.n	48a <STACK_SIZE+0x8a>
		{
			if(!specialTalk)
 43c:	4b34      	ldr	r3, [pc, #208]	; (510 <STACK_SIZE+0x110>)
 43e:	781b      	ldrb	r3, [r3, #0]
 440:	2b00      	cmp	r3, #0
 442:	d101      	bne.n	448 <STACK_SIZE+0x48>
			{
				sendConfirm();
 444:	4b34      	ldr	r3, [pc, #208]	; (518 <STACK_SIZE+0x118>)
 446:	4798      	blx	r3
			}

			for (i = 0; i < PAGE_SIZE; i++)
 448:	2300      	movs	r3, #0
 44a:	4d34      	ldr	r5, [pc, #208]	; (51c <STACK_SIZE+0x11c>)
 44c:	602b      	str	r3, [r5, #0]
 44e:	682e      	ldr	r6, [r5, #0]
 450:	42a6      	cmp	r6, r4
 452:	d206      	bcs.n	462 <STACK_SIZE+0x62>
			{
				page_buffer[i] = uart_read_byte();
 454:	687b      	ldr	r3, [r7, #4]
 456:	4798      	blx	r3
 458:	68fb      	ldr	r3, [r7, #12]
 45a:	5598      	strb	r0, [r3, r6]
			if(!specialTalk)
			{
				sendConfirm();
			}

			for (i = 0; i < PAGE_SIZE; i++)
 45c:	682b      	ldr	r3, [r5, #0]
 45e:	3301      	adds	r3, #1
 460:	e7f4      	b.n	44c <STACK_SIZE+0x4c>
			{
				page_buffer[i] = uart_read_byte();
			}
			nvm_write_buffer(dest_addr, page_buffer, PAGE_SIZE);
 462:	4d31      	ldr	r5, [pc, #196]	; (528 <STACK_SIZE+0x128>)
 464:	4b31      	ldr	r3, [pc, #196]	; (52c <STACK_SIZE+0x12c>)
 466:	6828      	ldr	r0, [r5, #0]
 468:	68f9      	ldr	r1, [r7, #12]
 46a:	68ba      	ldr	r2, [r7, #8]
 46c:	4798      	blx	r3
			dest_addr += PAGE_SIZE;
 46e:	682b      	ldr	r3, [r5, #0]
 470:	18e3      	adds	r3, r4, r3
 472:	602b      	str	r3, [r5, #0]
			
			if(!specialTalk)
 474:	4b26      	ldr	r3, [pc, #152]	; (510 <STACK_SIZE+0x110>)
 476:	781b      	ldrb	r3, [r3, #0]
 478:	2b00      	cmp	r3, #0
 47a:	d102      	bne.n	482 <STACK_SIZE+0x82>
			{
				sendConfirm();
 47c:	4b26      	ldr	r3, [pc, #152]	; (518 <STACK_SIZE+0x118>)
 47e:	4798      	blx	r3
 480:	e01b      	b.n	4ba <STACK_SIZE+0xba>
			}
			else
			{
				uart_write_byte('%');
 482:	2025      	movs	r0, #37	; 0x25
 484:	4b23      	ldr	r3, [pc, #140]	; (514 <STACK_SIZE+0x114>)
 486:	4798      	blx	r3
 488:	e017      	b.n	4ba <STACK_SIZE+0xba>
			}
			REG_PORT_OUTTGL0 = (1 << 14); //blinks light

		}
		else if (data_8 == 'v')
 48a:	2876      	cmp	r0, #118	; 0x76
 48c:	d11a      	bne.n	4c4 <STACK_SIZE+0xc4>
		{
			if(!specialTalk)
 48e:	4b20      	ldr	r3, [pc, #128]	; (510 <STACK_SIZE+0x110>)
 490:	781b      	ldrb	r3, [r3, #0]
 492:	2b00      	cmp	r3, #0
 494:	d101      	bne.n	49a <STACK_SIZE+0x9a>
			{
				sendConfirm();
 496:	4b20      	ldr	r3, [pc, #128]	; (518 <STACK_SIZE+0x118>)
 498:	4798      	blx	r3
			}
			for (i = 0; i < (PAGE_SIZE); i++)
 49a:	2300      	movs	r3, #0
 49c:	4d1f      	ldr	r5, [pc, #124]	; (51c <STACK_SIZE+0x11c>)
 49e:	602b      	str	r3, [r5, #0]
 4a0:	682b      	ldr	r3, [r5, #0]
 4a2:	42a3      	cmp	r3, r4
 4a4:	d209      	bcs.n	4ba <STACK_SIZE+0xba>
			{	
				//++ after pointer post increments by 1
				uart_write_byte(* flash_byte_ptr++);
 4a6:	4a22      	ldr	r2, [pc, #136]	; (530 <STACK_SIZE+0x130>)
 4a8:	6813      	ldr	r3, [r2, #0]
 4aa:	1c59      	adds	r1, r3, #1
 4ac:	6011      	str	r1, [r2, #0]
 4ae:	7818      	ldrb	r0, [r3, #0]
 4b0:	4b18      	ldr	r3, [pc, #96]	; (514 <STACK_SIZE+0x114>)
 4b2:	4798      	blx	r3
		{
			if(!specialTalk)
			{
				sendConfirm();
			}
			for (i = 0; i < (PAGE_SIZE); i++)
 4b4:	682b      	ldr	r3, [r5, #0]
 4b6:	3301      	adds	r3, #1
 4b8:	e7f1      	b.n	49e <STACK_SIZE+0x9e>
			{	
				//++ after pointer post increments by 1
				uart_write_byte(* flash_byte_ptr++);
				
			}
			REG_PORT_OUTTGL0 = (1 << 14); //blinks light
 4ba:	2280      	movs	r2, #128	; 0x80
 4bc:	4b1d      	ldr	r3, [pc, #116]	; (534 <STACK_SIZE+0x134>)
 4be:	01d2      	lsls	r2, r2, #7
 4c0:	601a      	str	r2, [r3, #0]
 4c2:	e78a      	b.n	3da <main+0x7a>
		}
		else if (data_8 == 'm')
 4c4:	286d      	cmp	r0, #109	; 0x6d
 4c6:	d101      	bne.n	4cc <STACK_SIZE+0xcc>
		{
			setup_ptrs();
 4c8:	4b1b      	ldr	r3, [pc, #108]	; (538 <STACK_SIZE+0x138>)
 4ca:	e785      	b.n	3d8 <main+0x78>
		}
		else if (data_8 == 'i')
 4cc:	2869      	cmp	r0, #105	; 0x69
 4ce:	d101      	bne.n	4d4 <STACK_SIZE+0xd4>
		{
			info();
 4d0:	4b1a      	ldr	r3, [pc, #104]	; (53c <STACK_SIZE+0x13c>)
 4d2:	e781      	b.n	3d8 <main+0x78>
		}
		else if(data_8 == '~')
 4d4:	287e      	cmp	r0, #126	; 0x7e
 4d6:	d180      	bne.n	3da <main+0x7a>
		{
			//special talk.
			specialTalk = 1;
 4d8:	2201      	movs	r2, #1
 4da:	4b0d      	ldr	r3, [pc, #52]	; (510 <STACK_SIZE+0x110>)
 4dc:	701a      	strb	r2, [r3, #0]
 4de:	e77c      	b.n	3da <main+0x7a>
 4e0:	4100444f 	.word	0x4100444f
 4e4:	41004400 	.word	0x41004400
 4e8:	00000804 	.word	0x00000804
 4ec:	20000088 	.word	0x20000088
 4f0:	e000ed00 	.word	0xe000ed00
 4f4:	41004000 	.word	0x41004000
 4f8:	41004410 	.word	0x41004410
 4fc:	40000800 	.word	0x40000800
 500:	fffffcff 	.word	0xfffffcff
 504:	000001c1 	.word	0x000001c1
 508:	00000299 	.word	0x00000299
 50c:	2000004e 	.word	0x2000004e
 510:	2000006c 	.word	0x2000006c
 514:	00000241 	.word	0x00000241
 518:	0000026d 	.word	0x0000026d
 51c:	20000074 	.word	0x20000074
 520:	00003fff 	.word	0x00003fff
 524:	000002ad 	.word	0x000002ad
 528:	20000070 	.word	0x20000070
 52c:	000002e1 	.word	0x000002e1
 530:	20000084 	.word	0x20000084
 534:	4100441c 	.word	0x4100441c
 538:	00000199 	.word	0x00000199
 53c:	0000027d 	.word	0x0000027d

00000540 <__libc_init_array>:
 540:	4b0e      	ldr	r3, [pc, #56]	; (57c <__libc_init_array+0x3c>)
 542:	b570      	push	{r4, r5, r6, lr}
 544:	2500      	movs	r5, #0
 546:	1c1e      	adds	r6, r3, #0
 548:	4c0d      	ldr	r4, [pc, #52]	; (580 <__libc_init_array+0x40>)
 54a:	1ae4      	subs	r4, r4, r3
 54c:	10a4      	asrs	r4, r4, #2
 54e:	42a5      	cmp	r5, r4
 550:	d004      	beq.n	55c <__libc_init_array+0x1c>
 552:	00ab      	lsls	r3, r5, #2
 554:	58f3      	ldr	r3, [r6, r3]
 556:	4798      	blx	r3
 558:	3501      	adds	r5, #1
 55a:	e7f8      	b.n	54e <__libc_init_array+0xe>
 55c:	f000 f816 	bl	58c <_init>
 560:	4b08      	ldr	r3, [pc, #32]	; (584 <__libc_init_array+0x44>)
 562:	2500      	movs	r5, #0
 564:	1c1e      	adds	r6, r3, #0
 566:	4c08      	ldr	r4, [pc, #32]	; (588 <__libc_init_array+0x48>)
 568:	1ae4      	subs	r4, r4, r3
 56a:	10a4      	asrs	r4, r4, #2
 56c:	42a5      	cmp	r5, r4
 56e:	d004      	beq.n	57a <__libc_init_array+0x3a>
 570:	00ab      	lsls	r3, r5, #2
 572:	58f3      	ldr	r3, [r6, r3]
 574:	4798      	blx	r3
 576:	3501      	adds	r5, #1
 578:	e7f8      	b.n	56c <__libc_init_array+0x2c>
 57a:	bd70      	pop	{r4, r5, r6, pc}
 57c:	00000598 	.word	0x00000598
 580:	00000598 	.word	0x00000598
 584:	00000598 	.word	0x00000598
 588:	0000059c 	.word	0x0000059c

0000058c <_init>:
 58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 58e:	46c0      	nop			; (mov r8, r8)
 590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 592:	bc08      	pop	{r3}
 594:	469e      	mov	lr, r3
 596:	4770      	bx	lr

00000598 <__init_array_start>:
 598:	000000b5 	.word	0x000000b5

0000059c <_fini>:
 59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 59e:	46c0      	nop			; (mov r8, r8)
 5a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 5a2:	bc08      	pop	{r3}
 5a4:	469e      	mov	lr, r3
 5a6:	4770      	bx	lr

000005a8 <__fini_array_start>:
 5a8:	0000008d 	.word	0x0000008d
