module  modu_12(input clk,rst,load,input [3:0]data,output [3:0]cout);
  always@(postedge clk)
    begin
      if(rst)
        count <=4'd0;
      else if(load)
        count<= data;
      else if(count== 4'd11)
        count <= 4'd0;
      else
        count <= count+ 1'b1;
    end
endmodule
