// Seed: 3772531124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wand id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign #id_13 id_4 = -1;
endmodule
module module_1 #(
    parameter id_32 = 32'd39,
    parameter id_7  = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_27(id_5),
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout logic [7:0] id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  module_0 modCall_1 (
      id_4,
      id_20,
      id_4,
      id_4,
      id_8,
      id_20,
      id_21,
      id_8,
      id_26,
      id_22,
      id_10,
      id_4
  );
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire _id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output tri1 id_2;
  input wire id_1;
  wire id_28, id_29;
  assign id_2 = 1 ~^ 1 % -1 == !-1;
  logic [7:0] id_30;
  assign id_4 = id_1;
  wire id_31;
  wire [(  id_7  ==  1  ) : 1] _id_32;
  assign id_23[id_32] = ~id_30[-1];
endmodule
