INFO: [VRFC 10-163] Analyzing VHDL file "D:/code/HDL/HDL_Project/edge_detection.srcs/sim_1/new/tb_padding.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_padding'
ERROR: [VRFC 10-2989] 'reset' is not declared [D:/code/HDL/HDL_Project/edge_detection.srcs/sim_1/new/tb_padding.vhd:101]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/code/HDL/HDL_Project/edge_detection.srcs/sim_1/new/tb_padding.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'D:/code/HDL/HDL_Project/edge_detection.srcs/sim_1/new/tb_padding.vhd' ignored due to errors
