// Seed: 487587186
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  assign id_3[1'b0] = 1'h0 == -1;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire   id_1
    , id_3
);
  logic [7:0] id_4;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign id_3 = id_3;
  reg id_5;
  integer id_6;
  ;
  always @(id_3 or posedge id_3 != id_6) begin : LABEL_0
    id_5 <= -1 < -1 - 1'b0;
  end
  reg id_7, id_8;
  always @(*) if (1) if (1) id_7 <= id_5;
  assign id_8 = -1;
  wire id_9;
  wire [1  ==  -1 : 1] id_10;
endmodule
