{"vcs1":{"timestamp_begin":1728222800.585098155, "rt":9.48, "ut":8.21, "st":0.62}}
{"vcselab":{"timestamp_begin":1728222810.147929698, "rt":1.21, "ut":0.30, "st":0.16}}
{"link":{"timestamp_begin":1728222811.440752312, "rt":0.44, "ut":0.14, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728222799.861597967}
{"VCS_COMP_START_TIME": 1728222799.861597967}
{"VCS_COMP_END_TIME": 1728222813.446705457}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368240}}
{"stitch_vcselab": {"peak_mem": 239828}}
