

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size f419c376a78c234c91a082c2fb70bc30  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_3920/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_3920/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_3920/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_3920/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_3920/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_3920/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55d8f72b749e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_3920/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_3920/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72bf270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72bf500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72bf790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72bfa20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72bfcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72bff40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72c01d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72c0460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72c06e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72c0960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72c0be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72c0e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72c10e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72c1360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72c15e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55d8f72c1860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c1a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c1ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c1ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c20e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c2300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c2520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c2740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c2960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c2b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c2da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c2fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c31e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c3400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c3620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c3840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55d8f72c3a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f755b100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f755b140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f755b180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f755b1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f755a380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f755b0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f72c6900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f72c6920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f755b0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f72c6904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55d8f755b0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffded51dda0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d8f72b749e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 1350001
gpu_sim_insn = 1421054464
gpu_ipc =    1052.6322
gpu_tot_sim_cycle = 1350001
gpu_tot_sim_insn = 1421054464
gpu_tot_ipc =    1052.6322
gpu_tot_issued_cta = 290
gpu_occupancy = 12.4940% 
gpu_tot_occupancy = 12.4940% 
max_total_param_size = 0
gpu_stall_dramfull = 885500
gpu_stall_icnt2sh    = 4023
partiton_level_parallism =      12.0946
partiton_level_parallism_total  =      12.0946
partiton_level_parallism_util =      13.1313
partiton_level_parallism_util_total  =      13.1313
L2_BW  =     438.1154 GB/Sec
L2_BW_total  =     438.1154 GB/Sec
gpu_total_sim_rate=163829

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 619
	L1D_cache_core[1]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[2]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[3]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 806
	L1D_cache_core[4]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[5]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 679
	L1D_cache_core[6]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 482
	L1D_cache_core[7]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[8]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[9]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 773
	L1D_cache_core[10]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608
	L1D_cache_core[11]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1189
	L1D_cache_core[12]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 588
	L1D_cache_core[13]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 672
	L1D_cache_core[14]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 724
	L1D_cache_core[15]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683
	L1D_cache_core[16]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 626
	L1D_cache_core[17]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 994
	L1D_cache_core[18]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 672
	L1D_cache_core[20]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 236
	L1D_cache_core[21]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 587
	L1D_cache_core[22]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 628
	L1D_cache_core[23]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 986
	L1D_cache_core[24]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[25]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[26]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 816
	L1D_cache_core[27]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683
	L1D_cache_core[28]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 720
	L1D_cache_core[29]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1286
	L1D_cache_core[30]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[31]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 577
	L1D_cache_core[32]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876
	L1D_cache_core[33]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1131
	L1D_cache_core[34]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 495
	L1D_cache_core[35]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[36]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[37]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 590
	L1D_cache_core[38]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 850
	L1D_cache_core[39]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 755
	L1D_cache_core[40]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[41]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 736
	L1D_cache_core[42]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 494
	L1D_cache_core[43]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 950
	L1D_cache_core[44]: Access = 209472, Miss = 209472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 494
	L1D_cache_core[45]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1444
	L1D_cache_core[46]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 442
	L1D_cache_core[47]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 712
	L1D_cache_core[48]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 623
	L1D_cache_core[49]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 542
	L1D_cache_core[50]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 602
	L1D_cache_core[51]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 472
	L1D_cache_core[52]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[53]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 664
	L1D_cache_core[54]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[55]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 203
	L1D_cache_core[56]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 482
	L1D_cache_core[57]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[58]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[59]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 847
	L1D_cache_core[60]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 806
	L1D_cache_core[61]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 390
	L1D_cache_core[62]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 864
	L1D_cache_core[63]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 503
	L1D_cache_core[64]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 361
	L1D_cache_core[65]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 610
	L1D_cache_core[66]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 878
	L1D_cache_core[67]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 537
	L1D_cache_core[68]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[69]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1095
	L1D_cache_core[70]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 407
	L1D_cache_core[71]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[72]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 501
	L1D_cache_core[73]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 928
	L1D_cache_core[74]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[75]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 923
	L1D_cache_core[76]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[77]: Access = 225664, Miss = 225664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[78]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1172
	L1D_cache_core[79]: Access = 177600, Miss = 177600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 455
	L1D_total_cache_accesses = 16327744
	L1D_total_cache_misses = 16327744
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 51830
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.163
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9981620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5902220
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 443904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15883840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 443904

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21256
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30574
ctas_completed 290, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78380, 78380, 78380, 78380, 78380, 78380, 78380, 78380, 
gpgpu_n_tot_thrd_icount = 1454669312
gpgpu_n_tot_w_icount = 45458416
gpgpu_n_stall_shd_mem = 22410430
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15883840
gpgpu_n_mem_write_global = 443904
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31767680
gpgpu_n_store_insn = 887808
gpgpu_n_shmem_insn = 149036416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1595776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7067832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15342598
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:219208160	W0_Idle:18078194	W0_Scoreboard:107308374	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:20848	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:848	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45436720
single_issue_nums: WS0:11364604	WS1:11364604	WS2:11364604	WS3:11364604	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 127070720 {8:15883840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17756160 {40:443904,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 635353600 {40:15883840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3551232 {8:443904,}
maxmflatency = 4939 
max_icnt2mem_latency = 4704 
maxmrqlatency = 1500 
max_icnt2sh_latency = 1029 
averagemflatency = 648 
avg_icnt2mem_latency = 166 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 199 
mrq_lat_table:1424096 	632979 	167202 	162597 	531170 	4312933 	1366014 	508120 	142182 	24164 	473 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	545957 	5929495 	8377447 	1348356 	125602 	887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3996238 	3871076 	3120302 	2138659 	1822166 	1198571 	140214 	40357 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1890399 	986391 	1024375 	1208001 	1419119 	1725663 	2400115 	4075350 	1598328 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	904 	1565 	86 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[1]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[2]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[3]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[4]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[5]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[6]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[7]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[8]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[9]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[10]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[11]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[12]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[13]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[14]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[15]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[16]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[17]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[18]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[19]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[20]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[21]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[22]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[23]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[24]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[25]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[26]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[27]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[28]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[29]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[30]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[31]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
maximum service time to same row:
dram[0]:     11051     11696     12138     11199     11977     11509     11213     12297     10312     11432     11355     11908     11841     11922     11741     11217 
dram[1]:     11935     11047     11608     12167     11593     11465     10986     11370     10978     10637     11315     10944     10856     11469     11705     11806 
dram[2]:     11789     12050     11855     12020     11886     11042     11392     11515     11709     11024     10939     10894     10908     10843     10865     11741 
dram[3]:     12073     12116     11251     11910     11394     12416     11878     10926     11128     11522     10673     10974     11459     11412     10745     10859 
dram[4]:     11597     11134     11709     11568     10968     11151     11148     11090     11510     11302     10482     10544     12187     10924     10810     10951 
dram[5]:     11501     11127     11592     11769     11345     11778     11620     11055     11285     12099     10997     10393     10848     10995     11233     12643 
dram[6]:     11251     11434     11589     11677     11876     11445     11892     11006     11298     11672     10938     11460     10757     11560     12063     10649 
dram[7]:     11067     11500     11448     12573     11560     11352     11403     11729     11874     11699     10703     11990     11200     11267     11364     11650 
dram[8]:     12255     10862     10884     11962     11613     11340     11536     11159     11950     11592     10897     12204     10813     10613     11448     12062 
dram[9]:     11773     10798     11921     11527     11348     11656     11401     11425     11082     11248     11348     10593     11240     11482     10828     11476 
dram[10]:     11432     11997     11637     10864     11262     11288     11220     11842     10606     11178     11480     10604     10865     11834     12219     10840 
dram[11]:     11087     10827     11657     11056     12130     11392     11169     11205     11914     11189     10601     10865     11076     11604     12082     11178 
dram[12]:     12098     10935     11176     11533     10994     11665     11277     11653     11144     10569     10738     11419     11323     12591     10721     10752 
dram[13]:     10668     11993     10637     11767     11316     10870     11475     11581     11268     11171     11472     10869     11163     11162     10939     11915 
dram[14]:     11933     11566     11252     12058     11489     11533     11216     11476     11628     10771     10750     10909     12774     11260     11359     10932 
dram[15]:     12293     12584     11855     10648     11484     11141     11978     11256     11488     10690     11332     11811     11842     10809     11474     11506 
dram[16]:     11637     11917     11633     12301     11958     11052     11086     11514     11152     11000     10665     10493     10441     10957     10514     12218 
dram[17]:     10898     11183     12074     11733     10895     11826     11532     11111     11798     11463     10814     11260     11781     10443     11173     10626 
dram[18]:     12279     11235     12150     11557     11440     11241     11368     11100     11200     11514     11931     10852     11485     10697     11945     11943 
dram[19]:     11171     10866     11364     11669     12010     11474     11678     11663     11002     11854     10684     10300     10915     11337     11994     11604 
dram[20]:     12899     11610     10779     11890     11707     11178     11870     11815     10550     10732     10907     11497     11666     11530     11067     11477 
dram[21]:     11573     11293     10939     11287     11055     10929     11319     12026     11082     11063     11828     11374     12434     11820     10989     12088 
dram[22]:     12087     12268     11383     10780     11175     11709     11319     11621     12179     11293     11060     11547     11767     11437     11599     10554 
dram[23]:     11004     11698     10904     11526     11806     11103     12212     11259     11056     10895     11066     11559     10597     10757     11121     10606 
dram[24]:     11517     10919     11421     11693     10865     11522     11773     11380     11645     11848     11585     11135     12282     11793     11690     11195 
dram[25]:     12713     11410     10946     11963     12003     10881     10946     11366     11417     11641     10602     11801     10845     11541     12026     11112 
dram[26]:     10903     12158     11598     11431     11379     12240     11434     12347     11046     11209     10384     11515     11846     11306     10939     11699 
dram[27]:     10518     11313     11441     11422     11892     11455     11372     11585     12549     10449     10930     11067     11762     12295     12009     10937 
dram[28]:     11071     11492     11856     11682     12436     12408     11605     11287     12139     10985     11533     11245     11588     10871     12376     11000 
dram[29]:     11067     11605     12144     12059     11882     11815     11030     10838     10616     11118     11378     11526     11213     10537     11621     11403 
dram[30]:     11838     11131     11870     11918     10988     12037     10875     10921     10678     11206     10356     10972     10880     12375     11585     12021 
dram[31]:     10674     11441     11108     11139     12432     10980     10859     11100     10922     11728     11196     10926     11735     11448     11676     12278 
average row accesses per activate:
dram[0]:  3.051053  3.056381  3.037745  3.031621  3.037767  3.053233  3.057162  3.055798  3.049648  3.049296  3.047667  3.040201  3.052792  3.039378  3.050916  3.045747 
dram[1]:  3.053626  3.040470  3.037236  3.044882  3.045912  3.053391  3.042329  3.053391  3.041151  3.035231  3.049522  3.030921  3.060065  3.046071  3.054366  3.042139 
dram[2]:  3.060335  3.051744  3.036217  3.051550  3.034886  3.042489  3.030838  3.054100  3.053922  3.032021  3.043405  3.045844  3.048652  3.012900  3.035974  3.038026 
dram[3]:  3.058784  3.058963  3.037745  3.055471  3.028153  3.039625  3.044716  3.048465  3.052031  3.041660  3.041206  3.032096  3.057463  3.024727  3.047813  3.039053 
dram[4]:  3.050025  3.059997  3.051744  3.054282  3.038102  3.050671  3.040642  3.058171  3.060744  3.036579  3.032560  3.049428  3.069648  3.042978  3.038878  3.051095 
dram[5]:  3.056203  3.066215  3.056897  3.053430  3.042838  3.051183  3.032021  3.060943  3.047427  3.035565  3.038301  3.046883  3.069648  3.048136  3.051239  3.047474 
dram[6]:  3.038429  3.046609  3.049175  3.058069  3.035553  3.066464  3.055976  3.051502  3.064554  3.042169  3.055163  3.042618  3.056424  3.039378  3.059044  3.050059 
dram[7]:  3.043873  3.045072  3.043025  3.056005  3.054100  3.047954  3.050336  3.046391  3.052207  3.041151  3.053463  3.049268  3.052792  3.035274  3.051256  3.054725 
dram[8]:  3.053288  3.049495  3.039275  3.046433  3.053410  3.044031  3.045561  3.035381  3.038757  3.055285  3.033907  3.055434  3.040920  3.052632  3.027792  3.061308 
dram[9]:  3.063621  3.033836  3.045584  3.045921  3.050336  3.060427  3.040977  3.038610  3.039278  3.044541  3.055182  3.064391  3.042802  3.036136  3.037513  3.052810 
dram[10]:  3.045584  3.028094  3.044560  3.056203  3.047603  3.036913  3.041486  3.046551  3.039933  3.033873  3.028848  3.057157  3.026927  3.045909  3.034436  3.064439 
dram[11]:  3.042178  3.036205  3.048661  3.037236  3.044381  3.049648  3.059041  3.044002  3.053709  3.042503  3.032387  3.064391  3.035787  3.062330  3.049364  3.053508 
dram[12]:  3.057751  3.046273  3.044385  3.033847  3.045736  3.046757  3.068669  3.036901  3.050637  3.056826  3.041702  3.052525  3.039554  3.057463  3.040934  3.076159 
dram[13]:  3.048485  3.042178  3.057751  3.050716  3.048290  3.058507  3.049312  3.050654  3.054417  3.060943  3.041018  3.060770  3.051935  3.055386  3.041963  3.051434 
dram[14]:  3.064997  3.049175  3.058267  3.051567  3.037086  3.046071  3.051854  3.030162  3.042824  3.047603  3.041862  3.052011  3.056084  3.052792  3.047119  3.061489 
dram[15]:  3.072798  3.040981  3.061369  3.056718  3.057518  3.037086  3.048098  3.041151  3.045371  3.050159  3.052932  3.054741  3.048830  3.047619  3.033750  3.055244 
dram[16]:  3.028772  3.062405  3.052773  3.046609  3.041325  3.051342  3.049664  3.032183  3.038944  3.037594  3.050739  3.023341  3.046764  3.042639  3.043508  3.038878 
dram[17]:  3.049175  3.050025  3.050362  3.055865  3.045401  3.049967  3.046597  3.041123  3.041994  3.047779  3.046644  3.037682  3.056084  3.053489  3.047296  3.037851 
dram[18]:  3.038429  3.051567  3.042514  3.048661  3.040294  3.038249  3.029324  3.043333  3.044876  3.049664  3.038301  3.061624  3.039554  3.041610  3.048669  3.048152 
dram[19]:  3.044048  3.050025  3.044048  3.052259  3.024455  3.040629  3.051695  3.047922  3.044526  3.051713  3.037632  3.049235  3.056604  3.046587  3.050738  3.035799 
dram[20]:  3.038429  3.060852  3.047122  3.046433  3.052561  3.048784  3.036209  3.057696  3.049664  3.042838  3.033918  3.040228  3.055744  3.039892  3.053848  3.033750 
dram[21]:  3.029786  3.069673  3.063103  3.063103  3.043362  3.055248  3.057162  3.058547  3.045051  3.048801  3.051252  3.057297  3.075081  3.041434  3.073162  3.049186 
dram[22]:  3.044048  3.043873  3.047635  3.048308  3.036072  3.055462  3.061417  3.049488  3.046757  3.031344  3.044251  3.036665  3.029486  3.054348  3.053848  3.050399 
dram[23]:  3.034356  3.048998  3.031815  3.046257  3.042838  3.066419  3.047220  3.050000  3.046582  3.031849  3.043070  3.051834  3.037675  3.040230  3.059044  3.058183 
dram[24]:  3.045921  3.056381  3.055687  3.049175  3.044541  3.042489  3.053215  3.026469  3.049103  3.069210  3.046149  3.031934  3.059724  3.056604  3.035461  3.042993 
dram[25]:  3.052419  3.046609  3.050025  3.034182  3.038783  3.049312  3.046407  3.025462  3.034356  3.061974  3.054172  3.039048  3.037500  3.035961  3.049881  3.047296 
dram[26]:  3.056203  3.049175  3.055687  3.041317  3.052384  3.051872  3.044497  3.015425  3.031849  3.048625  3.046820  3.041261  3.062851  3.035961  3.027446  3.060787 
dram[27]:  3.054141  3.043873  3.055171  3.046433  3.042169  3.056667  3.053886  3.038770  3.037742  3.044031  3.051252  3.034298  3.040406  3.054008  3.042816  3.046086 
dram[28]:  3.048998  3.044560  3.062405  3.043873  3.062848  3.050671  3.064489  3.038610  3.037074  3.058883  3.045447  3.054245  3.056264  3.051239  3.046780  3.059925 
dram[29]:  3.055171  3.044048  3.065516  3.035708  3.056153  3.051695  3.068151  3.041820  3.036728  3.055285  3.036789  3.043478  3.049525  3.035787  3.055404  3.055244 
dram[30]:  3.059301  3.052082  3.064997  3.040806  3.043871  3.061280  3.072454  3.032527  3.040977  3.048114  3.036789  3.046867  3.055744  3.054008  3.054885  3.062532 
dram[31]:  3.050025  3.038591  3.047972  3.052082  3.050512  3.049790  3.066397  3.044541  3.043173  3.065408  3.056547  3.041597  3.048830  3.051239  3.046086  3.056283 
average row locality = 9271930/3042489 = 3.047482
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17920     17920     17920     17932     17984     17984     17984     17988     17984     17988     17960     17952     17792     17792     17792     17792 
dram[1]:     17920     17920     17920     17928     17984     17988     17984     17992     17984     17984     17968     17936     17792     17792     17792     17792 
dram[2]:     17920     17920     17920     17928     17988     17992     17984     17984     17984     17984     17964     17940     17792     17792     17792     17792 
dram[3]:     17920     17920     17920     17936     17984     17984     17984     17984     17988     17984     17960     17940     17792     17792     17792     17792 
dram[4]:     17920     17920     17920     17928     17984     17988     17984     17996     17992     17984     17964     17940     17792     17792     17792     17792 
dram[5]:     17920     17920     17920     17928     17988     17988     17984     17988     17988     17984     17968     17936     17792     17792     17796     17792 
dram[6]:     17920     17920     17920     17928     17988     17984     17984     17992     17984     17984     17968     17936     17792     17792     17792     17792 
dram[7]:     17920     17920     17920     17928     17984     17984     17984     17996     17984     17984     17964     17936     17792     17792     17792     17792 
dram[8]:     17920     17924     17920     17920     17984     17984     17984     17992     17992     17984     17968     17936     17792     17792     17792     17792 
dram[9]:     17920     17924     17920     17920     17984     17984     17984     17984     17988     17984     17964     17936     17792     17792     17792     17792 
dram[10]:     17920     17920     17920     17920     17988     17984     17984     18000     17996     17984     17968     17936     17792     17792     17792     17792 
dram[11]:     17920     17924     17920     17920     17984     17984     17988     18000     17996     17984     17968     17936     17792     17792     17792     17792 
dram[12]:     17920     17920     17920     17920     17984     17984     17992     17992     17996     17984     17964     17936     17792     17792     17792     17792 
dram[13]:     17920     17920     17920     17920     17984     17996     17984     17992     17988     17984     17968     17936     17792     17792     17792     17792 
dram[14]:     17920     17920     17920     17920     17984     17984     17988     17988     17992     17984     17968     17936     17792     17792     17792     17792 
dram[15]:     17920     17920     17920     17920     17984     17984     17992     17984     17992     17984     17968     17940     17792     17792     17792     17792 
dram[16]:     17920     17920     17920     17920     17984     17988     17984     17984     17984     17984     17960     17936     17792     17792     17792     17792 
dram[17]:     17920     17920     17920     17920     17984     17992     17984     17992     17984     17984     17960     17940     17792     17792     17792     17792 
dram[18]:     17920     17920     17920     17920     17988     17992     17988     17992     17984     17984     17968     17936     17792     17792     17792     17792 
dram[19]:     17920     17920     17920     17920     17984     17988     17988     17992     17988     17984     17964     17948     17792     17792     17792     17792 
dram[20]:     17920     17920     17920     17920     17984     17988     18000     17984     17984     17984     17960     17940     17792     17792     17792     17792 
dram[21]:     17920     17920     17920     17920     17984     17996     17988     17984     17988     17984     17960     17944     17792     17792     17792     17792 
dram[22]:     17920     17920     17920     17920     17984     17984     18000     17984     17984     17984     17964     17940     17792     17792     17792     17792 
dram[23]:     17920     17920     17920     17920     17988     17992     18000     17984     17988     17984     17960     17936     17792     17792     17792     17792 
dram[24]:     17920     17920     17920     17920     17984     17992     17992     17984     17996     17984     17960     17936     17792     17792     17792     17792 
dram[25]:     17920     17920     17920     17920     17984     17984     17988     17984     17996     17984     17960     17936     17792     17792     17792     17792 
dram[26]:     17920     17920     17920     17920     17984     17984     18004     17984     17984     17984     17960     17936     17792     17792     17796     17792 
dram[27]:     17920     17920     17920     17920     17984     17984     17996     17988     17992     17984     17964     17936     17792     17792     17796     17792 
dram[28]:     17920     17920     17920     17920     17984     17984     18004     17984     17988     17984     17960     17936     17792     17792     17792     17792 
dram[29]:     17920     17920     17920     17920     17984     17984     17992     17988     17992     17984     17960     17936     17792     17792     17792     17792 
dram[30]:     17920     17920     17920     17920     17984     17984     17996     17984     17984     17984     17960     17944     17792     17792     17792     17792 
dram[31]:     17920     17920     17920     17920     17984     17992     18000     17988     17988     17986     17964     17940     17792     17792     17792     17792 
total dram reads = 9173626
bank skew: 18004/17792 = 1.01
chip skew: 286692/286652 = 1.00
number of total write accesses:
dram[0]:       752       744       752       752       776       792       800       776       792       792       792       792       768       768       736       736 
dram[1]:       752       744       752       744       776       792       800       776       784       776       792       792       768       768       744       736 
dram[2]:       752       744       752       744       776       784       792       776       784       784       784       792       768       768       736       736 
dram[3]:       752       744       752       744       776       784       784       776       784       784       784       792       768       760       736       736 
dram[4]:       752       744       744       760       784       776       784       776       792       784       792       792       760       768       744       728 
dram[5]:       752       744       744       752       784       776       784       776       784       784       792       784       760       768       752       728 
dram[6]:       744       744       744       752       792       776       784       792       792       784       792       792       768       768       744       728 
dram[7]:       752       744       744       752       776       776       784       776       792       784       792       792       768       768       744       728 
dram[8]:       744       760       752       752       784       792       792       784       792       792       784       792       768       752       736       736 
dram[9]:       744       752       744       752       784       792       792       784       784       792       784       784       776       752       736       744 
dram[10]:       744       752       744       752       776       792       792       776       792       792       784       784       776       752       736       736 
dram[11]:       736       760       744       752       776       792       792       776       792       792       784       784       768       760       736       736 
dram[12]:       752       736       752       744       784       784       784       784       792       792       792       784       760       768       744       728 
dram[13]:       752       736       752       744       784       784       784       784       792       792       784       784       760       768       744       736 
dram[14]:       752       744       752       752       784       792       792       784       792       792       792       784       760       768       744       728 
dram[15]:       752       744       752       752       784       784       784       784       792       792       800       784       760       768       744       728 
dram[16]:       744       752       744       744       776       792       768       800       792       784       792       792       760       760       744       744 
dram[17]:       744       752       760       744       776       792       768       800       792       784       792       792       760       760       736       744 
dram[18]:       744       752       744       744       784       792       776       792       800       768       792       792       760       760       744       744 
dram[19]:       744       752       744       744       784       792       776       792       800       768       792       792       760       768       744       744 
dram[20]:       744       752       744       752       776       792       784       776       768       800       792       792       752       768       744       744 
dram[21]:       744       752       744       744       776       792       784       784       776       784       792       792       752       768       744       744 
dram[22]:       744       752       744       760       784       784       776       776       784       792       792       792       752       768       744       736 
dram[23]:       744       752       744       760       784       792       792       776       776       792       792       792       752       776       744       736 
dram[24]:       752       744       752       744       792       784       784       784       792       792       768       792       760       760       736       744 
dram[25]:       760       744       752       752       776       784       784       784       792       792       776       792       760       760       736       736 
dram[26]:       752       744       752       752       784       784       784       784       792       792       784       784       760       760       736       736 
dram[27]:       752       752       752       752       784       776       784       784       792       792       776       800       768       760       736       744 
dram[28]:       752       744       752       752       776       792       784       784       792       792       800       776       752       768       736       728 
dram[29]:       752       744       752       752       776       792       784       784       792       792       800       776       752       768       744       728 
dram[30]:       752       752       752       752       776       800       784       784       792       792       800       776       752       760       744       728 
dram[31]:       752       760       752       752       776       800       784       776       792       792       792       776       760       768       744       728 
total dram writes = 393216
bank skew: 800/728 = 1.10
chip skew: 12320/12256 = 1.01
average mf latency per bank:
dram[0]:       1003      1094      1058      1074      1081      1139      1228      1226      1268      1215      1256      1216      1000      1027      1054       981
dram[1]:       1021      1004      1042      1020      1020      1084      1228      1257      1195      1237      1248      1193       994      1019       981       968
dram[2]:       1079      1054      1008      1050      1089      1129      1228      1246      1236      1205      1194      1202      1002       976      1043      1061
dram[3]:       1110      1038      1057       987       990      1101      1220      1253      1170      1151      1183      1182      1045      1010      1044      1077
dram[4]:       1065      1014       999      1065      1117      1197      1164      1202      1252      1235      1199      1186      1003       982      1033       955
dram[5]:       1004      1051       991       975      1082      1200      1174      1205      1232      1181      1171      1178       997       975       965      1011
dram[6]:       1050      1021      1093      1012      1131      1224      1229      1227      1283      1269      1236      1169      1026      1007       979       997
dram[7]:       1123      1024      1108      1034      1090      1167      1236      1273      1257      1250      1268      1208      1040      1030       975       982
dram[8]:       1012      1023      1015      1014      1079      1117      1274      1323      1260      1173      1298      1221      1066      1039      1042      1041
dram[9]:        983       965      1008       969      1056      1078      1279      1312      1194      1199      1196      1113      1000      1011      1025      1003
dram[10]:       1041      1123      1006      1011      1158      1142      1273      1307      1219      1257      1276      1292      1022       971       998       986
dram[11]:       1030      1025      1029      1005      1057      1055      1189      1263      1203      1232      1301      1183       972       994       991       988
dram[12]:       1059      1145      1013      1010      1113      1185      1189      1156      1186      1207      1210      1167      1026       988      1015       986
dram[13]:       1139       998      1036       972      1154      1139      1145      1167      1192      1200      1186      1132       990      1016      1037       969
dram[14]:       1044       998       999      1000      1107      1056      1218      1203      1169      1234      1214      1140       985      1007      1033       999
dram[15]:       1094      1015      1034       984      1115      1155      1157      1183      1199      1257      1160      1150      1000      1017       998      1065
dram[16]:       1080      1003      1106       985      1108      1153      1237      1170      1180      1230      1267      1267      1000       975       964       974
dram[17]:       1136      1003      1050      1009      1018      1172      1228      1230      1194      1173      1274      1179      1021       998       921       955
dram[18]:       1027      1071      1021      1040      1070      1161      1217      1216      1256      1196      1184      1171       997      1063       939       955
dram[19]:       1015       992      1038      1042      1024      1105      1266      1192      1160      1178      1186      1199       989      1001       935       980
dram[20]:       1044       995      1093      1005      1120      1213      1161      1198      1316      1321      1203      1172      1061      1020      1019       996
dram[21]:       1013      1003      1048      1088      1096      1236      1249      1199      1277      1276      1245      1146      1013      1002      1031       993
dram[22]:        989      1044      1002       987      1146      1192      1170      1245      1259      1249      1205      1163      1028      1102       973      1015
dram[23]:       1061       993      1003      1012      1108      1156      1184      1217      1270      1330      1225      1208      1133      1070      1006      1037
dram[24]:        985       990      1067      1067      1083      1180      1244      1232      1228      1214      1266      1245      1060      1021      1058      1022
dram[25]:        956      1060      1103      1103      1042      1167      1243      1193      1222      1178      1231      1170       984      1040      1070      1064
dram[26]:        961       974      1071      1111      1113      1141      1265      1267      1182      1177      1258      1231       987      1028      1024      1065
dram[27]:        952       937      1095       993      1086      1115      1206      1213      1218      1221      1215      1198      1074       986      1058      1023
dram[28]:       1011      1002      1058      1002      1125      1159      1207      1245      1183      1280      1252      1223       988      1028      1062      1076
dram[29]:       1010       996      1012      1005      1139      1145      1183      1195      1208      1227      1196      1185       987      1128      1007      1030
dram[30]:        971       935      1007       975      1092      1122      1169      1196      1196      1251      1203      1172      1014       996       983      1029
dram[31]:        971       938      1007       992      1134      1157      1187      1190      1227      1282      1205      1169       991      1001      1052      1028
maximum mf latency per bank:
dram[0]:       3233      4291      3081      4052      3207      3239      2717      3169      3160      2833      3113      2846      2934      3770      3782      3011
dram[1]:       2792      4075      3039      4293      3169      3021      3150      2924      3237      3500      2964      3458      3383      3634      3391      2909
dram[2]:       3346      3574      3111      2946      2854      3044      3195      3177      2921      2954      2780      2968      3382      3065      3060      3981
dram[3]:       4526      4548      4537      2952      2677      2716      3272      2940      2859      2711      2968      2843      3794      3816      3603      3588
dram[4]:       4341      3277      2928      4322      3065      2615      3397      3404      3141      2787      3096      3039      3015      2787      3779      2853
dram[5]:       3262      4063      3053      3590      2957      2957      3185      2820      2683      2941      2940      3034      2667      2874      3050      3771
dram[6]:       4593      3036      4434      3104      3335      3394      3001      3031      3108      3300      2921      2941      3100      2958      3019      3582
dram[7]:       4302      3508      4801      4112      3905      3608      3654      3771      3960      3621      3856      3544      3392      3679      3408      3391
dram[8]:       3579      3441      3719      3698      3269      3867      3779      3663      3371      3467      3604      3300      3846      3697      3792      3359
dram[9]:       3367      3133      3036      3372      3635      3377      3419      3417      3207      3199      3402      2990      3360      2993      3350      2935
dram[10]:       4024      4512      3232      3401      3446      3401      3450      3174      3240      3496      3364      3376      3453      3486      3196      3224
dram[11]:       4387      3315      2714      2939      2779      2903      3035      3247      3224      2775      3250      3077      3253      2748      3043      2915
dram[12]:       4240      4429      2925      3232      3569      3588      3278      3097      2962      2927      3188      3314      3208      3000      3751      3679
dram[13]:       4344      3794      3760      4034      3910      3926      3613      3968      3943      3844      4192      4023      3992      4250      4192      4147
dram[14]:       3284      3135      3396      2977      3105      2875      3585      3320      3296      2990      3460      3377      3112      3501      3640      3312
dram[15]:       4142      3212      2947      2935      2885      3069      3155      2728      2776      2721      2605      2935      2831      2504      3187      3520
dram[16]:       4211      3384      4608      2772      3543      2999      2924      2979      2885      2841      3155      3161      3643      2747      3417      3233
dram[17]:       4741      3594      3165      3055      3042      3391      3349      3164      3144      3195      3513      3112      3974      3870      3379      3041
dram[18]:       4098      4324      2859      4491      3385      3152      3154      3361      3293      3008      3251      3136      3314      3931      3107      3139
dram[19]:       2870      3082      3526      4453      3014      3088      3403      3337      3011      3412      2843      3306      3156      2933      2859      3143
dram[20]:       2937      2916      4028      3036      2846      3144      2805      2816      3218      3146      3073      3180      3385      3017      2725      3232
dram[21]:       2747      2620      4134      4151      3406      3038      3150      2932      3081      3206      3077      3276      3400      3124      3070      3128
dram[22]:       2761      4105      3105      4152      3095      3226      3167      3098      2734      3144      3167      3113      3009      3881      3097      3386
dram[23]:       3449      3056      3285      3107      3294      3242      3195      3319      3189      3325      2990      2951      4314      4314      3063      3473
dram[24]:       3907      3730      3929      4261      3562      3490      3322      3567      3357      3264      3683      3586      3928      3493      3462      3805
dram[25]:       3822      4513      4939      4867      3496      3171      3678      3659      3336      2982      3556      3385      3244      4230      4209      4582
dram[26]:       3040      3226      4548      4547      3011      2804      2914      3132      2933      2989      3056      2774      2739      3868      3520      2869
dram[27]:       3405      3690      4053      3011      3129      2826      3022      2966      3049      3082      2769      3451      4204      2966      3530      2978
dram[28]:       2939      2971      3030      2890      3115      2828      3356      3532      3474      3590      3325      3086      2873      3995      3755      3780
dram[29]:       3533      2668      2822      2953      2891      2984      2945      3071      3213      3014      2830      3063      3480      4144      3136      3598
dram[30]:       2744      2460      2552      2746      2597      2458      2676      2501      2733      2762      2585      2680      3871      2959      2406      3539
dram[31]:       2680      2919      2835      2973      2844      2909      2927      2878      2964      3251      2952      3233      3209      2921      3666      3523
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599631 n_act=95090 n_pre=95074 n_ref_event=0 n_req=289764 n_rd=286684 n_rd_L2_A=0 n_write=0 n_wr_bk=12320 bw_util=0.295
n_activity=851608 dram_eff=0.3511
bk0: 17920a 806497i bk1: 17920a 806714i bk2: 17920a 805821i bk3: 17932a 804238i bk4: 17984a 803934i bk5: 17984a 803824i bk6: 17984a 804029i bk7: 17988a 805361i bk8: 17984a 804185i bk9: 17988a 804307i bk10: 17960a 805205i bk11: 17952a 805940i bk12: 17792a 806715i bk13: 17792a 804968i bk14: 17792a 808405i bk15: 17792a 806616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671836
Row_Buffer_Locality_read = 0.677799
Row_Buffer_Locality_write = 0.116883
Bank_Level_Parallism = 4.535985
Bank_Level_Parallism_Col = 2.701084
Bank_Level_Parallism_Ready = 1.380510
write_to_read_ratio_blp_rw_average = 0.048301
GrpLevelPara = 1.982165 

BW Util details:
bwutil = 0.294965 
total_CMD = 1013693 
util_bw = 299004 
Wasted_Col = 398842 
Wasted_Row = 100678 
Idle = 215169 

BW Util Bottlenecks: 
RCDc_limit = 634713 
RCDWRc_limit = 11593 
WTRc_limit = 19550 
RTWc_limit = 79492 
CCDLc_limit = 178778 
rwq = 0 
CCDLc_limit_alone = 170489 
WTRc_limit_alone = 17848 
RTWc_limit_alone = 72905 

Commands details: 
total_CMD = 1013693 
n_nop = 599631 
Read = 286684 
Write = 0 
L2_Alloc = 0 
L2_WB = 12320 
n_act = 95090 
n_pre = 95074 
n_ref = 0 
n_req = 289764 
total_req = 299004 

Dual Bus Interface Util: 
issued_total_row = 190164 
issued_total_col = 299004 
Row_Bus_Util =  0.187595 
CoL_Bus_Util = 0.294965 
Either_Row_CoL_Bus_Util = 0.408469 
Issued_on_Two_Bus_Simul_Util = 0.074091 
issued_two_Eff = 0.181388 
queue_avg = 10.412986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.413
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599429 n_act=95136 n_pre=95120 n_ref_event=0 n_req=289750 n_rd=286676 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.2949
n_activity=853305 dram_eff=0.3504
bk0: 17920a 806885i bk1: 17920a 805452i bk2: 17920a 805298i bk3: 17928a 804389i bk4: 17984a 805097i bk5: 17988a 805800i bk6: 17984a 804281i bk7: 17992a 804477i bk8: 17984a 804884i bk9: 17984a 806042i bk10: 17968a 804401i bk11: 17936a 804030i bk12: 17792a 808910i bk13: 17792a 806138i bk14: 17792a 807026i bk15: 17792a 807875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671662
Row_Buffer_Locality_read = 0.677640
Row_Buffer_Locality_write = 0.114183
Bank_Level_Parallism = 4.522774
Bank_Level_Parallism_Col = 2.691075
Bank_Level_Parallism_Ready = 1.376905
write_to_read_ratio_blp_rw_average = 0.047808
GrpLevelPara = 1.982744 

BW Util details:
bwutil = 0.294933 
total_CMD = 1013693 
util_bw = 298972 
Wasted_Col = 399258 
Wasted_Row = 101689 
Idle = 213774 

BW Util Bottlenecks: 
RCDc_limit = 635922 
RCDWRc_limit = 11777 
WTRc_limit = 20944 
RTWc_limit = 74956 
CCDLc_limit = 178732 
rwq = 0 
CCDLc_limit_alone = 170876 
WTRc_limit_alone = 19021 
RTWc_limit_alone = 69023 

Commands details: 
total_CMD = 1013693 
n_nop = 599429 
Read = 286676 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 95136 
n_pre = 95120 
n_ref = 0 
n_req = 289750 
total_req = 298972 

Dual Bus Interface Util: 
issued_total_row = 190256 
issued_total_col = 298972 
Row_Bus_Util =  0.187686 
CoL_Bus_Util = 0.294933 
Either_Row_CoL_Bus_Util = 0.408668 
Issued_on_Two_Bus_Simul_Util = 0.073951 
issued_two_Eff = 0.180957 
queue_avg = 10.298941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599363 n_act=95247 n_pre=95231 n_ref_event=0 n_req=289744 n_rd=286676 n_rd_L2_A=0 n_write=0 n_wr_bk=12272 bw_util=0.2949
n_activity=852806 dram_eff=0.3505
bk0: 17920a 804571i bk1: 17920a 805203i bk2: 17920a 805714i bk3: 17928a 804175i bk4: 17988a 805484i bk5: 17992a 806002i bk6: 17984a 804558i bk7: 17984a 804647i bk8: 17984a 806179i bk9: 17984a 804442i bk10: 17964a 806521i bk11: 17940a 806115i bk12: 17792a 806026i bk13: 17792a 802676i bk14: 17792a 808264i bk15: 17792a 805887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671272
Row_Buffer_Locality_read = 0.677179
Row_Buffer_Locality_write = 0.119296
Bank_Level_Parallism = 4.536455
Bank_Level_Parallism_Col = 2.697228
Bank_Level_Parallism_Ready = 1.381344
write_to_read_ratio_blp_rw_average = 0.047450
GrpLevelPara = 1.986925 

BW Util details:
bwutil = 0.294910 
total_CMD = 1013693 
util_bw = 298948 
Wasted_Col = 398485 
Wasted_Row = 101069 
Idle = 215191 

BW Util Bottlenecks: 
RCDc_limit = 636153 
RCDWRc_limit = 11381 
WTRc_limit = 20077 
RTWc_limit = 76750 
CCDLc_limit = 177934 
rwq = 0 
CCDLc_limit_alone = 170014 
WTRc_limit_alone = 18133 
RTWc_limit_alone = 70774 

Commands details: 
total_CMD = 1013693 
n_nop = 599363 
Read = 286676 
Write = 0 
L2_Alloc = 0 
L2_WB = 12272 
n_act = 95247 
n_pre = 95231 
n_ref = 0 
n_req = 289744 
total_req = 298948 

Dual Bus Interface Util: 
issued_total_row = 190478 
issued_total_col = 298948 
Row_Bus_Util =  0.187905 
CoL_Bus_Util = 0.294910 
Either_Row_CoL_Bus_Util = 0.408733 
Issued_on_Two_Bus_Simul_Util = 0.074082 
issued_two_Eff = 0.181247 
queue_avg = 10.435616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599589 n_act=95176 n_pre=95160 n_ref_event=0 n_req=289736 n_rd=286672 n_rd_L2_A=0 n_write=0 n_wr_bk=12256 bw_util=0.2949
n_activity=851389 dram_eff=0.3511
bk0: 17920a 806557i bk1: 17920a 804854i bk2: 17920a 805050i bk3: 17936a 804676i bk4: 17984a 806189i bk5: 17984a 805390i bk6: 17984a 804994i bk7: 17984a 803870i bk8: 17988a 805704i bk9: 17984a 803602i bk10: 17960a 805190i bk11: 17940a 803696i bk12: 17792a 805920i bk13: 17792a 805308i bk14: 17792a 808383i bk15: 17792a 807215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671508
Row_Buffer_Locality_read = 0.677530
Row_Buffer_Locality_write = 0.108029
Bank_Level_Parallism = 4.539563
Bank_Level_Parallism_Col = 2.703568
Bank_Level_Parallism_Ready = 1.377061
write_to_read_ratio_blp_rw_average = 0.047658
GrpLevelPara = 1.988450 

BW Util details:
bwutil = 0.294890 
total_CMD = 1013693 
util_bw = 298928 
Wasted_Col = 397540 
Wasted_Row = 101456 
Idle = 215769 

BW Util Bottlenecks: 
RCDc_limit = 634717 
RCDWRc_limit = 11423 
WTRc_limit = 19575 
RTWc_limit = 78477 
CCDLc_limit = 176491 
rwq = 0 
CCDLc_limit_alone = 168416 
WTRc_limit_alone = 17716 
RTWc_limit_alone = 72261 

Commands details: 
total_CMD = 1013693 
n_nop = 599589 
Read = 286672 
Write = 0 
L2_Alloc = 0 
L2_WB = 12256 
n_act = 95176 
n_pre = 95160 
n_ref = 0 
n_req = 289736 
total_req = 298928 

Dual Bus Interface Util: 
issued_total_row = 190336 
issued_total_col = 298928 
Row_Bus_Util =  0.187765 
CoL_Bus_Util = 0.294890 
Either_Row_CoL_Bus_Util = 0.408510 
Issued_on_Two_Bus_Simul_Util = 0.074145 
issued_two_Eff = 0.181500 
queue_avg = 10.455277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4553
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599136 n_act=95032 n_pre=95016 n_ref_event=0 n_req=289758 n_rd=286688 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=852500 dram_eff=0.3507
bk0: 17920a 806453i bk1: 17920a 807006i bk2: 17920a 808908i bk3: 17928a 807193i bk4: 17984a 805717i bk5: 17988a 806471i bk6: 17984a 806493i bk7: 17996a 806527i bk8: 17992a 806435i bk9: 17984a 804709i bk10: 17964a 804358i bk11: 17940a 806093i bk12: 17792a 807566i bk13: 17792a 808146i bk14: 17792a 809328i bk15: 17792a 807328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672030
Row_Buffer_Locality_read = 0.678096
Row_Buffer_Locality_write = 0.105537
Bank_Level_Parallism = 4.500537
Bank_Level_Parallism_Col = 2.671824
Bank_Level_Parallism_Ready = 1.367608
write_to_read_ratio_blp_rw_average = 0.050384
GrpLevelPara = 1.976911 

BW Util details:
bwutil = 0.294930 
total_CMD = 1013693 
util_bw = 298968 
Wasted_Col = 400232 
Wasted_Row = 100730 
Idle = 213763 

BW Util Bottlenecks: 
RCDc_limit = 635383 
RCDWRc_limit = 12316 
WTRc_limit = 22375 
RTWc_limit = 75330 
CCDLc_limit = 178503 
rwq = 0 
CCDLc_limit_alone = 171103 
WTRc_limit_alone = 20443 
RTWc_limit_alone = 69862 

Commands details: 
total_CMD = 1013693 
n_nop = 599136 
Read = 286688 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 95032 
n_pre = 95016 
n_ref = 0 
n_req = 289758 
total_req = 298968 

Dual Bus Interface Util: 
issued_total_row = 190048 
issued_total_col = 298968 
Row_Bus_Util =  0.187481 
CoL_Bus_Util = 0.294930 
Either_Row_CoL_Bus_Util = 0.408957 
Issued_on_Two_Bus_Simul_Util = 0.073453 
issued_two_Eff = 0.179611 
queue_avg = 10.090837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0908
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599413 n_act=94993 n_pre=94977 n_ref_event=0 n_req=289750 n_rd=286684 n_rd_L2_A=0 n_write=0 n_wr_bk=12264 bw_util=0.2949
n_activity=853826 dram_eff=0.3501
bk0: 17920a 808184i bk1: 17920a 807414i bk2: 17920a 806729i bk3: 17928a 807470i bk4: 17988a 804544i bk5: 17988a 805481i bk6: 17984a 806555i bk7: 17988a 805128i bk8: 17988a 805094i bk9: 17984a 804585i bk10: 17968a 804348i bk11: 17936a 805765i bk12: 17792a 812184i bk13: 17792a 807143i bk14: 17796a 807206i bk15: 17792a 807662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672155
Row_Buffer_Locality_read = 0.678255
Row_Buffer_Locality_write = 0.101761
Bank_Level_Parallism = 4.503518
Bank_Level_Parallism_Col = 2.677420
Bank_Level_Parallism_Ready = 1.367131
write_to_read_ratio_blp_rw_average = 0.051037
GrpLevelPara = 1.979018 

BW Util details:
bwutil = 0.294910 
total_CMD = 1013693 
util_bw = 298948 
Wasted_Col = 399610 
Wasted_Row = 101560 
Idle = 213575 

BW Util Bottlenecks: 
RCDc_limit = 634096 
RCDWRc_limit = 12382 
WTRc_limit = 20568 
RTWc_limit = 76348 
CCDLc_limit = 179058 
rwq = 0 
CCDLc_limit_alone = 171253 
WTRc_limit_alone = 18731 
RTWc_limit_alone = 70380 

Commands details: 
total_CMD = 1013693 
n_nop = 599413 
Read = 286684 
Write = 0 
L2_Alloc = 0 
L2_WB = 12264 
n_act = 94993 
n_pre = 94977 
n_ref = 0 
n_req = 289750 
total_req = 298948 

Dual Bus Interface Util: 
issued_total_row = 189970 
issued_total_col = 298948 
Row_Bus_Util =  0.187404 
CoL_Bus_Util = 0.294910 
Either_Row_CoL_Bus_Util = 0.408684 
Issued_on_Two_Bus_Simul_Util = 0.073630 
issued_two_Eff = 0.180163 
queue_avg = 10.136256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1363
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599495 n_act=94979 n_pre=94963 n_ref_event=0 n_req=289750 n_rd=286676 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.2949
n_activity=852230 dram_eff=0.3508
bk0: 17920a 806041i bk1: 17920a 806118i bk2: 17920a 806267i bk3: 17928a 805572i bk4: 17988a 804307i bk5: 17984a 806781i bk6: 17984a 807573i bk7: 17992a 806947i bk8: 17984a 806989i bk9: 17984a 803707i bk10: 17968a 806805i bk11: 17936a 805289i bk12: 17792a 808251i bk13: 17792a 804919i bk14: 17792a 808112i bk15: 17792a 809054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672204
Row_Buffer_Locality_read = 0.678281
Row_Buffer_Locality_write = 0.105400
Bank_Level_Parallism = 4.513133
Bank_Level_Parallism_Col = 2.689808
Bank_Level_Parallism_Ready = 1.378908
write_to_read_ratio_blp_rw_average = 0.049332
GrpLevelPara = 1.980423 

BW Util details:
bwutil = 0.294933 
total_CMD = 1013693 
util_bw = 298972 
Wasted_Col = 398356 
Wasted_Row = 101697 
Idle = 214668 

BW Util Bottlenecks: 
RCDc_limit = 633501 
RCDWRc_limit = 11758 
WTRc_limit = 20483 
RTWc_limit = 75945 
CCDLc_limit = 178651 
rwq = 0 
CCDLc_limit_alone = 170977 
WTRc_limit_alone = 18701 
RTWc_limit_alone = 70053 

Commands details: 
total_CMD = 1013693 
n_nop = 599495 
Read = 286676 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 94979 
n_pre = 94963 
n_ref = 0 
n_req = 289750 
total_req = 298972 

Dual Bus Interface Util: 
issued_total_row = 189942 
issued_total_col = 298972 
Row_Bus_Util =  0.187376 
CoL_Bus_Util = 0.294933 
Either_Row_CoL_Bus_Util = 0.408603 
Issued_on_Two_Bus_Simul_Util = 0.073707 
issued_two_Eff = 0.180387 
queue_avg = 10.268624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2686
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599627 n_act=95042 n_pre=95026 n_ref_event=0 n_req=289740 n_rd=286672 n_rd_L2_A=0 n_write=0 n_wr_bk=12272 bw_util=0.2949
n_activity=851828 dram_eff=0.3509
bk0: 17920a 806715i bk1: 17920a 805057i bk2: 17920a 807482i bk3: 17928a 806984i bk4: 17984a 808002i bk5: 17984a 806256i bk6: 17984a 806501i bk7: 17996a 805207i bk8: 17984a 806898i bk9: 17984a 804005i bk10: 17964a 807002i bk11: 17936a 805961i bk12: 17792a 807670i bk13: 17792a 806242i bk14: 17792a 808483i bk15: 17792a 806469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671975
Row_Buffer_Locality_read = 0.677953
Row_Buffer_Locality_write = 0.113429
Bank_Level_Parallism = 4.508564
Bank_Level_Parallism_Col = 2.675055
Bank_Level_Parallism_Ready = 1.374170
write_to_read_ratio_blp_rw_average = 0.048480
GrpLevelPara = 1.978024 

BW Util details:
bwutil = 0.294906 
total_CMD = 1013693 
util_bw = 298944 
Wasted_Col = 399634 
Wasted_Row = 100766 
Idle = 214349 

BW Util Bottlenecks: 
RCDc_limit = 634424 
RCDWRc_limit = 11892 
WTRc_limit = 21706 
RTWc_limit = 73570 
CCDLc_limit = 178179 
rwq = 0 
CCDLc_limit_alone = 170647 
WTRc_limit_alone = 19735 
RTWc_limit_alone = 68009 

Commands details: 
total_CMD = 1013693 
n_nop = 599627 
Read = 286672 
Write = 0 
L2_Alloc = 0 
L2_WB = 12272 
n_act = 95042 
n_pre = 95026 
n_ref = 0 
n_req = 289740 
total_req = 298944 

Dual Bus Interface Util: 
issued_total_row = 190068 
issued_total_col = 298944 
Row_Bus_Util =  0.187501 
CoL_Bus_Util = 0.294906 
Either_Row_CoL_Bus_Util = 0.408473 
Issued_on_Two_Bus_Simul_Util = 0.073934 
issued_two_Eff = 0.181000 
queue_avg = 10.301682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3017
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599457 n_act=95133 n_pre=95117 n_ref_event=0 n_req=289754 n_rd=286676 n_rd_L2_A=0 n_write=0 n_wr_bk=12312 bw_util=0.2949
n_activity=851171 dram_eff=0.3513
bk0: 17920a 807026i bk1: 17924a 805360i bk2: 17920a 805416i bk3: 17920a 805338i bk4: 17984a 805993i bk5: 17984a 805084i bk6: 17984a 804231i bk7: 17992a 803042i bk8: 17992a 805848i bk9: 17984a 804582i bk10: 17968a 804320i bk11: 17936a 805854i bk12: 17792a 807439i bk13: 17792a 806094i bk14: 17792a 806037i bk15: 17792a 808423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671677
Row_Buffer_Locality_read = 0.677657
Row_Buffer_Locality_write = 0.114685
Bank_Level_Parallism = 4.529717
Bank_Level_Parallism_Col = 2.697709
Bank_Level_Parallism_Ready = 1.382183
write_to_read_ratio_blp_rw_average = 0.048625
GrpLevelPara = 1.980803 

BW Util details:
bwutil = 0.294949 
total_CMD = 1013693 
util_bw = 298988 
Wasted_Col = 398782 
Wasted_Row = 101122 
Idle = 214801 

BW Util Bottlenecks: 
RCDc_limit = 634955 
RCDWRc_limit = 11450 
WTRc_limit = 18704 
RTWc_limit = 78537 
CCDLc_limit = 177568 
rwq = 0 
CCDLc_limit_alone = 169912 
WTRc_limit_alone = 17156 
RTWc_limit_alone = 72429 

Commands details: 
total_CMD = 1013693 
n_nop = 599457 
Read = 286676 
Write = 0 
L2_Alloc = 0 
L2_WB = 12312 
n_act = 95133 
n_pre = 95117 
n_ref = 0 
n_req = 289754 
total_req = 298988 

Dual Bus Interface Util: 
issued_total_row = 190250 
issued_total_col = 298988 
Row_Bus_Util =  0.187680 
CoL_Bus_Util = 0.294949 
Either_Row_CoL_Bus_Util = 0.408640 
Issued_on_Two_Bus_Simul_Util = 0.073989 
issued_two_Eff = 0.181061 
queue_avg = 10.440788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4408
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599650 n_act=95089 n_pre=95073 n_ref_event=0 n_req=289734 n_rd=286660 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.2949
n_activity=849931 dram_eff=0.3517
bk0: 17920a 807495i bk1: 17924a 803961i bk2: 17920a 805947i bk3: 17920a 805592i bk4: 17984a 805853i bk5: 17984a 806659i bk6: 17984a 805480i bk7: 17984a 804658i bk8: 17988a 804189i bk9: 17984a 804019i bk10: 17964a 806010i bk11: 17936a 808481i bk12: 17792a 807080i bk13: 17792a 806314i bk14: 17792a 807125i bk15: 17792a 807236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671806
Row_Buffer_Locality_read = 0.677838
Row_Buffer_Locality_write = 0.109304
Bank_Level_Parallism = 4.532823
Bank_Level_Parallism_Col = 2.694135
Bank_Level_Parallism_Ready = 1.377109
write_to_read_ratio_blp_rw_average = 0.047200
GrpLevelPara = 1.982288 

BW Util details:
bwutil = 0.294918 
total_CMD = 1013693 
util_bw = 298956 
Wasted_Col = 397406 
Wasted_Row = 100652 
Idle = 216679 

BW Util Bottlenecks: 
RCDc_limit = 633739 
RCDWRc_limit = 11336 
WTRc_limit = 19677 
RTWc_limit = 74830 
CCDLc_limit = 176293 
rwq = 0 
CCDLc_limit_alone = 169012 
WTRc_limit_alone = 18034 
RTWc_limit_alone = 69192 

Commands details: 
total_CMD = 1013693 
n_nop = 599650 
Read = 286660 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 95089 
n_pre = 95073 
n_ref = 0 
n_req = 289734 
total_req = 298956 

Dual Bus Interface Util: 
issued_total_row = 190162 
issued_total_col = 298956 
Row_Bus_Util =  0.187593 
CoL_Bus_Util = 0.294918 
Either_Row_CoL_Bus_Util = 0.408450 
Issued_on_Two_Bus_Simul_Util = 0.074061 
issued_two_Eff = 0.181322 
queue_avg = 10.258854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2589
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599409 n_act=95241 n_pre=95225 n_ref_event=0 n_req=289758 n_rd=286688 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=852991 dram_eff=0.3505
bk0: 17920a 804272i bk1: 17920a 802725i bk2: 17920a 806464i bk3: 17920a 806358i bk4: 17988a 806767i bk5: 17984a 803515i bk6: 17984a 804932i bk7: 18000a 804031i bk8: 17996a 802819i bk9: 17984a 802193i bk10: 17968a 803249i bk11: 17936a 804662i bk12: 17792a 804197i bk13: 17792a 806053i bk14: 17792a 806798i bk15: 17792a 806576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671308
Row_Buffer_Locality_read = 0.677203
Row_Buffer_Locality_write = 0.120847
Bank_Level_Parallism = 4.540080
Bank_Level_Parallism_Col = 2.707313
Bank_Level_Parallism_Ready = 1.381884
write_to_read_ratio_blp_rw_average = 0.048673
GrpLevelPara = 1.984796 

BW Util details:
bwutil = 0.294930 
total_CMD = 1013693 
util_bw = 298968 
Wasted_Col = 399507 
Wasted_Row = 101783 
Idle = 213435 

BW Util Bottlenecks: 
RCDc_limit = 636270 
RCDWRc_limit = 11293 
WTRc_limit = 18731 
RTWc_limit = 82496 
CCDLc_limit = 177222 
rwq = 0 
CCDLc_limit_alone = 168980 
WTRc_limit_alone = 16981 
RTWc_limit_alone = 76004 

Commands details: 
total_CMD = 1013693 
n_nop = 599409 
Read = 286688 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 95241 
n_pre = 95225 
n_ref = 0 
n_req = 289758 
total_req = 298968 

Dual Bus Interface Util: 
issued_total_row = 190466 
issued_total_col = 298968 
Row_Bus_Util =  0.187893 
CoL_Bus_Util = 0.294930 
Either_Row_CoL_Bus_Util = 0.408688 
Issued_on_Two_Bus_Simul_Util = 0.074135 
issued_two_Eff = 0.181397 
queue_avg = 10.556833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5568
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599169 n_act=95092 n_pre=95076 n_ref_event=0 n_req=289762 n_rd=286692 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=852347 dram_eff=0.3508
bk0: 17920a 805852i bk1: 17924a 806471i bk2: 17920a 806919i bk3: 17920a 804919i bk4: 17984a 804638i bk5: 17984a 805592i bk6: 17988a 805997i bk7: 18000a 805299i bk8: 17996a 806070i bk9: 17984a 805036i bk10: 17968a 804358i bk11: 17936a 806886i bk12: 17792a 806861i bk13: 17792a 808956i bk14: 17792a 807475i bk15: 17792a 808257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671827
Row_Buffer_Locality_read = 0.677797
Row_Buffer_Locality_write = 0.114332
Bank_Level_Parallism = 4.508227
Bank_Level_Parallism_Col = 2.684273
Bank_Level_Parallism_Ready = 1.378283
write_to_read_ratio_blp_rw_average = 0.048048
GrpLevelPara = 1.980169 

BW Util details:
bwutil = 0.294933 
total_CMD = 1013693 
util_bw = 298972 
Wasted_Col = 400300 
Wasted_Row = 101323 
Idle = 213098 

BW Util Bottlenecks: 
RCDc_limit = 636408 
RCDWRc_limit = 11486 
WTRc_limit = 20510 
RTWc_limit = 75757 
CCDLc_limit = 177795 
rwq = 0 
CCDLc_limit_alone = 170358 
WTRc_limit_alone = 18692 
RTWc_limit_alone = 70138 

Commands details: 
total_CMD = 1013693 
n_nop = 599169 
Read = 286692 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 95092 
n_pre = 95076 
n_ref = 0 
n_req = 289762 
total_req = 298972 

Dual Bus Interface Util: 
issued_total_row = 190168 
issued_total_col = 298972 
Row_Bus_Util =  0.187599 
CoL_Bus_Util = 0.294933 
Either_Row_CoL_Bus_Util = 0.408925 
Issued_on_Two_Bus_Simul_Util = 0.073608 
issued_two_Eff = 0.180004 
queue_avg = 10.383204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3832
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599366 n_act=95009 n_pre=94993 n_ref_event=0 n_req=289750 n_rd=286680 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=854141 dram_eff=0.35
bk0: 17920a 806678i bk1: 17920a 805358i bk2: 17920a 806057i bk3: 17920a 803746i bk4: 17984a 803762i bk5: 17984a 804779i bk6: 17992a 805628i bk7: 17992a 803557i bk8: 17996a 805447i bk9: 17984a 805599i bk10: 17964a 802598i bk11: 17936a 803187i bk12: 17792a 806237i bk13: 17792a 809806i bk14: 17792a 805933i bk15: 17792a 806113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672100
Row_Buffer_Locality_read = 0.678049
Row_Buffer_Locality_write = 0.116612
Bank_Level_Parallism = 4.527889
Bank_Level_Parallism_Col = 2.705787
Bank_Level_Parallism_Ready = 1.381797
write_to_read_ratio_blp_rw_average = 0.049277
GrpLevelPara = 1.981081 

BW Util details:
bwutil = 0.294922 
total_CMD = 1013693 
util_bw = 298960 
Wasted_Col = 399123 
Wasted_Row = 102368 
Idle = 213242 

BW Util Bottlenecks: 
RCDc_limit = 634545 
RCDWRc_limit = 11587 
WTRc_limit = 20423 
RTWc_limit = 81544 
CCDLc_limit = 179287 
rwq = 0 
CCDLc_limit_alone = 170787 
WTRc_limit_alone = 18513 
RTWc_limit_alone = 74954 

Commands details: 
total_CMD = 1013693 
n_nop = 599366 
Read = 286680 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 95009 
n_pre = 94993 
n_ref = 0 
n_req = 289750 
total_req = 298960 

Dual Bus Interface Util: 
issued_total_row = 190002 
issued_total_col = 298960 
Row_Bus_Util =  0.187435 
CoL_Bus_Util = 0.294922 
Either_Row_CoL_Bus_Util = 0.408730 
Issued_on_Two_Bus_Simul_Util = 0.073627 
issued_two_Eff = 0.180136 
queue_avg = 10.523070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5231
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599747 n_act=94954 n_pre=94938 n_ref_event=0 n_req=289750 n_rd=286680 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=852730 dram_eff=0.3506
bk0: 17920a 808321i bk1: 17920a 804458i bk2: 17920a 804179i bk3: 17920a 804013i bk4: 17984a 804645i bk5: 17996a 803792i bk6: 17984a 805981i bk7: 17992a 803239i bk8: 17988a 805082i bk9: 17984a 805656i bk10: 17968a 805544i bk11: 17936a 805538i bk12: 17792a 807037i bk13: 17792a 808100i bk14: 17792a 806160i bk15: 17792a 805940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672290
Row_Buffer_Locality_read = 0.678394
Row_Buffer_Locality_write = 0.102280
Bank_Level_Parallism = 4.529997
Bank_Level_Parallism_Col = 2.705591
Bank_Level_Parallism_Ready = 1.375321
write_to_read_ratio_blp_rw_average = 0.051163
GrpLevelPara = 1.987313 

BW Util details:
bwutil = 0.294922 
total_CMD = 1013693 
util_bw = 298960 
Wasted_Col = 398245 
Wasted_Row = 102167 
Idle = 214321 

BW Util Bottlenecks: 
RCDc_limit = 632556 
RCDWRc_limit = 11657 
WTRc_limit = 19898 
RTWc_limit = 83942 
CCDLc_limit = 178551 
rwq = 0 
CCDLc_limit_alone = 169982 
WTRc_limit_alone = 18069 
RTWc_limit_alone = 77202 

Commands details: 
total_CMD = 1013693 
n_nop = 599747 
Read = 286680 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 94954 
n_pre = 94938 
n_ref = 0 
n_req = 289750 
total_req = 298960 

Dual Bus Interface Util: 
issued_total_row = 189892 
issued_total_col = 298960 
Row_Bus_Util =  0.187327 
CoL_Bus_Util = 0.294922 
Either_Row_CoL_Bus_Util = 0.408354 
Issued_on_Two_Bus_Simul_Util = 0.073894 
issued_two_Eff = 0.180956 
queue_avg = 10.497868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4979
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599323 n_act=95019 n_pre=95003 n_ref_event=0 n_req=289750 n_rd=286672 n_rd_L2_A=0 n_write=0 n_wr_bk=12312 bw_util=0.2949
n_activity=852275 dram_eff=0.3508
bk0: 17920a 808038i bk1: 17920a 807286i bk2: 17920a 808227i bk3: 17920a 806647i bk4: 17984a 804467i bk5: 17984a 803862i bk6: 17988a 807065i bk7: 17988a 802457i bk8: 17992a 805277i bk9: 17984a 804290i bk10: 17968a 806280i bk11: 17936a 805298i bk12: 17792a 808659i bk13: 17792a 808189i bk14: 17792a 809413i bk15: 17792a 808849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672066
Row_Buffer_Locality_read = 0.678120
Row_Buffer_Locality_write = 0.108187
Bank_Level_Parallism = 4.505645
Bank_Level_Parallism_Col = 2.679913
Bank_Level_Parallism_Ready = 1.370455
write_to_read_ratio_blp_rw_average = 0.050852
GrpLevelPara = 1.983214 

BW Util details:
bwutil = 0.294945 
total_CMD = 1013693 
util_bw = 298984 
Wasted_Col = 399726 
Wasted_Row = 101294 
Idle = 213689 

BW Util Bottlenecks: 
RCDc_limit = 634751 
RCDWRc_limit = 12257 
WTRc_limit = 21782 
RTWc_limit = 76995 
CCDLc_limit = 178013 
rwq = 0 
CCDLc_limit_alone = 170431 
WTRc_limit_alone = 20012 
RTWc_limit_alone = 71183 

Commands details: 
total_CMD = 1013693 
n_nop = 599323 
Read = 286672 
Write = 0 
L2_Alloc = 0 
L2_WB = 12312 
n_act = 95019 
n_pre = 95003 
n_ref = 0 
n_req = 289750 
total_req = 298984 

Dual Bus Interface Util: 
issued_total_row = 190022 
issued_total_col = 298984 
Row_Bus_Util =  0.187455 
CoL_Bus_Util = 0.294945 
Either_Row_CoL_Bus_Util = 0.408773 
Issued_on_Two_Bus_Simul_Util = 0.073628 
issued_two_Eff = 0.180119 
queue_avg = 10.225803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2258
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599434 n_act=94993 n_pre=94977 n_ref_event=0 n_req=289752 n_rd=286676 n_rd_L2_A=0 n_write=0 n_wr_bk=12304 bw_util=0.2949
n_activity=853288 dram_eff=0.3504
bk0: 17920a 808124i bk1: 17920a 806687i bk2: 17920a 807237i bk3: 17920a 808197i bk4: 17984a 807015i bk5: 17984a 805104i bk6: 17992a 806910i bk7: 17984a 808764i bk8: 17992a 804255i bk9: 17984a 806122i bk10: 17968a 806400i bk11: 17940a 806403i bk12: 17792a 808884i bk13: 17792a 808166i bk14: 17792a 805147i bk15: 17792a 807955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672158
Row_Buffer_Locality_read = 0.678306
Row_Buffer_Locality_write = 0.099155
Bank_Level_Parallism = 4.496337
Bank_Level_Parallism_Col = 2.668388
Bank_Level_Parallism_Ready = 1.369369
write_to_read_ratio_blp_rw_average = 0.050303
GrpLevelPara = 1.977842 

BW Util details:
bwutil = 0.294941 
total_CMD = 1013693 
util_bw = 298980 
Wasted_Col = 399871 
Wasted_Row = 101238 
Idle = 213604 

BW Util Bottlenecks: 
RCDc_limit = 633974 
RCDWRc_limit = 12130 
WTRc_limit = 21654 
RTWc_limit = 72498 
CCDLc_limit = 178107 
rwq = 0 
CCDLc_limit_alone = 170721 
WTRc_limit_alone = 19823 
RTWc_limit_alone = 66943 

Commands details: 
total_CMD = 1013693 
n_nop = 599434 
Read = 286676 
Write = 0 
L2_Alloc = 0 
L2_WB = 12304 
n_act = 94993 
n_pre = 94977 
n_ref = 0 
n_req = 289752 
total_req = 298980 

Dual Bus Interface Util: 
issued_total_row = 189970 
issued_total_col = 298980 
Row_Bus_Util =  0.187404 
CoL_Bus_Util = 0.294941 
Either_Row_CoL_Bus_Util = 0.408663 
Issued_on_Two_Bus_Simul_Util = 0.073682 
issued_two_Eff = 0.180300 
queue_avg = 10.212679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2127
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599211 n_act=95212 n_pre=95196 n_ref_event=0 n_req=289724 n_rd=286652 n_rd_L2_A=0 n_write=0 n_wr_bk=12288 bw_util=0.2949
n_activity=851140 dram_eff=0.3512
bk0: 17920a 805204i bk1: 17920a 807820i bk2: 17920a 807152i bk3: 17920a 807455i bk4: 17984a 804856i bk5: 17988a 804599i bk6: 17984a 807390i bk7: 17984a 803304i bk8: 17984a 806731i bk9: 17984a 806718i bk10: 17960a 806683i bk11: 17936a 805099i bk12: 17792a 808092i bk13: 17792a 807475i bk14: 17792a 808479i bk15: 17792a 805845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671370
Row_Buffer_Locality_read = 0.677463
Row_Buffer_Locality_write = 0.102865
Bank_Level_Parallism = 4.512074
Bank_Level_Parallism_Col = 2.671176
Bank_Level_Parallism_Ready = 1.367335
write_to_read_ratio_blp_rw_average = 0.049772
GrpLevelPara = 1.975999 

BW Util details:
bwutil = 0.294902 
total_CMD = 1013693 
util_bw = 298940 
Wasted_Col = 400199 
Wasted_Row = 100030 
Idle = 214524 

BW Util Bottlenecks: 
RCDc_limit = 635707 
RCDWRc_limit = 12413 
WTRc_limit = 21331 
RTWc_limit = 74738 
CCDLc_limit = 179165 
rwq = 0 
CCDLc_limit_alone = 171731 
WTRc_limit_alone = 19552 
RTWc_limit_alone = 69083 

Commands details: 
total_CMD = 1013693 
n_nop = 599211 
Read = 286652 
Write = 0 
L2_Alloc = 0 
L2_WB = 12288 
n_act = 95212 
n_pre = 95196 
n_ref = 0 
n_req = 289724 
total_req = 298940 

Dual Bus Interface Util: 
issued_total_row = 190408 
issued_total_col = 298940 
Row_Bus_Util =  0.187836 
CoL_Bus_Util = 0.294902 
Either_Row_CoL_Bus_Util = 0.408883 
Issued_on_Two_Bus_Simul_Util = 0.073855 
issued_two_Eff = 0.180625 
queue_avg = 10.275314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2753
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599485 n_act=95081 n_pre=95065 n_ref_event=0 n_req=289742 n_rd=286668 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.2949
n_activity=850484 dram_eff=0.3515
bk0: 17920a 805890i bk1: 17920a 807371i bk2: 17920a 808052i bk3: 17920a 805095i bk4: 17984a 804958i bk5: 17992a 805545i bk6: 17984a 807332i bk7: 17992a 804377i bk8: 17984a 804708i bk9: 17984a 805408i bk10: 17960a 805252i bk11: 17940a 804924i bk12: 17792a 809587i bk13: 17792a 808541i bk14: 17792a 810525i bk15: 17792a 807045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671843
Row_Buffer_Locality_read = 0.677889
Row_Buffer_Locality_write = 0.108003
Bank_Level_Parallism = 4.516532
Bank_Level_Parallism_Col = 2.674081
Bank_Level_Parallism_Ready = 1.368974
write_to_read_ratio_blp_rw_average = 0.050151
GrpLevelPara = 1.979302 

BW Util details:
bwutil = 0.294926 
total_CMD = 1013693 
util_bw = 298964 
Wasted_Col = 398753 
Wasted_Row = 100289 
Idle = 215687 

BW Util Bottlenecks: 
RCDc_limit = 633785 
RCDWRc_limit = 12147 
WTRc_limit = 21896 
RTWc_limit = 72746 
CCDLc_limit = 178669 
rwq = 0 
CCDLc_limit_alone = 171443 
WTRc_limit_alone = 20029 
RTWc_limit_alone = 67387 

Commands details: 
total_CMD = 1013693 
n_nop = 599485 
Read = 286668 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 95081 
n_pre = 95065 
n_ref = 0 
n_req = 289742 
total_req = 298964 

Dual Bus Interface Util: 
issued_total_row = 190146 
issued_total_col = 298964 
Row_Bus_Util =  0.187578 
CoL_Bus_Util = 0.294926 
Either_Row_CoL_Bus_Util = 0.408613 
Issued_on_Two_Bus_Simul_Util = 0.073890 
issued_two_Eff = 0.180832 
queue_avg = 10.268536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2685
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599482 n_act=95187 n_pre=95171 n_ref_event=0 n_req=289752 n_rd=286680 n_rd_L2_A=0 n_write=0 n_wr_bk=12288 bw_util=0.2949
n_activity=850844 dram_eff=0.3514
bk0: 17920a 805230i bk1: 17920a 807422i bk2: 17920a 806859i bk3: 17920a 805906i bk4: 17988a 805563i bk5: 17992a 803987i bk6: 17988a 803538i bk7: 17992a 802988i bk8: 17984a 804830i bk9: 17984a 804503i bk10: 17968a 806744i bk11: 17936a 806289i bk12: 17792a 805576i bk13: 17792a 806888i bk14: 17792a 807946i bk15: 17792a 807451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671488
Row_Buffer_Locality_read = 0.677553
Row_Buffer_Locality_write = 0.105469
Bank_Level_Parallism = 4.525433
Bank_Level_Parallism_Col = 2.684391
Bank_Level_Parallism_Ready = 1.369886
write_to_read_ratio_blp_rw_average = 0.049343
GrpLevelPara = 1.984629 

BW Util details:
bwutil = 0.294930 
total_CMD = 1013693 
util_bw = 298968 
Wasted_Col = 399581 
Wasted_Row = 100738 
Idle = 214406 

BW Util Bottlenecks: 
RCDc_limit = 634927 
RCDWRc_limit = 11768 
WTRc_limit = 19838 
RTWc_limit = 77237 
CCDLc_limit = 176630 
rwq = 0 
CCDLc_limit_alone = 168989 
WTRc_limit_alone = 18227 
RTWc_limit_alone = 71207 

Commands details: 
total_CMD = 1013693 
n_nop = 599482 
Read = 286680 
Write = 0 
L2_Alloc = 0 
L2_WB = 12288 
n_act = 95187 
n_pre = 95171 
n_ref = 0 
n_req = 289752 
total_req = 298968 

Dual Bus Interface Util: 
issued_total_row = 190358 
issued_total_col = 298968 
Row_Bus_Util =  0.187787 
CoL_Bus_Util = 0.294930 
Either_Row_CoL_Bus_Util = 0.408616 
Issued_on_Two_Bus_Simul_Util = 0.074100 
issued_two_Eff = 0.181345 
queue_avg = 10.565942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5659
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599667 n_act=95144 n_pre=95128 n_ref_event=0 n_req=289758 n_rd=286684 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.2949
n_activity=851792 dram_eff=0.351
bk0: 17920a 806776i bk1: 17920a 805779i bk2: 17920a 807068i bk3: 17920a 806624i bk4: 17984a 805285i bk5: 17988a 804530i bk6: 17988a 805541i bk7: 17992a 804691i bk8: 17988a 804106i bk9: 17984a 804733i bk10: 17964a 805923i bk11: 17948a 805615i bk12: 17792a 808520i bk13: 17792a 806940i bk14: 17792a 810301i bk15: 17792a 806066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671643
Row_Buffer_Locality_read = 0.677711
Row_Buffer_Locality_write = 0.105725
Bank_Level_Parallism = 4.521645
Bank_Level_Parallism_Col = 2.686455
Bank_Level_Parallism_Ready = 1.377447
write_to_read_ratio_blp_rw_average = 0.047699
GrpLevelPara = 1.979963 

BW Util details:
bwutil = 0.294941 
total_CMD = 1013693 
util_bw = 298980 
Wasted_Col = 397881 
Wasted_Row = 101598 
Idle = 215234 

BW Util Bottlenecks: 
RCDc_limit = 632683 
RCDWRc_limit = 11668 
WTRc_limit = 21236 
RTWc_limit = 72748 
CCDLc_limit = 177008 
rwq = 0 
CCDLc_limit_alone = 169834 
WTRc_limit_alone = 19402 
RTWc_limit_alone = 67408 

Commands details: 
total_CMD = 1013693 
n_nop = 599667 
Read = 286684 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 95144 
n_pre = 95128 
n_ref = 0 
n_req = 289758 
total_req = 298980 

Dual Bus Interface Util: 
issued_total_row = 190272 
issued_total_col = 298980 
Row_Bus_Util =  0.187702 
CoL_Bus_Util = 0.294941 
Either_Row_CoL_Bus_Util = 0.408433 
Issued_on_Two_Bus_Simul_Util = 0.074210 
issued_two_Eff = 0.181694 
queue_avg = 10.413721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4137
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599731 n_act=95119 n_pre=95103 n_ref_event=0 n_req=289742 n_rd=286672 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=852453 dram_eff=0.3507
bk0: 17920a 804497i bk1: 17920a 807117i bk2: 17920a 806304i bk3: 17920a 805118i bk4: 17984a 806865i bk5: 17988a 806978i bk6: 18000a 804742i bk7: 17984a 805885i bk8: 17984a 806371i bk9: 17984a 804706i bk10: 17960a 805389i bk11: 17940a 805058i bk12: 17792a 806837i bk13: 17792a 806275i bk14: 17792a 809244i bk15: 17792a 806175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671711
Row_Buffer_Locality_read = 0.677708
Row_Buffer_Locality_write = 0.111726
Bank_Level_Parallism = 4.513714
Bank_Level_Parallism_Col = 2.684545
Bank_Level_Parallism_Ready = 1.379910
write_to_read_ratio_blp_rw_average = 0.047316
GrpLevelPara = 1.978756 

BW Util details:
bwutil = 0.294914 
total_CMD = 1013693 
util_bw = 298952 
Wasted_Col = 398573 
Wasted_Row = 102541 
Idle = 213627 

BW Util Bottlenecks: 
RCDc_limit = 633057 
RCDWRc_limit = 11599 
WTRc_limit = 20125 
RTWc_limit = 72915 
CCDLc_limit = 176360 
rwq = 0 
CCDLc_limit_alone = 168999 
WTRc_limit_alone = 18279 
RTWc_limit_alone = 67400 

Commands details: 
total_CMD = 1013693 
n_nop = 599731 
Read = 286672 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 95119 
n_pre = 95103 
n_ref = 0 
n_req = 289742 
total_req = 298952 

Dual Bus Interface Util: 
issued_total_row = 190222 
issued_total_col = 298952 
Row_Bus_Util =  0.187652 
CoL_Bus_Util = 0.294914 
Either_Row_CoL_Bus_Util = 0.408370 
Issued_on_Two_Bus_Simul_Util = 0.074196 
issued_two_Eff = 0.181688 
queue_avg = 10.330999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.331
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=600528 n_act=94842 n_pre=94826 n_ref_event=0 n_req=289744 n_rd=286676 n_rd_L2_A=0 n_write=0 n_wr_bk=12272 bw_util=0.2949
n_activity=850325 dram_eff=0.3516
bk0: 17920a 804229i bk1: 17920a 807915i bk2: 17920a 807732i bk3: 17920a 806123i bk4: 17984a 805131i bk5: 17996a 804525i bk6: 17988a 805098i bk7: 17984a 804932i bk8: 17988a 805914i bk9: 17984a 805029i bk10: 17960a 805203i bk11: 17944a 804845i bk12: 17792a 810191i bk13: 17792a 806727i bk14: 17792a 809294i bk15: 17792a 805702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672670
Row_Buffer_Locality_read = 0.678564
Row_Buffer_Locality_write = 0.121904
Bank_Level_Parallism = 4.530295
Bank_Level_Parallism_Col = 2.700998
Bank_Level_Parallism_Ready = 1.386736
write_to_read_ratio_blp_rw_average = 0.047324
GrpLevelPara = 1.985625 

BW Util details:
bwutil = 0.294910 
total_CMD = 1013693 
util_bw = 298948 
Wasted_Col = 397083 
Wasted_Row = 100880 
Idle = 216782 

BW Util Bottlenecks: 
RCDc_limit = 630286 
RCDWRc_limit = 11310 
WTRc_limit = 20149 
RTWc_limit = 76365 
CCDLc_limit = 176071 
rwq = 0 
CCDLc_limit_alone = 168337 
WTRc_limit_alone = 18310 
RTWc_limit_alone = 70470 

Commands details: 
total_CMD = 1013693 
n_nop = 600528 
Read = 286676 
Write = 0 
L2_Alloc = 0 
L2_WB = 12272 
n_act = 94842 
n_pre = 94826 
n_ref = 0 
n_req = 289744 
total_req = 298948 

Dual Bus Interface Util: 
issued_total_row = 189668 
issued_total_col = 298948 
Row_Bus_Util =  0.187106 
CoL_Bus_Util = 0.294910 
Either_Row_CoL_Bus_Util = 0.407584 
Issued_on_Two_Bus_Simul_Util = 0.074432 
issued_two_Eff = 0.182617 
queue_avg = 10.499823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4998
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599619 n_act=95128 n_pre=95112 n_ref_event=0 n_req=289742 n_rd=286672 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=852055 dram_eff=0.3509
bk0: 17920a 805134i bk1: 17920a 804431i bk2: 17920a 807220i bk3: 17920a 804487i bk4: 17984a 803536i bk5: 17984a 806644i bk6: 18000a 806710i bk7: 17984a 804987i bk8: 17984a 802995i bk9: 17984a 802678i bk10: 17964a 806149i bk11: 17940a 803286i bk12: 17792a 806118i bk13: 17792a 806904i bk14: 17792a 806646i bk15: 17792a 807569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671680
Row_Buffer_Locality_read = 0.677743
Row_Buffer_Locality_write = 0.105537
Bank_Level_Parallism = 4.535287
Bank_Level_Parallism_Col = 2.694321
Bank_Level_Parallism_Ready = 1.379282
write_to_read_ratio_blp_rw_average = 0.046886
GrpLevelPara = 1.978654 

BW Util details:
bwutil = 0.294914 
total_CMD = 1013693 
util_bw = 298952 
Wasted_Col = 398173 
Wasted_Row = 101796 
Idle = 214772 

BW Util Bottlenecks: 
RCDc_limit = 632131 
RCDWRc_limit = 11444 
WTRc_limit = 20220 
RTWc_limit = 75534 
CCDLc_limit = 177620 
rwq = 0 
CCDLc_limit_alone = 170108 
WTRc_limit_alone = 18521 
RTWc_limit_alone = 69721 

Commands details: 
total_CMD = 1013693 
n_nop = 599619 
Read = 286672 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 95128 
n_pre = 95112 
n_ref = 0 
n_req = 289742 
total_req = 298952 

Dual Bus Interface Util: 
issued_total_row = 190240 
issued_total_col = 298952 
Row_Bus_Util =  0.187670 
CoL_Bus_Util = 0.294914 
Either_Row_CoL_Bus_Util = 0.408481 
Issued_on_Two_Bus_Simul_Util = 0.074103 
issued_two_Eff = 0.181412 
queue_avg = 10.503188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5032
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599656 n_act=95127 n_pre=95111 n_ref_event=0 n_req=289756 n_rd=286680 n_rd_L2_A=0 n_write=0 n_wr_bk=12304 bw_util=0.2949
n_activity=852513 dram_eff=0.3507
bk0: 17920a 805009i bk1: 17920a 805290i bk2: 17920a 804365i bk3: 17920a 804333i bk4: 17988a 803214i bk5: 17992a 807014i bk6: 18000a 804800i bk7: 17984a 804338i bk8: 17988a 804024i bk9: 17984a 804971i bk10: 17960a 805325i bk11: 17936a 804838i bk12: 17792a 806219i bk13: 17792a 806542i bk14: 17792a 808006i bk15: 17792a 805365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671700
Row_Buffer_Locality_read = 0.677703
Row_Buffer_Locality_write = 0.112159
Bank_Level_Parallism = 4.530390
Bank_Level_Parallism_Col = 2.701770
Bank_Level_Parallism_Ready = 1.384168
write_to_read_ratio_blp_rw_average = 0.046569
GrpLevelPara = 1.981666 

BW Util details:
bwutil = 0.294945 
total_CMD = 1013693 
util_bw = 298984 
Wasted_Col = 398534 
Wasted_Row = 102676 
Idle = 213499 

BW Util Bottlenecks: 
RCDc_limit = 633222 
RCDWRc_limit = 11436 
WTRc_limit = 20621 
RTWc_limit = 76334 
CCDLc_limit = 176425 
rwq = 0 
CCDLc_limit_alone = 168709 
WTRc_limit_alone = 18892 
RTWc_limit_alone = 70347 

Commands details: 
total_CMD = 1013693 
n_nop = 599656 
Read = 286680 
Write = 0 
L2_Alloc = 0 
L2_WB = 12304 
n_act = 95127 
n_pre = 95111 
n_ref = 0 
n_req = 289756 
total_req = 298984 

Dual Bus Interface Util: 
issued_total_row = 190238 
issued_total_col = 298984 
Row_Bus_Util =  0.187668 
CoL_Bus_Util = 0.294945 
Either_Row_CoL_Bus_Util = 0.408444 
Issued_on_Two_Bus_Simul_Util = 0.074169 
issued_two_Eff = 0.181590 
queue_avg = 10.535653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5357
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599624 n_act=95068 n_pre=95052 n_ref_event=0 n_req=289746 n_rd=286676 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=850138 dram_eff=0.3517
bk0: 17920a 803828i bk1: 17920a 804874i bk2: 17920a 806479i bk3: 17920a 804776i bk4: 17984a 805385i bk5: 17992a 804063i bk6: 17992a 805287i bk7: 17984a 802397i bk8: 17996a 804644i bk9: 17984a 807332i bk10: 17960a 805607i bk11: 17936a 803960i bk12: 17792a 808083i bk13: 17792a 808134i bk14: 17792a 806364i bk15: 17792a 806819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671892
Row_Buffer_Locality_read = 0.677762
Row_Buffer_Locality_write = 0.123778
Bank_Level_Parallism = 4.545166
Bank_Level_Parallism_Col = 2.701813
Bank_Level_Parallism_Ready = 1.381297
write_to_read_ratio_blp_rw_average = 0.048088
GrpLevelPara = 1.985002 

BW Util details:
bwutil = 0.294918 
total_CMD = 1013693 
util_bw = 298956 
Wasted_Col = 396185 
Wasted_Row = 101486 
Idle = 217066 

BW Util Bottlenecks: 
RCDc_limit = 632020 
RCDWRc_limit = 11500 
WTRc_limit = 21515 
RTWc_limit = 73078 
CCDLc_limit = 177399 
rwq = 0 
CCDLc_limit_alone = 169817 
WTRc_limit_alone = 19541 
RTWc_limit_alone = 67470 

Commands details: 
total_CMD = 1013693 
n_nop = 599624 
Read = 286676 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 95068 
n_pre = 95052 
n_ref = 0 
n_req = 289746 
total_req = 298956 

Dual Bus Interface Util: 
issued_total_row = 190120 
issued_total_col = 298956 
Row_Bus_Util =  0.187552 
CoL_Bus_Util = 0.294918 
Either_Row_CoL_Bus_Util = 0.408476 
Issued_on_Two_Bus_Simul_Util = 0.073994 
issued_two_Eff = 0.181146 
queue_avg = 10.478362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4784
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599882 n_act=95184 n_pre=95168 n_ref_event=0 n_req=289734 n_rd=286664 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=851206 dram_eff=0.3512
bk0: 17920a 805362i bk1: 17920a 804114i bk2: 17920a 807369i bk3: 17920a 802173i bk4: 17984a 805361i bk5: 17984a 807088i bk6: 17988a 804728i bk7: 17984a 802458i bk8: 17996a 803810i bk9: 17984a 804811i bk10: 17960a 805122i bk11: 17936a 803064i bk12: 17792a 804212i bk13: 17792a 804715i bk14: 17792a 807960i bk15: 17792a 807545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671478
Row_Buffer_Locality_read = 0.677494
Row_Buffer_Locality_write = 0.109772
Bank_Level_Parallism = 4.554454
Bank_Level_Parallism_Col = 2.706843
Bank_Level_Parallism_Ready = 1.382125
write_to_read_ratio_blp_rw_average = 0.048984
GrpLevelPara = 1.986175 

BW Util details:
bwutil = 0.294906 
total_CMD = 1013693 
util_bw = 298944 
Wasted_Col = 396961 
Wasted_Row = 100882 
Idle = 216906 

BW Util Bottlenecks: 
RCDc_limit = 632720 
RCDWRc_limit = 11754 
WTRc_limit = 20680 
RTWc_limit = 78251 
CCDLc_limit = 178086 
rwq = 0 
CCDLc_limit_alone = 170182 
WTRc_limit_alone = 19006 
RTWc_limit_alone = 72021 

Commands details: 
total_CMD = 1013693 
n_nop = 599882 
Read = 286664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 95184 
n_pre = 95168 
n_ref = 0 
n_req = 289734 
total_req = 298944 

Dual Bus Interface Util: 
issued_total_row = 190352 
issued_total_col = 298944 
Row_Bus_Util =  0.187781 
CoL_Bus_Util = 0.294906 
Either_Row_CoL_Bus_Util = 0.408221 
Issued_on_Two_Bus_Simul_Util = 0.074465 
issued_two_Eff = 0.182414 
queue_avg = 10.458447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4584
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599762 n_act=95151 n_pre=95135 n_ref_event=0 n_req=289742 n_rd=286672 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=850932 dram_eff=0.3513
bk0: 17920a 806721i bk1: 17920a 805311i bk2: 17920a 807616i bk3: 17920a 805320i bk4: 17984a 806350i bk5: 17984a 805578i bk6: 18004a 802862i bk7: 17984a 802174i bk8: 17984a 803112i bk9: 17984a 803479i bk10: 17960a 805300i bk11: 17936a 804830i bk12: 17792a 808384i bk13: 17792a 805717i bk14: 17796a 807151i bk15: 17792a 808357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671601
Row_Buffer_Locality_read = 0.677614
Row_Buffer_Locality_write = 0.110098
Bank_Level_Parallism = 4.536819
Bank_Level_Parallism_Col = 2.693088
Bank_Level_Parallism_Ready = 1.377539
write_to_read_ratio_blp_rw_average = 0.050893
GrpLevelPara = 1.984378 

BW Util details:
bwutil = 0.294914 
total_CMD = 1013693 
util_bw = 298952 
Wasted_Col = 398820 
Wasted_Row = 100269 
Idle = 215652 

BW Util Bottlenecks: 
RCDc_limit = 633332 
RCDWRc_limit = 11846 
WTRc_limit = 20442 
RTWc_limit = 78140 
CCDLc_limit = 177722 
rwq = 0 
CCDLc_limit_alone = 170043 
WTRc_limit_alone = 18712 
RTWc_limit_alone = 72191 

Commands details: 
total_CMD = 1013693 
n_nop = 599762 
Read = 286672 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 95151 
n_pre = 95135 
n_ref = 0 
n_req = 289742 
total_req = 298952 

Dual Bus Interface Util: 
issued_total_row = 190286 
issued_total_col = 298952 
Row_Bus_Util =  0.187716 
CoL_Bus_Util = 0.294914 
Either_Row_CoL_Bus_Util = 0.408340 
Issued_on_Two_Bus_Simul_Util = 0.074290 
issued_two_Eff = 0.181931 
queue_avg = 10.370853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3709
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599801 n_act=95116 n_pre=95100 n_ref_event=0 n_req=289756 n_rd=286680 n_rd_L2_A=0 n_write=0 n_wr_bk=12304 bw_util=0.2949
n_activity=849816 dram_eff=0.3518
bk0: 17920a 806171i bk1: 17920a 806216i bk2: 17920a 809280i bk3: 17920a 807603i bk4: 17984a 805775i bk5: 17984a 807449i bk6: 17996a 805560i bk7: 17988a 803925i bk8: 17992a 806231i bk9: 17984a 804933i bk10: 17964a 807009i bk11: 17936a 804831i bk12: 17792a 808022i bk13: 17792a 808820i bk14: 17796a 808710i bk15: 17792a 809315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671738
Row_Buffer_Locality_read = 0.677899
Row_Buffer_Locality_write = 0.097529
Bank_Level_Parallism = 4.514566
Bank_Level_Parallism_Col = 2.672506
Bank_Level_Parallism_Ready = 1.367518
write_to_read_ratio_blp_rw_average = 0.049411
GrpLevelPara = 1.983012 

BW Util details:
bwutil = 0.294945 
total_CMD = 1013693 
util_bw = 298984 
Wasted_Col = 398152 
Wasted_Row = 100060 
Idle = 216497 

BW Util Bottlenecks: 
RCDc_limit = 631840 
RCDWRc_limit = 12183 
WTRc_limit = 21402 
RTWc_limit = 73171 
CCDLc_limit = 176533 
rwq = 0 
CCDLc_limit_alone = 169233 
WTRc_limit_alone = 19491 
RTWc_limit_alone = 67782 

Commands details: 
total_CMD = 1013693 
n_nop = 599801 
Read = 286680 
Write = 0 
L2_Alloc = 0 
L2_WB = 12304 
n_act = 95116 
n_pre = 95100 
n_ref = 0 
n_req = 289756 
total_req = 298984 

Dual Bus Interface Util: 
issued_total_row = 190216 
issued_total_col = 298984 
Row_Bus_Util =  0.187647 
CoL_Bus_Util = 0.294945 
Either_Row_CoL_Bus_Util = 0.408301 
Issued_on_Two_Bus_Simul_Util = 0.074291 
issued_two_Eff = 0.181951 
queue_avg = 10.171831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1718
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599778 n_act=94947 n_pre=94931 n_ref_event=0 n_req=289742 n_rd=286672 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.2949
n_activity=852367 dram_eff=0.3507
bk0: 17920a 806292i bk1: 17920a 804702i bk2: 17920a 807454i bk3: 17920a 805261i bk4: 17984a 804592i bk5: 17984a 804926i bk6: 18004a 806631i bk7: 17984a 804064i bk8: 17988a 802846i bk9: 17984a 804986i bk10: 17960a 806729i bk11: 17936a 806098i bk12: 17792a 807378i bk13: 17792a 806009i bk14: 17792a 807725i bk15: 17792a 807499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672305
Row_Buffer_Locality_read = 0.678270
Row_Buffer_Locality_write = 0.115309
Bank_Level_Parallism = 4.521430
Bank_Level_Parallism_Col = 2.697150
Bank_Level_Parallism_Ready = 1.381800
write_to_read_ratio_blp_rw_average = 0.047656
GrpLevelPara = 1.981632 

BW Util details:
bwutil = 0.294914 
total_CMD = 1013693 
util_bw = 298952 
Wasted_Col = 398567 
Wasted_Row = 102148 
Idle = 214026 

BW Util Bottlenecks: 
RCDc_limit = 633631 
RCDWRc_limit = 11249 
WTRc_limit = 19106 
RTWc_limit = 78152 
CCDLc_limit = 177031 
rwq = 0 
CCDLc_limit_alone = 169064 
WTRc_limit_alone = 17241 
RTWc_limit_alone = 72050 

Commands details: 
total_CMD = 1013693 
n_nop = 599778 
Read = 286672 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 94947 
n_pre = 94931 
n_ref = 0 
n_req = 289742 
total_req = 298952 

Dual Bus Interface Util: 
issued_total_row = 189878 
issued_total_col = 298952 
Row_Bus_Util =  0.187313 
CoL_Bus_Util = 0.294914 
Either_Row_CoL_Bus_Util = 0.408324 
Issued_on_Two_Bus_Simul_Util = 0.073903 
issued_two_Eff = 0.180991 
queue_avg = 10.543040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.543
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599936 n_act=95024 n_pre=95008 n_ref_event=0 n_req=289740 n_rd=286668 n_rd_L2_A=0 n_write=0 n_wr_bk=12288 bw_util=0.2949
n_activity=852437 dram_eff=0.3507
bk0: 17920a 807194i bk1: 17920a 806058i bk2: 17920a 808035i bk3: 17920a 804739i bk4: 17984a 805078i bk5: 17984a 804034i bk6: 17992a 806363i bk7: 17988a 804646i bk8: 17992a 804732i bk9: 17984a 805224i bk10: 17960a 804027i bk11: 17936a 805477i bk12: 17792a 807968i bk13: 17792a 804016i bk14: 17792a 808472i bk15: 17792a 806522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672037
Row_Buffer_Locality_read = 0.677938
Row_Buffer_Locality_write = 0.121419
Bank_Level_Parallism = 4.524647
Bank_Level_Parallism_Col = 2.702287
Bank_Level_Parallism_Ready = 1.384836
write_to_read_ratio_blp_rw_average = 0.047444
GrpLevelPara = 1.986230 

BW Util details:
bwutil = 0.294918 
total_CMD = 1013693 
util_bw = 298956 
Wasted_Col = 397975 
Wasted_Row = 102301 
Idle = 214461 

BW Util Bottlenecks: 
RCDc_limit = 633674 
RCDWRc_limit = 11323 
WTRc_limit = 19893 
RTWc_limit = 77396 
CCDLc_limit = 176571 
rwq = 0 
CCDLc_limit_alone = 168845 
WTRc_limit_alone = 18224 
RTWc_limit_alone = 71339 

Commands details: 
total_CMD = 1013693 
n_nop = 599936 
Read = 286668 
Write = 0 
L2_Alloc = 0 
L2_WB = 12288 
n_act = 95024 
n_pre = 95008 
n_ref = 0 
n_req = 289740 
total_req = 298956 

Dual Bus Interface Util: 
issued_total_row = 190032 
issued_total_col = 298956 
Row_Bus_Util =  0.187465 
CoL_Bus_Util = 0.294918 
Either_Row_CoL_Bus_Util = 0.408168 
Issued_on_Two_Bus_Simul_Util = 0.074215 
issued_two_Eff = 0.181824 
queue_avg = 10.387749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3877
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=599659 n_act=94946 n_pre=94930 n_ref_event=0 n_req=289742 n_rd=286668 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.2949
n_activity=851671 dram_eff=0.351
bk0: 17920a 806802i bk1: 17920a 805863i bk2: 17920a 807163i bk3: 17920a 805244i bk4: 17984a 804012i bk5: 17984a 805357i bk6: 17996a 806104i bk7: 17984a 802660i bk8: 17984a 804746i bk9: 17984a 805444i bk10: 17960a 805276i bk11: 17944a 804004i bk12: 17792a 808162i bk13: 17792a 808212i bk14: 17792a 810330i bk15: 17792a 809409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672308
Row_Buffer_Locality_read = 0.678276
Row_Buffer_Locality_write = 0.115810
Bank_Level_Parallism = 4.520543
Bank_Level_Parallism_Col = 2.693543
Bank_Level_Parallism_Ready = 1.379604
write_to_read_ratio_blp_rw_average = 0.046986
GrpLevelPara = 1.983488 

BW Util details:
bwutil = 0.294926 
total_CMD = 1013693 
util_bw = 298964 
Wasted_Col = 397024 
Wasted_Row = 102598 
Idle = 215107 

BW Util Bottlenecks: 
RCDc_limit = 632057 
RCDWRc_limit = 11535 
WTRc_limit = 20734 
RTWc_limit = 72757 
CCDLc_limit = 175382 
rwq = 0 
CCDLc_limit_alone = 167847 
WTRc_limit_alone = 18921 
RTWc_limit_alone = 67035 

Commands details: 
total_CMD = 1013693 
n_nop = 599659 
Read = 286668 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 94946 
n_pre = 94930 
n_ref = 0 
n_req = 289742 
total_req = 298964 

Dual Bus Interface Util: 
issued_total_row = 189876 
issued_total_col = 298964 
Row_Bus_Util =  0.187311 
CoL_Bus_Util = 0.294926 
Either_Row_CoL_Bus_Util = 0.408441 
Issued_on_Two_Bus_Simul_Util = 0.073796 
issued_two_Eff = 0.180676 
queue_avg = 10.352247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3522
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1013693 n_nop=600168 n_act=94988 n_pre=94972 n_ref_event=0 n_req=289766 n_rd=286690 n_rd_L2_A=0 n_write=0 n_wr_bk=12304 bw_util=0.295
n_activity=851472 dram_eff=0.3511
bk0: 17920a 806379i bk1: 17920a 805935i bk2: 17920a 805203i bk3: 17920a 805074i bk4: 17984a 804917i bk5: 17992a 803612i bk6: 18000a 804639i bk7: 17988a 804587i bk8: 17988a 804818i bk9: 17986a 804366i bk10: 17964a 806492i bk11: 17940a 804316i bk12: 17792a 807762i bk13: 17792a 808630i bk14: 17792a 808132i bk15: 17792a 807835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672191
Row_Buffer_Locality_read = 0.678112
Row_Buffer_Locality_write = 0.120286
Bank_Level_Parallism = 4.529550
Bank_Level_Parallism_Col = 2.697901
Bank_Level_Parallism_Ready = 1.384560
write_to_read_ratio_blp_rw_average = 0.046305
GrpLevelPara = 1.980340 

BW Util details:
bwutil = 0.294955 
total_CMD = 1013693 
util_bw = 298994 
Wasted_Col = 398186 
Wasted_Row = 101168 
Idle = 215345 

BW Util Bottlenecks: 
RCDc_limit = 632684 
RCDWRc_limit = 11193 
WTRc_limit = 20102 
RTWc_limit = 74932 
CCDLc_limit = 176990 
rwq = 0 
CCDLc_limit_alone = 169187 
WTRc_limit_alone = 18321 
RTWc_limit_alone = 68910 

Commands details: 
total_CMD = 1013693 
n_nop = 600168 
Read = 286690 
Write = 0 
L2_Alloc = 0 
L2_WB = 12304 
n_act = 94988 
n_pre = 94972 
n_ref = 0 
n_req = 289766 
total_req = 298994 

Dual Bus Interface Util: 
issued_total_row = 189960 
issued_total_col = 298994 
Row_Bus_Util =  0.187394 
CoL_Bus_Util = 0.294955 
Either_Row_CoL_Bus_Util = 0.407939 
Issued_on_Two_Bus_Simul_Util = 0.074410 
issued_two_Eff = 0.182405 
queue_avg = 10.400672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4007

========= L2 cache stats =========
L2_cache_bank[0]: Access = 255272, Miss = 150276, Miss_rate = 0.589, Pending_hits = 1225, Reservation_fails = 4827
L2_cache_bank[1]: Access = 255256, Miss = 150280, Miss_rate = 0.589, Pending_hits = 1278, Reservation_fails = 4108
L2_cache_bank[2]: Access = 255272, Miss = 150280, Miss_rate = 0.589, Pending_hits = 1137, Reservation_fails = 2223
L2_cache_bank[3]: Access = 255256, Miss = 150268, Miss_rate = 0.589, Pending_hits = 1067, Reservation_fails = 4110
L2_cache_bank[4]: Access = 255272, Miss = 150280, Miss_rate = 0.589, Pending_hits = 1101, Reservation_fails = 3880
L2_cache_bank[5]: Access = 255256, Miss = 150268, Miss_rate = 0.589, Pending_hits = 1127, Reservation_fails = 4560
L2_cache_bank[6]: Access = 255272, Miss = 150272, Miss_rate = 0.589, Pending_hits = 1097, Reservation_fails = 3512
L2_cache_bank[7]: Access = 255256, Miss = 150272, Miss_rate = 0.589, Pending_hits = 1089, Reservation_fails = 2944
L2_cache_bank[8]: Access = 255272, Miss = 150272, Miss_rate = 0.589, Pending_hits = 1023, Reservation_fails = 3024
L2_cache_bank[9]: Access = 255256, Miss = 150288, Miss_rate = 0.589, Pending_hits = 1045, Reservation_fails = 3917
L2_cache_bank[10]: Access = 255272, Miss = 150276, Miss_rate = 0.589, Pending_hits = 960, Reservation_fails = 2242
L2_cache_bank[11]: Access = 255256, Miss = 150280, Miss_rate = 0.589, Pending_hits = 1148, Reservation_fails = 3252
L2_cache_bank[12]: Access = 255272, Miss = 150284, Miss_rate = 0.589, Pending_hits = 1018, Reservation_fails = 3414
L2_cache_bank[13]: Access = 255256, Miss = 150264, Miss_rate = 0.589, Pending_hits = 1121, Reservation_fails = 3509
L2_cache_bank[14]: Access = 255272, Miss = 150276, Miss_rate = 0.589, Pending_hits = 1100, Reservation_fails = 5108
L2_cache_bank[15]: Access = 255256, Miss = 150268, Miss_rate = 0.589, Pending_hits = 1112, Reservation_fails = 5341
L2_cache_bank[16]: Access = 255272, Miss = 150276, Miss_rate = 0.589, Pending_hits = 1108, Reservation_fails = 3805
L2_cache_bank[17]: Access = 254112, Miss = 150272, Miss_rate = 0.591, Pending_hits = 962, Reservation_fails = 3796
L2_cache_bank[18]: Access = 255272, Miss = 150276, Miss_rate = 0.589, Pending_hits = 991, Reservation_fails = 3534
L2_cache_bank[19]: Access = 254112, Miss = 150256, Miss_rate = 0.591, Pending_hits = 993, Reservation_fails = 4607
L2_cache_bank[20]: Access = 255272, Miss = 150276, Miss_rate = 0.589, Pending_hits = 1090, Reservation_fails = 6458
L2_cache_bank[21]: Access = 254112, Miss = 150284, Miss_rate = 0.591, Pending_hits = 1077, Reservation_fails = 5247
L2_cache_bank[22]: Access = 255272, Miss = 150280, Miss_rate = 0.589, Pending_hits = 1196, Reservation_fails = 5679
L2_cache_bank[23]: Access = 254112, Miss = 150284, Miss_rate = 0.591, Pending_hits = 1135, Reservation_fails = 4274
L2_cache_bank[24]: Access = 255272, Miss = 150280, Miss_rate = 0.589, Pending_hits = 1099, Reservation_fails = 3956
L2_cache_bank[25]: Access = 254112, Miss = 150272, Miss_rate = 0.591, Pending_hits = 1087, Reservation_fails = 5672
L2_cache_bank[26]: Access = 255272, Miss = 150272, Miss_rate = 0.589, Pending_hits = 1196, Reservation_fails = 7263
L2_cache_bank[27]: Access = 254112, Miss = 150280, Miss_rate = 0.591, Pending_hits = 1294, Reservation_fails = 5601
L2_cache_bank[28]: Access = 255272, Miss = 150276, Miss_rate = 0.589, Pending_hits = 1255, Reservation_fails = 5419
L2_cache_bank[29]: Access = 254112, Miss = 150268, Miss_rate = 0.591, Pending_hits = 1014, Reservation_fails = 5041
L2_cache_bank[30]: Access = 255272, Miss = 150280, Miss_rate = 0.589, Pending_hits = 1027, Reservation_fails = 3716
L2_cache_bank[31]: Access = 254112, Miss = 150268, Miss_rate = 0.591, Pending_hits = 1036, Reservation_fails = 2465
L2_cache_bank[32]: Access = 255272, Miss = 150272, Miss_rate = 0.589, Pending_hits = 1154, Reservation_fails = 4027
L2_cache_bank[33]: Access = 255256, Miss = 150252, Miss_rate = 0.589, Pending_hits = 1231, Reservation_fails = 6012
L2_cache_bank[34]: Access = 255272, Miss = 150272, Miss_rate = 0.589, Pending_hits = 1127, Reservation_fails = 3034
L2_cache_bank[35]: Access = 255256, Miss = 150268, Miss_rate = 0.589, Pending_hits = 1226, Reservation_fails = 5567
L2_cache_bank[36]: Access = 255272, Miss = 150288, Miss_rate = 0.589, Pending_hits = 1076, Reservation_fails = 2816
L2_cache_bank[37]: Access = 255256, Miss = 150264, Miss_rate = 0.589, Pending_hits = 1143, Reservation_fails = 3987
L2_cache_bank[38]: Access = 255272, Miss = 150280, Miss_rate = 0.589, Pending_hits = 1191, Reservation_fails = 5028
L2_cache_bank[39]: Access = 255256, Miss = 150276, Miss_rate = 0.589, Pending_hits = 1119, Reservation_fails = 4257
L2_cache_bank[40]: Access = 255272, Miss = 150288, Miss_rate = 0.589, Pending_hits = 1111, Reservation_fails = 5179
L2_cache_bank[41]: Access = 255256, Miss = 150256, Miss_rate = 0.589, Pending_hits = 1323, Reservation_fails = 4600
L2_cache_bank[42]: Access = 255272, Miss = 150276, Miss_rate = 0.589, Pending_hits = 1215, Reservation_fails = 3435
L2_cache_bank[43]: Access = 255256, Miss = 150272, Miss_rate = 0.589, Pending_hits = 1109, Reservation_fails = 5149
L2_cache_bank[44]: Access = 255272, Miss = 150292, Miss_rate = 0.589, Pending_hits = 1197, Reservation_fails = 3886
L2_cache_bank[45]: Access = 255256, Miss = 150252, Miss_rate = 0.589, Pending_hits = 1172, Reservation_fails = 3749
L2_cache_bank[46]: Access = 255272, Miss = 150292, Miss_rate = 0.589, Pending_hits = 1114, Reservation_fails = 2072
L2_cache_bank[47]: Access = 255256, Miss = 150260, Miss_rate = 0.589, Pending_hits = 1173, Reservation_fails = 5146
L2_cache_bank[48]: Access = 255272, Miss = 150280, Miss_rate = 0.589, Pending_hits = 1217, Reservation_fails = 5462
L2_cache_bank[49]: Access = 255256, Miss = 150268, Miss_rate = 0.589, Pending_hits = 1085, Reservation_fails = 4433
L2_cache_bank[50]: Access = 255272, Miss = 150276, Miss_rate = 0.589, Pending_hits = 1033, Reservation_fails = 3047
L2_cache_bank[51]: Access = 255256, Miss = 150260, Miss_rate = 0.589, Pending_hits = 1192, Reservation_fails = 5989
L2_cache_bank[52]: Access = 255272, Miss = 150296, Miss_rate = 0.589, Pending_hits = 1087, Reservation_fails = 3053
L2_cache_bank[53]: Access = 255256, Miss = 150248, Miss_rate = 0.589, Pending_hits = 975, Reservation_fails = 2370
L2_cache_bank[54]: Access = 255272, Miss = 150288, Miss_rate = 0.589, Pending_hits = 1117, Reservation_fails = 3513
L2_cache_bank[55]: Access = 255256, Miss = 150264, Miss_rate = 0.589, Pending_hits = 983, Reservation_fails = 4463
L2_cache_bank[56]: Access = 255272, Miss = 150292, Miss_rate = 0.589, Pending_hits = 1041, Reservation_fails = 3278
L2_cache_bank[57]: Access = 255256, Miss = 150252, Miss_rate = 0.589, Pending_hits = 1099, Reservation_fails = 4312
L2_cache_bank[58]: Access = 255272, Miss = 150280, Miss_rate = 0.589, Pending_hits = 1128, Reservation_fails = 4953
L2_cache_bank[59]: Access = 255256, Miss = 150260, Miss_rate = 0.589, Pending_hits = 1022, Reservation_fails = 3598
L2_cache_bank[60]: Access = 255272, Miss = 150284, Miss_rate = 0.589, Pending_hits = 1125, Reservation_fails = 3357
L2_cache_bank[61]: Access = 255256, Miss = 150256, Miss_rate = 0.589, Pending_hits = 1054, Reservation_fails = 2679
L2_cache_bank[62]: Access = 255272, Miss = 150294, Miss_rate = 0.589, Pending_hits = 1138, Reservation_fails = 3972
L2_cache_bank[63]: Access = 255256, Miss = 150268, Miss_rate = 0.589, Pending_hits = 1097, Reservation_fails = 4271
L2_total_cache_accesses = 16327744
L2_total_cache_misses = 9617530
L2_total_cache_miss_rate = 0.5890
L2_total_cache_pending_hits = 71282
L2_total_cache_reservation_fails = 267198
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6638932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2327978
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 267198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6845648
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 110976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 332928
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15883840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 443904
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 22
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 267176
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.106
average_pipeline_duty_cycle=71118.867188
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47471296
	Total NON REG=6754816
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47535968
	Total NON REG=6754816
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45531776
	Total NON REG=6720768
core 3:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47483424
	Total NON REG=6754816
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36669568
	Total NON REG=5083136
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638368
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=493136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349917184
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=112128
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2502656
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78208
	Total REG Reads=71036928
	Total REG Writes=45586080
	Total NON REG=6723072
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36657568
	Total NON REG=5083136
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47539584
	Total NON REG=6754816
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45516000
	Total NON REG=6720768
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36675808
	Total NON REG=5083136
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36673984
	Total NON REG=5083136
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47462624
	Total NON REG=6754816
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45526752
	Total NON REG=6720768
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36670016
	Total NON REG=5083136
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36652064
	Total NON REG=5083136
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45570432
	Total NON REG=6720768
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36672608
	Total NON REG=5083136
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36663520
	Total NON REG=5083136
core 18:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47462048
	Total NON REG=6754816
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36671584
	Total NON REG=5083136
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47469024
	Total NON REG=6754816
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45500992
	Total NON REG=6720768
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45550304
	Total NON REG=6720768
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36662880
	Total NON REG=5083136
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47491520
	Total NON REG=6754816
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45563744
	Total NON REG=6720768
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47455968
	Total NON REG=6754816
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45496128
	Total NON REG=6720768
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36661696
	Total NON REG=5083136
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47475584
	Total NON REG=6754816
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45583808
	Total NON REG=6720768
core 31:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45513440
	Total NON REG=6720768
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47492288
	Total NON REG=6754816
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45550816
	Total NON REG=6720768
core 34:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45513760
	Total NON REG=6720768
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47501920
	Total NON REG=6754816
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36655968
	Total NON REG=5083136
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36662144
	Total NON REG=5083136
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36662400
	Total NON REG=5083136
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45551808
	Total NON REG=6720768
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47485984
	Total NON REG=6754816
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47494336
	Total NON REG=6754816
core 42:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47490848
	Total NON REG=6754816
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36651104
	Total NON REG=5083136
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638368
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=493136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349931520
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=112608
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2502656
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78208
	Total REG Reads=71036928
	Total REG Writes=45611648
	Total NON REG=6723072
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36675680
	Total NON REG=5083136
core 46:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47522368
	Total NON REG=6754816
core 47:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47467968
	Total NON REG=6754816
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47465760
	Total NON REG=6754816
core 49:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47536032
	Total NON REG=6754816
core 50:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47499296
	Total NON REG=6754816
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36646560
	Total NON REG=5083136
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36660416
	Total NON REG=5083136
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36655520
	Total NON REG=5083136
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36681984
	Total NON REG=5083136
core 55:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47550400
	Total NON REG=6754816
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47536896
	Total NON REG=6754816
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47514944
	Total NON REG=6754816
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47546880
	Total NON REG=6754816
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36664960
	Total NON REG=5083136
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47507200
	Total NON REG=6754816
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36679616
	Total NON REG=5083136
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47566528
	Total NON REG=6754816
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36659104
	Total NON REG=5083136
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36649120
	Total NON REG=5083136
core 65:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47534400
	Total NON REG=6754816
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36656448
	Total NON REG=5083136
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36671008
	Total NON REG=5083136
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47536704
	Total NON REG=6754816
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47490656
	Total NON REG=6754816
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47564544
	Total NON REG=6754816
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45562080
	Total NON REG=6720768
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47551328
	Total NON REG=6754816
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36681632
	Total NON REG=5083136
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36664896
	Total NON REG=5083136
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=638128
	Total FP Deocded Instructions=113888
	Total INT Deocded Instructions=493000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349888512
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26437376
	Total MEM Acesses=2500096
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=78128
	Total REG Reads=71019008
	Total REG Writes=45574208
	Total NON REG=6720768
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47477440
	Total NON REG=6754816
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=637376
	Total FP Deocded Instructions=113984
	Total INT Deocded Instructions=492144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349945856
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26452480
	Total MEM Acesses=2534400
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=79200
	Total REG Reads=71068672
	Total REG Writes=47539712
	Total NON REG=6754816
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36669728
	Total NON REG=5083136
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=477656
	Total FP Deocded Instructions=85536
	Total INT Deocded Instructions=368680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262488064
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19846912
	Total MEM Acesses=1917952
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59936
	Total REG Reads=53326336
	Total REG Writes=36673472
	Total NON REG=5083136


==========Power Metrics -- Memory==========
Total memory controller accesses: 9173626
Total memory controller reads: 9173626
Total memory controller writes: 0
!!!Total Shared memory access: 4730368
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 9981620
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 21256
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 5902220
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 443904
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 30574
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 15883840
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 443904
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 6638932
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 71282
	Cache_stats[GLOBAL_ACC_R][MISS] = 2327978
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 267198
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 6845648
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 110976
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 332928
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 15883840
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 443904

icnt_total_pkts_mem_to_simt=16327744
icnt_total_pkts_simt_to_mem=16327744
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16327744
Req_Network_cycles = 1350001
Req_Network_injected_packets_per_cycle =      12.0946 
Req_Network_conflicts_per_cycle =       4.8851
Req_Network_conflicts_per_cycle_util =       5.3046
Req_Bank_Level_Parallism =      13.1330
Req_Network_in_buffer_full_per_cycle =       0.0438
Req_Network_in_buffer_avg_util =      20.2988
Req_Network_out_buffer_full_per_cycle =       0.0062
Req_Network_out_buffer_avg_util =       1.9313

Reply_Network_injected_packets_num = 16327744
Reply_Network_cycles = 1350001
Reply_Network_injected_packets_per_cycle =       12.0946
Reply_Network_conflicts_per_cycle =       33.3797
Reply_Network_conflicts_per_cycle_util =      35.8787
Reply_Bank_Level_Parallism =      13.0001
Reply_Network_in_buffer_full_per_cycle =       0.0030
Reply_Network_in_buffer_avg_util =      37.2982
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1512
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 24 min, 34 sec (8674 sec)
gpgpu_simulation_rate = 163829 (inst/sec)
gpgpu_simulation_rate = 155 (cycle/sec)
gpgpu_silicon_slowdown = 7303225x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
