
rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022dc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800239c  0800239c  0001239c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023cc  080023cc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080023cc  080023cc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080023cc  080023cc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023cc  080023cc  000123cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080023d0  080023d0  000123d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080023d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  080023e0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  080023e0  00020074  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007829  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001445  00000000  00000000  0002785d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b8  00000000  00000000  00028ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000810  00000000  00000000  00029560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f62b  00000000  00000000  00029d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000987a  00000000  00000000  0003939b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00060194  00000000  00000000  00042c15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a2da9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f0c  00000000  00000000  000a2dfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002384 	.word	0x08002384

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002384 	.word	0x08002384

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fa9f 	bl	8000768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f86d 	bl	8000308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f92b 	bl	8000488 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000232:	f000 f8a9 	bl	8000388 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&MC_HTIM);               //Initialize stm32 timer 3
 8000236:	4b32      	ldr	r3, [pc, #200]	; (8000300 <main+0xe0>)
 8000238:	0018      	movs	r0, r3
 800023a:	f001 fa1b 	bl	8001674 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&MC_HTIM, MC_PWM1_TIM_CHANNEL);  // Start pwm first motor
 800023e:	4b30      	ldr	r3, [pc, #192]	; (8000300 <main+0xe0>)
 8000240:	2100      	movs	r1, #0
 8000242:	0018      	movs	r0, r3
 8000244:	f001 fab2 	bl	80017ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&MC_HTIM, MC_PWM2_TIM_CHANNEL);  //Start pwm second motor
 8000248:	4b2d      	ldr	r3, [pc, #180]	; (8000300 <main+0xe0>)
 800024a:	2104      	movs	r1, #4
 800024c:	0018      	movs	r0, r3
 800024e:	f001 faad 	bl	80017ac <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int max_val = -50;
 8000252:	2332      	movs	r3, #50	; 0x32
 8000254:	425b      	negs	r3, r3
 8000256:	607b      	str	r3, [r7, #4]
  while (1)
  {
	max_val = -max_val;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	425b      	negs	r3, r3
 800025c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800025e:	2390      	movs	r3, #144	; 0x90
 8000260:	05db      	lsls	r3, r3, #23
 8000262:	2120      	movs	r1, #32
 8000264:	0018      	movs	r0, r3
 8000266:	f000 fd48 	bl	8000cfa <HAL_GPIO_TogglePin>
	Set_Motor_Direction(MC_A0_GPIO_Port, MC_A1_GPIO_Port, MC_A0_Pin, MC_A1_Pin, max_val);
 800026a:	4926      	ldr	r1, [pc, #152]	; (8000304 <main+0xe4>)
 800026c:	4825      	ldr	r0, [pc, #148]	; (8000304 <main+0xe4>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	9300      	str	r3, [sp, #0]
 8000272:	2310      	movs	r3, #16
 8000274:	2220      	movs	r2, #32
 8000276:	f000 f96b 	bl	8000550 <Set_Motor_Direction>
	Set_Motor_Direction(MC_A2_GPIO_Port, MC_A3_GPIO_Port, MC_A2_Pin, MC_A3_Pin, max_val);
 800027a:	2380      	movs	r3, #128	; 0x80
 800027c:	00da      	lsls	r2, r3, #3
 800027e:	4921      	ldr	r1, [pc, #132]	; (8000304 <main+0xe4>)
 8000280:	2390      	movs	r3, #144	; 0x90
 8000282:	05d8      	lsls	r0, r3, #23
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	9300      	str	r3, [sp, #0]
 8000288:	2308      	movs	r3, #8
 800028a:	f000 f961 	bl	8000550 <Set_Motor_Direction>

	Set_Motor_Value(&MC_HTIM, MC_PWM1_TIM_CHANNEL, 0);
 800028e:	4b1c      	ldr	r3, [pc, #112]	; (8000300 <main+0xe0>)
 8000290:	2200      	movs	r2, #0
 8000292:	2100      	movs	r1, #0
 8000294:	0018      	movs	r0, r3
 8000296:	f000 f987 	bl	80005a8 <Set_Motor_Value>
	HAL_Delay(1000);
 800029a:	23fa      	movs	r3, #250	; 0xfa
 800029c:	009b      	lsls	r3, r3, #2
 800029e:	0018      	movs	r0, r3
 80002a0:	f000 fac6 	bl	8000830 <HAL_Delay>
	Set_Motor_Value(&MC_HTIM, MC_PWM1_TIM_CHANNEL, 25);
 80002a4:	4b16      	ldr	r3, [pc, #88]	; (8000300 <main+0xe0>)
 80002a6:	2219      	movs	r2, #25
 80002a8:	2100      	movs	r1, #0
 80002aa:	0018      	movs	r0, r3
 80002ac:	f000 f97c 	bl	80005a8 <Set_Motor_Value>
	HAL_Delay(1000);
 80002b0:	23fa      	movs	r3, #250	; 0xfa
 80002b2:	009b      	lsls	r3, r3, #2
 80002b4:	0018      	movs	r0, r3
 80002b6:	f000 fabb 	bl	8000830 <HAL_Delay>

	Set_Motor_Value(&MC_HTIM, MC_PWM1_TIM_CHANNEL, 50);
 80002ba:	4b11      	ldr	r3, [pc, #68]	; (8000300 <main+0xe0>)
 80002bc:	2232      	movs	r2, #50	; 0x32
 80002be:	2100      	movs	r1, #0
 80002c0:	0018      	movs	r0, r3
 80002c2:	f000 f971 	bl	80005a8 <Set_Motor_Value>
	HAL_Delay(1000);
 80002c6:	23fa      	movs	r3, #250	; 0xfa
 80002c8:	009b      	lsls	r3, r3, #2
 80002ca:	0018      	movs	r0, r3
 80002cc:	f000 fab0 	bl	8000830 <HAL_Delay>

	Set_Motor_Value(&MC_HTIM, MC_PWM1_TIM_CHANNEL, 75);
 80002d0:	4b0b      	ldr	r3, [pc, #44]	; (8000300 <main+0xe0>)
 80002d2:	224b      	movs	r2, #75	; 0x4b
 80002d4:	2100      	movs	r1, #0
 80002d6:	0018      	movs	r0, r3
 80002d8:	f000 f966 	bl	80005a8 <Set_Motor_Value>
	HAL_Delay(1000);
 80002dc:	23fa      	movs	r3, #250	; 0xfa
 80002de:	009b      	lsls	r3, r3, #2
 80002e0:	0018      	movs	r0, r3
 80002e2:	f000 faa5 	bl	8000830 <HAL_Delay>

	Set_Motor_Value(&MC_HTIM, MC_PWM1_TIM_CHANNEL, 100);
 80002e6:	4b06      	ldr	r3, [pc, #24]	; (8000300 <main+0xe0>)
 80002e8:	2264      	movs	r2, #100	; 0x64
 80002ea:	2100      	movs	r1, #0
 80002ec:	0018      	movs	r0, r3
 80002ee:	f000 f95b 	bl	80005a8 <Set_Motor_Value>
	HAL_Delay(1000);
 80002f2:	23fa      	movs	r3, #250	; 0xfa
 80002f4:	009b      	lsls	r3, r3, #2
 80002f6:	0018      	movs	r0, r3
 80002f8:	f000 fa9a 	bl	8000830 <HAL_Delay>
	max_val = -max_val;
 80002fc:	e7ac      	b.n	8000258 <main+0x38>
 80002fe:	46c0      	nop			; (mov r8, r8)
 8000300:	20000028 	.word	0x20000028
 8000304:	48000400 	.word	0x48000400

08000308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000308:	b590      	push	{r4, r7, lr}
 800030a:	b091      	sub	sp, #68	; 0x44
 800030c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030e:	2410      	movs	r4, #16
 8000310:	193b      	adds	r3, r7, r4
 8000312:	0018      	movs	r0, r3
 8000314:	2330      	movs	r3, #48	; 0x30
 8000316:	001a      	movs	r2, r3
 8000318:	2100      	movs	r1, #0
 800031a:	f002 f82b 	bl	8002374 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800031e:	003b      	movs	r3, r7
 8000320:	0018      	movs	r0, r3
 8000322:	2310      	movs	r3, #16
 8000324:	001a      	movs	r2, r3
 8000326:	2100      	movs	r1, #0
 8000328:	f002 f824 	bl	8002374 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800032c:	0021      	movs	r1, r4
 800032e:	187b      	adds	r3, r7, r1
 8000330:	2202      	movs	r2, #2
 8000332:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000334:	187b      	adds	r3, r7, r1
 8000336:	2201      	movs	r2, #1
 8000338:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800033a:	187b      	adds	r3, r7, r1
 800033c:	2210      	movs	r2, #16
 800033e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000340:	187b      	adds	r3, r7, r1
 8000342:	2200      	movs	r2, #0
 8000344:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000346:	187b      	adds	r3, r7, r1
 8000348:	0018      	movs	r0, r3
 800034a:	f000 fcf1 	bl	8000d30 <HAL_RCC_OscConfig>
 800034e:	1e03      	subs	r3, r0, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000352:	f000 f93d 	bl	80005d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000356:	003b      	movs	r3, r7
 8000358:	2207      	movs	r2, #7
 800035a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800035c:	003b      	movs	r3, r7
 800035e:	2200      	movs	r2, #0
 8000360:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000362:	003b      	movs	r3, r7
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000368:	003b      	movs	r3, r7
 800036a:	2200      	movs	r2, #0
 800036c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800036e:	003b      	movs	r3, r7
 8000370:	2100      	movs	r1, #0
 8000372:	0018      	movs	r0, r3
 8000374:	f000 fffa 	bl	800136c <HAL_RCC_ClockConfig>
 8000378:	1e03      	subs	r3, r0, #0
 800037a:	d001      	beq.n	8000380 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800037c:	f000 f928 	bl	80005d0 <Error_Handler>
  }
}
 8000380:	46c0      	nop			; (mov r8, r8)
 8000382:	46bd      	mov	sp, r7
 8000384:	b011      	add	sp, #68	; 0x44
 8000386:	bd90      	pop	{r4, r7, pc}

08000388 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b08e      	sub	sp, #56	; 0x38
 800038c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800038e:	2328      	movs	r3, #40	; 0x28
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	0018      	movs	r0, r3
 8000394:	2310      	movs	r3, #16
 8000396:	001a      	movs	r2, r3
 8000398:	2100      	movs	r1, #0
 800039a:	f001 ffeb 	bl	8002374 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800039e:	2320      	movs	r3, #32
 80003a0:	18fb      	adds	r3, r7, r3
 80003a2:	0018      	movs	r0, r3
 80003a4:	2308      	movs	r3, #8
 80003a6:	001a      	movs	r2, r3
 80003a8:	2100      	movs	r1, #0
 80003aa:	f001 ffe3 	bl	8002374 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003ae:	1d3b      	adds	r3, r7, #4
 80003b0:	0018      	movs	r0, r3
 80003b2:	231c      	movs	r3, #28
 80003b4:	001a      	movs	r2, r3
 80003b6:	2100      	movs	r1, #0
 80003b8:	f001 ffdc 	bl	8002374 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80003bc:	4b30      	ldr	r3, [pc, #192]	; (8000480 <MX_TIM3_Init+0xf8>)
 80003be:	4a31      	ldr	r2, [pc, #196]	; (8000484 <MX_TIM3_Init+0xfc>)
 80003c0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80003c2:	4b2f      	ldr	r3, [pc, #188]	; (8000480 <MX_TIM3_Init+0xf8>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003c8:	4b2d      	ldr	r3, [pc, #180]	; (8000480 <MX_TIM3_Init+0xf8>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80003ce:	4b2c      	ldr	r3, [pc, #176]	; (8000480 <MX_TIM3_Init+0xf8>)
 80003d0:	22fa      	movs	r2, #250	; 0xfa
 80003d2:	0092      	lsls	r2, r2, #2
 80003d4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003d6:	4b2a      	ldr	r3, [pc, #168]	; (8000480 <MX_TIM3_Init+0xf8>)
 80003d8:	2200      	movs	r2, #0
 80003da:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003dc:	4b28      	ldr	r3, [pc, #160]	; (8000480 <MX_TIM3_Init+0xf8>)
 80003de:	2200      	movs	r2, #0
 80003e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80003e2:	4b27      	ldr	r3, [pc, #156]	; (8000480 <MX_TIM3_Init+0xf8>)
 80003e4:	0018      	movs	r0, r3
 80003e6:	f001 f8f5 	bl	80015d4 <HAL_TIM_Base_Init>
 80003ea:	1e03      	subs	r3, r0, #0
 80003ec:	d001      	beq.n	80003f2 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80003ee:	f000 f8ef 	bl	80005d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003f2:	2128      	movs	r1, #40	; 0x28
 80003f4:	187b      	adds	r3, r7, r1
 80003f6:	2280      	movs	r2, #128	; 0x80
 80003f8:	0152      	lsls	r2, r2, #5
 80003fa:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80003fc:	187a      	adds	r2, r7, r1
 80003fe:	4b20      	ldr	r3, [pc, #128]	; (8000480 <MX_TIM3_Init+0xf8>)
 8000400:	0011      	movs	r1, r2
 8000402:	0018      	movs	r0, r3
 8000404:	f001 fb40 	bl	8001a88 <HAL_TIM_ConfigClockSource>
 8000408:	1e03      	subs	r3, r0, #0
 800040a:	d001      	beq.n	8000410 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 800040c:	f000 f8e0 	bl	80005d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000410:	4b1b      	ldr	r3, [pc, #108]	; (8000480 <MX_TIM3_Init+0xf8>)
 8000412:	0018      	movs	r0, r3
 8000414:	f001 f972 	bl	80016fc <HAL_TIM_PWM_Init>
 8000418:	1e03      	subs	r3, r0, #0
 800041a:	d001      	beq.n	8000420 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800041c:	f000 f8d8 	bl	80005d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000420:	2120      	movs	r1, #32
 8000422:	187b      	adds	r3, r7, r1
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000428:	187b      	adds	r3, r7, r1
 800042a:	2200      	movs	r2, #0
 800042c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800042e:	187a      	adds	r2, r7, r1
 8000430:	4b13      	ldr	r3, [pc, #76]	; (8000480 <MX_TIM3_Init+0xf8>)
 8000432:	0011      	movs	r1, r2
 8000434:	0018      	movs	r0, r3
 8000436:	f001 ff21 	bl	800227c <HAL_TIMEx_MasterConfigSynchronization>
 800043a:	1e03      	subs	r3, r0, #0
 800043c:	d001      	beq.n	8000442 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 800043e:	f000 f8c7 	bl	80005d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	2260      	movs	r2, #96	; 0x60
 8000446:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000448:	1d3b      	adds	r3, r7, #4
 800044a:	2200      	movs	r2, #0
 800044c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800044e:	1d3b      	adds	r3, r7, #4
 8000450:	2200      	movs	r2, #0
 8000452:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	2200      	movs	r2, #0
 8000458:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800045a:	1d39      	adds	r1, r7, #4
 800045c:	4b08      	ldr	r3, [pc, #32]	; (8000480 <MX_TIM3_Init+0xf8>)
 800045e:	2200      	movs	r2, #0
 8000460:	0018      	movs	r0, r3
 8000462:	f001 fa55 	bl	8001910 <HAL_TIM_PWM_ConfigChannel>
 8000466:	1e03      	subs	r3, r0, #0
 8000468:	d001      	beq.n	800046e <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 800046a:	f000 f8b1 	bl	80005d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800046e:	4b04      	ldr	r3, [pc, #16]	; (8000480 <MX_TIM3_Init+0xf8>)
 8000470:	0018      	movs	r0, r3
 8000472:	f000 f8f5 	bl	8000660 <HAL_TIM_MspPostInit>

}
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	46bd      	mov	sp, r7
 800047a:	b00e      	add	sp, #56	; 0x38
 800047c:	bd80      	pop	{r7, pc}
 800047e:	46c0      	nop			; (mov r8, r8)
 8000480:	20000028 	.word	0x20000028
 8000484:	40000400 	.word	0x40000400

08000488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000488:	b590      	push	{r4, r7, lr}
 800048a:	b089      	sub	sp, #36	; 0x24
 800048c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048e:	240c      	movs	r4, #12
 8000490:	193b      	adds	r3, r7, r4
 8000492:	0018      	movs	r0, r3
 8000494:	2314      	movs	r3, #20
 8000496:	001a      	movs	r2, r3
 8000498:	2100      	movs	r1, #0
 800049a:	f001 ff6b 	bl	8002374 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800049e:	4b2a      	ldr	r3, [pc, #168]	; (8000548 <MX_GPIO_Init+0xc0>)
 80004a0:	695a      	ldr	r2, [r3, #20]
 80004a2:	4b29      	ldr	r3, [pc, #164]	; (8000548 <MX_GPIO_Init+0xc0>)
 80004a4:	2180      	movs	r1, #128	; 0x80
 80004a6:	0289      	lsls	r1, r1, #10
 80004a8:	430a      	orrs	r2, r1
 80004aa:	615a      	str	r2, [r3, #20]
 80004ac:	4b26      	ldr	r3, [pc, #152]	; (8000548 <MX_GPIO_Init+0xc0>)
 80004ae:	695a      	ldr	r2, [r3, #20]
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	029b      	lsls	r3, r3, #10
 80004b4:	4013      	ands	r3, r2
 80004b6:	60bb      	str	r3, [r7, #8]
 80004b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004ba:	4b23      	ldr	r3, [pc, #140]	; (8000548 <MX_GPIO_Init+0xc0>)
 80004bc:	695a      	ldr	r2, [r3, #20]
 80004be:	4b22      	ldr	r3, [pc, #136]	; (8000548 <MX_GPIO_Init+0xc0>)
 80004c0:	2180      	movs	r1, #128	; 0x80
 80004c2:	02c9      	lsls	r1, r1, #11
 80004c4:	430a      	orrs	r2, r1
 80004c6:	615a      	str	r2, [r3, #20]
 80004c8:	4b1f      	ldr	r3, [pc, #124]	; (8000548 <MX_GPIO_Init+0xc0>)
 80004ca:	695a      	ldr	r2, [r3, #20]
 80004cc:	2380      	movs	r3, #128	; 0x80
 80004ce:	02db      	lsls	r3, r3, #11
 80004d0:	4013      	ands	r3, r2
 80004d2:	607b      	str	r3, [r7, #4]
 80004d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|MC_A2_Pin, GPIO_PIN_RESET);
 80004d6:	2384      	movs	r3, #132	; 0x84
 80004d8:	00d9      	lsls	r1, r3, #3
 80004da:	2390      	movs	r3, #144	; 0x90
 80004dc:	05db      	lsls	r3, r3, #23
 80004de:	2200      	movs	r2, #0
 80004e0:	0018      	movs	r0, r3
 80004e2:	f000 fbed 	bl	8000cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MC_A3_GPIO_Port, MC_A3_Pin, GPIO_PIN_RESET);
 80004e6:	4b19      	ldr	r3, [pc, #100]	; (800054c <MX_GPIO_Init+0xc4>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	2108      	movs	r1, #8
 80004ec:	0018      	movs	r0, r3
 80004ee:	f000 fbe7 	bl	8000cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD2_Pin MC_A2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|MC_A2_Pin;
 80004f2:	193b      	adds	r3, r7, r4
 80004f4:	2284      	movs	r2, #132	; 0x84
 80004f6:	00d2      	lsls	r2, r2, #3
 80004f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fa:	193b      	adds	r3, r7, r4
 80004fc:	2201      	movs	r2, #1
 80004fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000500:	193b      	adds	r3, r7, r4
 8000502:	2200      	movs	r2, #0
 8000504:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000506:	193b      	adds	r3, r7, r4
 8000508:	2200      	movs	r2, #0
 800050a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800050c:	193a      	adds	r2, r7, r4
 800050e:	2390      	movs	r3, #144	; 0x90
 8000510:	05db      	lsls	r3, r3, #23
 8000512:	0011      	movs	r1, r2
 8000514:	0018      	movs	r0, r3
 8000516:	f000 fa63 	bl	80009e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MC_A3_Pin */
  GPIO_InitStruct.Pin = MC_A3_Pin;
 800051a:	0021      	movs	r1, r4
 800051c:	187b      	adds	r3, r7, r1
 800051e:	2208      	movs	r2, #8
 8000520:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000522:	187b      	adds	r3, r7, r1
 8000524:	2201      	movs	r2, #1
 8000526:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000528:	187b      	adds	r3, r7, r1
 800052a:	2200      	movs	r2, #0
 800052c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	2200      	movs	r2, #0
 8000532:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MC_A3_GPIO_Port, &GPIO_InitStruct);
 8000534:	187b      	adds	r3, r7, r1
 8000536:	4a05      	ldr	r2, [pc, #20]	; (800054c <MX_GPIO_Init+0xc4>)
 8000538:	0019      	movs	r1, r3
 800053a:	0010      	movs	r0, r2
 800053c:	f000 fa50 	bl	80009e0 <HAL_GPIO_Init>

}
 8000540:	46c0      	nop			; (mov r8, r8)
 8000542:	46bd      	mov	sp, r7
 8000544:	b009      	add	sp, #36	; 0x24
 8000546:	bd90      	pop	{r4, r7, pc}
 8000548:	40021000 	.word	0x40021000
 800054c:	48000400 	.word	0x48000400

08000550 <Set_Motor_Direction>:

/* USER CODE BEGIN 4 */
inline void Set_Motor_Direction(GPIO_TypeDef* GPIOx_Left, GPIO_TypeDef* GPIOx_Right,  uint16_t GPIO_Pin_Left, uint16_t GPIO_Pin_Right, int motor_Value) {
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b087      	sub	sp, #28
 8000554:	af00      	add	r7, sp, #0
 8000556:	60f8      	str	r0, [r7, #12]
 8000558:	60b9      	str	r1, [r7, #8]
 800055a:	0019      	movs	r1, r3
 800055c:	1dbb      	adds	r3, r7, #6
 800055e:	801a      	strh	r2, [r3, #0]
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	1c0a      	adds	r2, r1, #0
 8000564:	801a      	strh	r2, [r3, #0]
	uint16_t left_Pin_Target_State = (motor_Value > 0) * GPIO_PIN_SET + (motor_Value <= 0) * GPIO_PIN_RESET;
 8000566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000568:	17da      	asrs	r2, r3, #31
 800056a:	1ad3      	subs	r3, r2, r3
 800056c:	0fdb      	lsrs	r3, r3, #31
 800056e:	b2da      	uxtb	r2, r3
 8000570:	2416      	movs	r4, #22
 8000572:	193b      	adds	r3, r7, r4
 8000574:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOx_Left, GPIO_Pin_Left, left_Pin_Target_State);
 8000576:	193b      	adds	r3, r7, r4
 8000578:	881b      	ldrh	r3, [r3, #0]
 800057a:	b2da      	uxtb	r2, r3
 800057c:	1dbb      	adds	r3, r7, #6
 800057e:	8819      	ldrh	r1, [r3, #0]
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	0018      	movs	r0, r3
 8000584:	f000 fb9c 	bl	8000cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOx_Right, GPIO_Pin_Right, !left_Pin_Target_State);
 8000588:	193b      	adds	r3, r7, r4
 800058a:	881b      	ldrh	r3, [r3, #0]
 800058c:	425a      	negs	r2, r3
 800058e:	4153      	adcs	r3, r2
 8000590:	b2db      	uxtb	r3, r3
 8000592:	001a      	movs	r2, r3
 8000594:	1d3b      	adds	r3, r7, #4
 8000596:	8819      	ldrh	r1, [r3, #0]
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	0018      	movs	r0, r3
 800059c:	f000 fb90 	bl	8000cc0 <HAL_GPIO_WritePin>
}
 80005a0:	46c0      	nop			; (mov r8, r8)
 80005a2:	46bd      	mov	sp, r7
 80005a4:	b007      	add	sp, #28
 80005a6:	bd90      	pop	{r4, r7, pc}

080005a8 <Set_Motor_Value>:

inline void Set_Motor_Value(TIM_HandleTypeDef* htimx, uint32_t TIM_CHANNEL_X, int motor_Value) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	60f8      	str	r0, [r7, #12]
 80005b0:	60b9      	str	r1, [r7, #8]
 80005b2:	607a      	str	r2, [r7, #4]
	__HAL_TIM_SET_COMPARE(&MC_HTIM, MC_PWM1_TIM_CHANNEL, abs(motor_Value));
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	17d9      	asrs	r1, r3, #31
 80005b8:	185a      	adds	r2, r3, r1
 80005ba:	404a      	eors	r2, r1
 80005bc:	4b03      	ldr	r3, [pc, #12]	; (80005cc <Set_Motor_Value+0x24>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	46bd      	mov	sp, r7
 80005c6:	b004      	add	sp, #16
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	20000028 	.word	0x20000028

080005d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d4:	b672      	cpsid	i
}
 80005d6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005d8:	e7fe      	b.n	80005d8 <Error_Handler+0x8>
	...

080005dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e2:	4b0f      	ldr	r3, [pc, #60]	; (8000620 <HAL_MspInit+0x44>)
 80005e4:	699a      	ldr	r2, [r3, #24]
 80005e6:	4b0e      	ldr	r3, [pc, #56]	; (8000620 <HAL_MspInit+0x44>)
 80005e8:	2101      	movs	r1, #1
 80005ea:	430a      	orrs	r2, r1
 80005ec:	619a      	str	r2, [r3, #24]
 80005ee:	4b0c      	ldr	r3, [pc, #48]	; (8000620 <HAL_MspInit+0x44>)
 80005f0:	699b      	ldr	r3, [r3, #24]
 80005f2:	2201      	movs	r2, #1
 80005f4:	4013      	ands	r3, r2
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fa:	4b09      	ldr	r3, [pc, #36]	; (8000620 <HAL_MspInit+0x44>)
 80005fc:	69da      	ldr	r2, [r3, #28]
 80005fe:	4b08      	ldr	r3, [pc, #32]	; (8000620 <HAL_MspInit+0x44>)
 8000600:	2180      	movs	r1, #128	; 0x80
 8000602:	0549      	lsls	r1, r1, #21
 8000604:	430a      	orrs	r2, r1
 8000606:	61da      	str	r2, [r3, #28]
 8000608:	4b05      	ldr	r3, [pc, #20]	; (8000620 <HAL_MspInit+0x44>)
 800060a:	69da      	ldr	r2, [r3, #28]
 800060c:	2380      	movs	r3, #128	; 0x80
 800060e:	055b      	lsls	r3, r3, #21
 8000610:	4013      	ands	r3, r2
 8000612:	603b      	str	r3, [r7, #0]
 8000614:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	46bd      	mov	sp, r7
 800061a:	b002      	add	sp, #8
 800061c:	bd80      	pop	{r7, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	40021000 	.word	0x40021000

08000624 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a09      	ldr	r2, [pc, #36]	; (8000658 <HAL_TIM_Base_MspInit+0x34>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d10b      	bne.n	800064e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000636:	4b09      	ldr	r3, [pc, #36]	; (800065c <HAL_TIM_Base_MspInit+0x38>)
 8000638:	69da      	ldr	r2, [r3, #28]
 800063a:	4b08      	ldr	r3, [pc, #32]	; (800065c <HAL_TIM_Base_MspInit+0x38>)
 800063c:	2102      	movs	r1, #2
 800063e:	430a      	orrs	r2, r1
 8000640:	61da      	str	r2, [r3, #28]
 8000642:	4b06      	ldr	r3, [pc, #24]	; (800065c <HAL_TIM_Base_MspInit+0x38>)
 8000644:	69db      	ldr	r3, [r3, #28]
 8000646:	2202      	movs	r2, #2
 8000648:	4013      	ands	r3, r2
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	46bd      	mov	sp, r7
 8000652:	b004      	add	sp, #16
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	40000400 	.word	0x40000400
 800065c:	40021000 	.word	0x40021000

08000660 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000660:	b590      	push	{r4, r7, lr}
 8000662:	b089      	sub	sp, #36	; 0x24
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000668:	240c      	movs	r4, #12
 800066a:	193b      	adds	r3, r7, r4
 800066c:	0018      	movs	r0, r3
 800066e:	2314      	movs	r3, #20
 8000670:	001a      	movs	r2, r3
 8000672:	2100      	movs	r1, #0
 8000674:	f001 fe7e 	bl	8002374 <memset>
  if(htim->Instance==TIM3)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a15      	ldr	r2, [pc, #84]	; (80006d4 <HAL_TIM_MspPostInit+0x74>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d124      	bne.n	80006cc <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000682:	4b15      	ldr	r3, [pc, #84]	; (80006d8 <HAL_TIM_MspPostInit+0x78>)
 8000684:	695a      	ldr	r2, [r3, #20]
 8000686:	4b14      	ldr	r3, [pc, #80]	; (80006d8 <HAL_TIM_MspPostInit+0x78>)
 8000688:	2180      	movs	r1, #128	; 0x80
 800068a:	0289      	lsls	r1, r1, #10
 800068c:	430a      	orrs	r2, r1
 800068e:	615a      	str	r2, [r3, #20]
 8000690:	4b11      	ldr	r3, [pc, #68]	; (80006d8 <HAL_TIM_MspPostInit+0x78>)
 8000692:	695a      	ldr	r2, [r3, #20]
 8000694:	2380      	movs	r3, #128	; 0x80
 8000696:	029b      	lsls	r3, r3, #10
 8000698:	4013      	ands	r3, r2
 800069a:	60bb      	str	r3, [r7, #8]
 800069c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800069e:	0021      	movs	r1, r4
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	22c0      	movs	r2, #192	; 0xc0
 80006a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2202      	movs	r2, #2
 80006aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	2200      	movs	r2, #0
 80006b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80006b8:	187b      	adds	r3, r7, r1
 80006ba:	2201      	movs	r2, #1
 80006bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006be:	187a      	adds	r2, r7, r1
 80006c0:	2390      	movs	r3, #144	; 0x90
 80006c2:	05db      	lsls	r3, r3, #23
 80006c4:	0011      	movs	r1, r2
 80006c6:	0018      	movs	r0, r3
 80006c8:	f000 f98a 	bl	80009e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80006cc:	46c0      	nop			; (mov r8, r8)
 80006ce:	46bd      	mov	sp, r7
 80006d0:	b009      	add	sp, #36	; 0x24
 80006d2:	bd90      	pop	{r4, r7, pc}
 80006d4:	40000400 	.word	0x40000400
 80006d8:	40021000 	.word	0x40021000

080006dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006e0:	e7fe      	b.n	80006e0 <NMI_Handler+0x4>

080006e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e2:	b580      	push	{r7, lr}
 80006e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e6:	e7fe      	b.n	80006e6 <HardFault_Handler+0x4>

080006e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006f6:	46c0      	nop			; (mov r8, r8)
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000700:	f000 f87a 	bl	80007f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000704:	46c0      	nop			; (mov r8, r8)
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}

0800070a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800070e:	46c0      	nop			; (mov r8, r8)
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000714:	480d      	ldr	r0, [pc, #52]	; (800074c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000716:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000718:	480d      	ldr	r0, [pc, #52]	; (8000750 <LoopForever+0x6>)
  ldr r1, =_edata
 800071a:	490e      	ldr	r1, [pc, #56]	; (8000754 <LoopForever+0xa>)
  ldr r2, =_sidata
 800071c:	4a0e      	ldr	r2, [pc, #56]	; (8000758 <LoopForever+0xe>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000720:	e002      	b.n	8000728 <LoopCopyDataInit>

08000722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000726:	3304      	adds	r3, #4

08000728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800072a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800072c:	d3f9      	bcc.n	8000722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800072e:	4a0b      	ldr	r2, [pc, #44]	; (800075c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000730:	4c0b      	ldr	r4, [pc, #44]	; (8000760 <LoopForever+0x16>)
  movs r3, #0
 8000732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000734:	e001      	b.n	800073a <LoopFillZerobss>

08000736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000738:	3204      	adds	r2, #4

0800073a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800073a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800073c:	d3fb      	bcc.n	8000736 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800073e:	f7ff ffe4 	bl	800070a <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000742:	f001 fdf3 	bl	800232c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000746:	f7ff fd6b 	bl	8000220 <main>

0800074a <LoopForever>:

LoopForever:
    b LoopForever
 800074a:	e7fe      	b.n	800074a <LoopForever>
  ldr   r0, =_estack
 800074c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000754:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000758:	080023d4 	.word	0x080023d4
  ldr r2, =_sbss
 800075c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000760:	20000074 	.word	0x20000074

08000764 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000764:	e7fe      	b.n	8000764 <ADC1_IRQHandler>
	...

08000768 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800076c:	4b07      	ldr	r3, [pc, #28]	; (800078c <HAL_Init+0x24>)
 800076e:	681a      	ldr	r2, [r3, #0]
 8000770:	4b06      	ldr	r3, [pc, #24]	; (800078c <HAL_Init+0x24>)
 8000772:	2110      	movs	r1, #16
 8000774:	430a      	orrs	r2, r1
 8000776:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000778:	2000      	movs	r0, #0
 800077a:	f000 f809 	bl	8000790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800077e:	f7ff ff2d 	bl	80005dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000782:	2300      	movs	r3, #0
}
 8000784:	0018      	movs	r0, r3
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	40022000 	.word	0x40022000

08000790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000790:	b590      	push	{r4, r7, lr}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000798:	4b14      	ldr	r3, [pc, #80]	; (80007ec <HAL_InitTick+0x5c>)
 800079a:	681c      	ldr	r4, [r3, #0]
 800079c:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <HAL_InitTick+0x60>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	0019      	movs	r1, r3
 80007a2:	23fa      	movs	r3, #250	; 0xfa
 80007a4:	0098      	lsls	r0, r3, #2
 80007a6:	f7ff fcaf 	bl	8000108 <__udivsi3>
 80007aa:	0003      	movs	r3, r0
 80007ac:	0019      	movs	r1, r3
 80007ae:	0020      	movs	r0, r4
 80007b0:	f7ff fcaa 	bl	8000108 <__udivsi3>
 80007b4:	0003      	movs	r3, r0
 80007b6:	0018      	movs	r0, r3
 80007b8:	f000 f905 	bl	80009c6 <HAL_SYSTICK_Config>
 80007bc:	1e03      	subs	r3, r0, #0
 80007be:	d001      	beq.n	80007c4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007c0:	2301      	movs	r3, #1
 80007c2:	e00f      	b.n	80007e4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2b03      	cmp	r3, #3
 80007c8:	d80b      	bhi.n	80007e2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007ca:	6879      	ldr	r1, [r7, #4]
 80007cc:	2301      	movs	r3, #1
 80007ce:	425b      	negs	r3, r3
 80007d0:	2200      	movs	r2, #0
 80007d2:	0018      	movs	r0, r3
 80007d4:	f000 f8e2 	bl	800099c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <HAL_InitTick+0x64>)
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007de:	2300      	movs	r3, #0
 80007e0:	e000      	b.n	80007e4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007e2:	2301      	movs	r3, #1
}
 80007e4:	0018      	movs	r0, r3
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b003      	add	sp, #12
 80007ea:	bd90      	pop	{r4, r7, pc}
 80007ec:	20000000 	.word	0x20000000
 80007f0:	20000008 	.word	0x20000008
 80007f4:	20000004 	.word	0x20000004

080007f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007fc:	4b05      	ldr	r3, [pc, #20]	; (8000814 <HAL_IncTick+0x1c>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	001a      	movs	r2, r3
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <HAL_IncTick+0x20>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	18d2      	adds	r2, r2, r3
 8000808:	4b03      	ldr	r3, [pc, #12]	; (8000818 <HAL_IncTick+0x20>)
 800080a:	601a      	str	r2, [r3, #0]
}
 800080c:	46c0      	nop			; (mov r8, r8)
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	20000008 	.word	0x20000008
 8000818:	20000070 	.word	0x20000070

0800081c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  return uwTick;
 8000820:	4b02      	ldr	r3, [pc, #8]	; (800082c <HAL_GetTick+0x10>)
 8000822:	681b      	ldr	r3, [r3, #0]
}
 8000824:	0018      	movs	r0, r3
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	20000070 	.word	0x20000070

08000830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000838:	f7ff fff0 	bl	800081c <HAL_GetTick>
 800083c:	0003      	movs	r3, r0
 800083e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	3301      	adds	r3, #1
 8000848:	d005      	beq.n	8000856 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800084a:	4b0a      	ldr	r3, [pc, #40]	; (8000874 <HAL_Delay+0x44>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	001a      	movs	r2, r3
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	189b      	adds	r3, r3, r2
 8000854:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	f7ff ffe0 	bl	800081c <HAL_GetTick>
 800085c:	0002      	movs	r2, r0
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	1ad3      	subs	r3, r2, r3
 8000862:	68fa      	ldr	r2, [r7, #12]
 8000864:	429a      	cmp	r2, r3
 8000866:	d8f7      	bhi.n	8000858 <HAL_Delay+0x28>
  {
  }
}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	b004      	add	sp, #16
 8000870:	bd80      	pop	{r7, pc}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	20000008 	.word	0x20000008

08000878 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000878:	b590      	push	{r4, r7, lr}
 800087a:	b083      	sub	sp, #12
 800087c:	af00      	add	r7, sp, #0
 800087e:	0002      	movs	r2, r0
 8000880:	6039      	str	r1, [r7, #0]
 8000882:	1dfb      	adds	r3, r7, #7
 8000884:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000886:	1dfb      	adds	r3, r7, #7
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	2b7f      	cmp	r3, #127	; 0x7f
 800088c:	d828      	bhi.n	80008e0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800088e:	4a2f      	ldr	r2, [pc, #188]	; (800094c <__NVIC_SetPriority+0xd4>)
 8000890:	1dfb      	adds	r3, r7, #7
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	b25b      	sxtb	r3, r3
 8000896:	089b      	lsrs	r3, r3, #2
 8000898:	33c0      	adds	r3, #192	; 0xc0
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	589b      	ldr	r3, [r3, r2]
 800089e:	1dfa      	adds	r2, r7, #7
 80008a0:	7812      	ldrb	r2, [r2, #0]
 80008a2:	0011      	movs	r1, r2
 80008a4:	2203      	movs	r2, #3
 80008a6:	400a      	ands	r2, r1
 80008a8:	00d2      	lsls	r2, r2, #3
 80008aa:	21ff      	movs	r1, #255	; 0xff
 80008ac:	4091      	lsls	r1, r2
 80008ae:	000a      	movs	r2, r1
 80008b0:	43d2      	mvns	r2, r2
 80008b2:	401a      	ands	r2, r3
 80008b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	019b      	lsls	r3, r3, #6
 80008ba:	22ff      	movs	r2, #255	; 0xff
 80008bc:	401a      	ands	r2, r3
 80008be:	1dfb      	adds	r3, r7, #7
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	0018      	movs	r0, r3
 80008c4:	2303      	movs	r3, #3
 80008c6:	4003      	ands	r3, r0
 80008c8:	00db      	lsls	r3, r3, #3
 80008ca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008cc:	481f      	ldr	r0, [pc, #124]	; (800094c <__NVIC_SetPriority+0xd4>)
 80008ce:	1dfb      	adds	r3, r7, #7
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	b25b      	sxtb	r3, r3
 80008d4:	089b      	lsrs	r3, r3, #2
 80008d6:	430a      	orrs	r2, r1
 80008d8:	33c0      	adds	r3, #192	; 0xc0
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008de:	e031      	b.n	8000944 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008e0:	4a1b      	ldr	r2, [pc, #108]	; (8000950 <__NVIC_SetPriority+0xd8>)
 80008e2:	1dfb      	adds	r3, r7, #7
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	0019      	movs	r1, r3
 80008e8:	230f      	movs	r3, #15
 80008ea:	400b      	ands	r3, r1
 80008ec:	3b08      	subs	r3, #8
 80008ee:	089b      	lsrs	r3, r3, #2
 80008f0:	3306      	adds	r3, #6
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	18d3      	adds	r3, r2, r3
 80008f6:	3304      	adds	r3, #4
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	1dfa      	adds	r2, r7, #7
 80008fc:	7812      	ldrb	r2, [r2, #0]
 80008fe:	0011      	movs	r1, r2
 8000900:	2203      	movs	r2, #3
 8000902:	400a      	ands	r2, r1
 8000904:	00d2      	lsls	r2, r2, #3
 8000906:	21ff      	movs	r1, #255	; 0xff
 8000908:	4091      	lsls	r1, r2
 800090a:	000a      	movs	r2, r1
 800090c:	43d2      	mvns	r2, r2
 800090e:	401a      	ands	r2, r3
 8000910:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	019b      	lsls	r3, r3, #6
 8000916:	22ff      	movs	r2, #255	; 0xff
 8000918:	401a      	ands	r2, r3
 800091a:	1dfb      	adds	r3, r7, #7
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	0018      	movs	r0, r3
 8000920:	2303      	movs	r3, #3
 8000922:	4003      	ands	r3, r0
 8000924:	00db      	lsls	r3, r3, #3
 8000926:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000928:	4809      	ldr	r0, [pc, #36]	; (8000950 <__NVIC_SetPriority+0xd8>)
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	001c      	movs	r4, r3
 8000930:	230f      	movs	r3, #15
 8000932:	4023      	ands	r3, r4
 8000934:	3b08      	subs	r3, #8
 8000936:	089b      	lsrs	r3, r3, #2
 8000938:	430a      	orrs	r2, r1
 800093a:	3306      	adds	r3, #6
 800093c:	009b      	lsls	r3, r3, #2
 800093e:	18c3      	adds	r3, r0, r3
 8000940:	3304      	adds	r3, #4
 8000942:	601a      	str	r2, [r3, #0]
}
 8000944:	46c0      	nop			; (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	b003      	add	sp, #12
 800094a:	bd90      	pop	{r4, r7, pc}
 800094c:	e000e100 	.word	0xe000e100
 8000950:	e000ed00 	.word	0xe000ed00

08000954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	1e5a      	subs	r2, r3, #1
 8000960:	2380      	movs	r3, #128	; 0x80
 8000962:	045b      	lsls	r3, r3, #17
 8000964:	429a      	cmp	r2, r3
 8000966:	d301      	bcc.n	800096c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000968:	2301      	movs	r3, #1
 800096a:	e010      	b.n	800098e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800096c:	4b0a      	ldr	r3, [pc, #40]	; (8000998 <SysTick_Config+0x44>)
 800096e:	687a      	ldr	r2, [r7, #4]
 8000970:	3a01      	subs	r2, #1
 8000972:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000974:	2301      	movs	r3, #1
 8000976:	425b      	negs	r3, r3
 8000978:	2103      	movs	r1, #3
 800097a:	0018      	movs	r0, r3
 800097c:	f7ff ff7c 	bl	8000878 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000980:	4b05      	ldr	r3, [pc, #20]	; (8000998 <SysTick_Config+0x44>)
 8000982:	2200      	movs	r2, #0
 8000984:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000986:	4b04      	ldr	r3, [pc, #16]	; (8000998 <SysTick_Config+0x44>)
 8000988:	2207      	movs	r2, #7
 800098a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800098c:	2300      	movs	r3, #0
}
 800098e:	0018      	movs	r0, r3
 8000990:	46bd      	mov	sp, r7
 8000992:	b002      	add	sp, #8
 8000994:	bd80      	pop	{r7, pc}
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	e000e010 	.word	0xe000e010

0800099c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60b9      	str	r1, [r7, #8]
 80009a4:	607a      	str	r2, [r7, #4]
 80009a6:	210f      	movs	r1, #15
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	1c02      	adds	r2, r0, #0
 80009ac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009ae:	68ba      	ldr	r2, [r7, #8]
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	b25b      	sxtb	r3, r3
 80009b6:	0011      	movs	r1, r2
 80009b8:	0018      	movs	r0, r3
 80009ba:	f7ff ff5d 	bl	8000878 <__NVIC_SetPriority>
}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	46bd      	mov	sp, r7
 80009c2:	b004      	add	sp, #16
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	b082      	sub	sp, #8
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	0018      	movs	r0, r3
 80009d2:	f7ff ffbf 	bl	8000954 <SysTick_Config>
 80009d6:	0003      	movs	r3, r0
}
 80009d8:	0018      	movs	r0, r3
 80009da:	46bd      	mov	sp, r7
 80009dc:	b002      	add	sp, #8
 80009de:	bd80      	pop	{r7, pc}

080009e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
 80009e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009ea:	2300      	movs	r3, #0
 80009ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009ee:	e14f      	b.n	8000c90 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	2101      	movs	r1, #1
 80009f6:	697a      	ldr	r2, [r7, #20]
 80009f8:	4091      	lsls	r1, r2
 80009fa:	000a      	movs	r2, r1
 80009fc:	4013      	ands	r3, r2
 80009fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d100      	bne.n	8000a08 <HAL_GPIO_Init+0x28>
 8000a06:	e140      	b.n	8000c8a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d00b      	beq.n	8000a28 <HAL_GPIO_Init+0x48>
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d007      	beq.n	8000a28 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a1c:	2b11      	cmp	r3, #17
 8000a1e:	d003      	beq.n	8000a28 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	2b12      	cmp	r3, #18
 8000a26:	d130      	bne.n	8000a8a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	2203      	movs	r2, #3
 8000a34:	409a      	lsls	r2, r3
 8000a36:	0013      	movs	r3, r2
 8000a38:	43da      	mvns	r2, r3
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	68da      	ldr	r2, [r3, #12]
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	005b      	lsls	r3, r3, #1
 8000a48:	409a      	lsls	r2, r3
 8000a4a:	0013      	movs	r3, r2
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a5e:	2201      	movs	r2, #1
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	409a      	lsls	r2, r3
 8000a64:	0013      	movs	r3, r2
 8000a66:	43da      	mvns	r2, r3
 8000a68:	693b      	ldr	r3, [r7, #16]
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	091b      	lsrs	r3, r3, #4
 8000a74:	2201      	movs	r2, #1
 8000a76:	401a      	ands	r2, r3
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	409a      	lsls	r2, r3
 8000a7c:	0013      	movs	r3, r2
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	4313      	orrs	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	68db      	ldr	r3, [r3, #12]
 8000a8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	2203      	movs	r2, #3
 8000a96:	409a      	lsls	r2, r3
 8000a98:	0013      	movs	r3, r2
 8000a9a:	43da      	mvns	r2, r3
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	689a      	ldr	r2, [r3, #8]
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	409a      	lsls	r2, r3
 8000aac:	0013      	movs	r3, r2
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d003      	beq.n	8000aca <HAL_GPIO_Init+0xea>
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	2b12      	cmp	r3, #18
 8000ac8:	d123      	bne.n	8000b12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	08da      	lsrs	r2, r3, #3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	3208      	adds	r2, #8
 8000ad2:	0092      	lsls	r2, r2, #2
 8000ad4:	58d3      	ldr	r3, [r2, r3]
 8000ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	2207      	movs	r2, #7
 8000adc:	4013      	ands	r3, r2
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	220f      	movs	r2, #15
 8000ae2:	409a      	lsls	r2, r3
 8000ae4:	0013      	movs	r3, r2
 8000ae6:	43da      	mvns	r2, r3
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	4013      	ands	r3, r2
 8000aec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	691a      	ldr	r2, [r3, #16]
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	2107      	movs	r1, #7
 8000af6:	400b      	ands	r3, r1
 8000af8:	009b      	lsls	r3, r3, #2
 8000afa:	409a      	lsls	r2, r3
 8000afc:	0013      	movs	r3, r2
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	08da      	lsrs	r2, r3, #3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	3208      	adds	r2, #8
 8000b0c:	0092      	lsls	r2, r2, #2
 8000b0e:	6939      	ldr	r1, [r7, #16]
 8000b10:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	2203      	movs	r2, #3
 8000b1e:	409a      	lsls	r2, r3
 8000b20:	0013      	movs	r3, r2
 8000b22:	43da      	mvns	r2, r3
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	4013      	ands	r3, r2
 8000b28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	2203      	movs	r2, #3
 8000b30:	401a      	ands	r2, r3
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	409a      	lsls	r2, r3
 8000b38:	0013      	movs	r3, r2
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	685a      	ldr	r2, [r3, #4]
 8000b4a:	2380      	movs	r3, #128	; 0x80
 8000b4c:	055b      	lsls	r3, r3, #21
 8000b4e:	4013      	ands	r3, r2
 8000b50:	d100      	bne.n	8000b54 <HAL_GPIO_Init+0x174>
 8000b52:	e09a      	b.n	8000c8a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b54:	4b54      	ldr	r3, [pc, #336]	; (8000ca8 <HAL_GPIO_Init+0x2c8>)
 8000b56:	699a      	ldr	r2, [r3, #24]
 8000b58:	4b53      	ldr	r3, [pc, #332]	; (8000ca8 <HAL_GPIO_Init+0x2c8>)
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	430a      	orrs	r2, r1
 8000b5e:	619a      	str	r2, [r3, #24]
 8000b60:	4b51      	ldr	r3, [pc, #324]	; (8000ca8 <HAL_GPIO_Init+0x2c8>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	2201      	movs	r2, #1
 8000b66:	4013      	ands	r3, r2
 8000b68:	60bb      	str	r3, [r7, #8]
 8000b6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b6c:	4a4f      	ldr	r2, [pc, #316]	; (8000cac <HAL_GPIO_Init+0x2cc>)
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	089b      	lsrs	r3, r3, #2
 8000b72:	3302      	adds	r3, #2
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	589b      	ldr	r3, [r3, r2]
 8000b78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	2203      	movs	r2, #3
 8000b7e:	4013      	ands	r3, r2
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	220f      	movs	r2, #15
 8000b84:	409a      	lsls	r2, r3
 8000b86:	0013      	movs	r3, r2
 8000b88:	43da      	mvns	r2, r3
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b90:	687a      	ldr	r2, [r7, #4]
 8000b92:	2390      	movs	r3, #144	; 0x90
 8000b94:	05db      	lsls	r3, r3, #23
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d013      	beq.n	8000bc2 <HAL_GPIO_Init+0x1e2>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4a44      	ldr	r2, [pc, #272]	; (8000cb0 <HAL_GPIO_Init+0x2d0>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d00d      	beq.n	8000bbe <HAL_GPIO_Init+0x1de>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4a43      	ldr	r2, [pc, #268]	; (8000cb4 <HAL_GPIO_Init+0x2d4>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d007      	beq.n	8000bba <HAL_GPIO_Init+0x1da>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a42      	ldr	r2, [pc, #264]	; (8000cb8 <HAL_GPIO_Init+0x2d8>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d101      	bne.n	8000bb6 <HAL_GPIO_Init+0x1d6>
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	e006      	b.n	8000bc4 <HAL_GPIO_Init+0x1e4>
 8000bb6:	2305      	movs	r3, #5
 8000bb8:	e004      	b.n	8000bc4 <HAL_GPIO_Init+0x1e4>
 8000bba:	2302      	movs	r3, #2
 8000bbc:	e002      	b.n	8000bc4 <HAL_GPIO_Init+0x1e4>
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	e000      	b.n	8000bc4 <HAL_GPIO_Init+0x1e4>
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	697a      	ldr	r2, [r7, #20]
 8000bc6:	2103      	movs	r1, #3
 8000bc8:	400a      	ands	r2, r1
 8000bca:	0092      	lsls	r2, r2, #2
 8000bcc:	4093      	lsls	r3, r2
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bd4:	4935      	ldr	r1, [pc, #212]	; (8000cac <HAL_GPIO_Init+0x2cc>)
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	089b      	lsrs	r3, r3, #2
 8000bda:	3302      	adds	r3, #2
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000be2:	4b36      	ldr	r3, [pc, #216]	; (8000cbc <HAL_GPIO_Init+0x2dc>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	43da      	mvns	r2, r3
 8000bec:	693b      	ldr	r3, [r7, #16]
 8000bee:	4013      	ands	r3, r2
 8000bf0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	685a      	ldr	r2, [r3, #4]
 8000bf6:	2380      	movs	r3, #128	; 0x80
 8000bf8:	025b      	lsls	r3, r3, #9
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	d003      	beq.n	8000c06 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c06:	4b2d      	ldr	r3, [pc, #180]	; (8000cbc <HAL_GPIO_Init+0x2dc>)
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000c0c:	4b2b      	ldr	r3, [pc, #172]	; (8000cbc <HAL_GPIO_Init+0x2dc>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	43da      	mvns	r2, r3
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	685a      	ldr	r2, [r3, #4]
 8000c20:	2380      	movs	r3, #128	; 0x80
 8000c22:	029b      	lsls	r3, r3, #10
 8000c24:	4013      	ands	r3, r2
 8000c26:	d003      	beq.n	8000c30 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c30:	4b22      	ldr	r3, [pc, #136]	; (8000cbc <HAL_GPIO_Init+0x2dc>)
 8000c32:	693a      	ldr	r2, [r7, #16]
 8000c34:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c36:	4b21      	ldr	r3, [pc, #132]	; (8000cbc <HAL_GPIO_Init+0x2dc>)
 8000c38:	689b      	ldr	r3, [r3, #8]
 8000c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	43da      	mvns	r2, r3
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	4013      	ands	r3, r2
 8000c44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685a      	ldr	r2, [r3, #4]
 8000c4a:	2380      	movs	r3, #128	; 0x80
 8000c4c:	035b      	lsls	r3, r3, #13
 8000c4e:	4013      	ands	r3, r2
 8000c50:	d003      	beq.n	8000c5a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c5a:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <HAL_GPIO_Init+0x2dc>)
 8000c5c:	693a      	ldr	r2, [r7, #16]
 8000c5e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c60:	4b16      	ldr	r3, [pc, #88]	; (8000cbc <HAL_GPIO_Init+0x2dc>)
 8000c62:	68db      	ldr	r3, [r3, #12]
 8000c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	43da      	mvns	r2, r3
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685a      	ldr	r2, [r3, #4]
 8000c74:	2380      	movs	r3, #128	; 0x80
 8000c76:	039b      	lsls	r3, r3, #14
 8000c78:	4013      	ands	r3, r2
 8000c7a:	d003      	beq.n	8000c84 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c84:	4b0d      	ldr	r3, [pc, #52]	; (8000cbc <HAL_GPIO_Init+0x2dc>)
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	40da      	lsrs	r2, r3
 8000c98:	1e13      	subs	r3, r2, #0
 8000c9a:	d000      	beq.n	8000c9e <HAL_GPIO_Init+0x2be>
 8000c9c:	e6a8      	b.n	80009f0 <HAL_GPIO_Init+0x10>
  } 
}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	46c0      	nop			; (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b006      	add	sp, #24
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	40010000 	.word	0x40010000
 8000cb0:	48000400 	.word	0x48000400
 8000cb4:	48000800 	.word	0x48000800
 8000cb8:	48000c00 	.word	0x48000c00
 8000cbc:	40010400 	.word	0x40010400

08000cc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	0008      	movs	r0, r1
 8000cca:	0011      	movs	r1, r2
 8000ccc:	1cbb      	adds	r3, r7, #2
 8000cce:	1c02      	adds	r2, r0, #0
 8000cd0:	801a      	strh	r2, [r3, #0]
 8000cd2:	1c7b      	adds	r3, r7, #1
 8000cd4:	1c0a      	adds	r2, r1, #0
 8000cd6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cd8:	1c7b      	adds	r3, r7, #1
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d004      	beq.n	8000cea <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ce0:	1cbb      	adds	r3, r7, #2
 8000ce2:	881a      	ldrh	r2, [r3, #0]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ce8:	e003      	b.n	8000cf2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cea:	1cbb      	adds	r3, r7, #2
 8000cec:	881a      	ldrh	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000cf2:	46c0      	nop			; (mov r8, r8)
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	b002      	add	sp, #8
 8000cf8:	bd80      	pop	{r7, pc}

08000cfa <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	b084      	sub	sp, #16
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	6078      	str	r0, [r7, #4]
 8000d02:	000a      	movs	r2, r1
 8000d04:	1cbb      	adds	r3, r7, #2
 8000d06:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	695b      	ldr	r3, [r3, #20]
 8000d0c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d0e:	1cbb      	adds	r3, r7, #2
 8000d10:	881b      	ldrh	r3, [r3, #0]
 8000d12:	68fa      	ldr	r2, [r7, #12]
 8000d14:	4013      	ands	r3, r2
 8000d16:	041a      	lsls	r2, r3, #16
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	43db      	mvns	r3, r3
 8000d1c:	1cb9      	adds	r1, r7, #2
 8000d1e:	8809      	ldrh	r1, [r1, #0]
 8000d20:	400b      	ands	r3, r1
 8000d22:	431a      	orrs	r2, r3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	619a      	str	r2, [r3, #24]
}
 8000d28:	46c0      	nop			; (mov r8, r8)
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	b004      	add	sp, #16
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b088      	sub	sp, #32
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d101      	bne.n	8000d42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e305      	b.n	800134e <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2201      	movs	r2, #1
 8000d48:	4013      	ands	r3, r2
 8000d4a:	d100      	bne.n	8000d4e <HAL_RCC_OscConfig+0x1e>
 8000d4c:	e08d      	b.n	8000e6a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d4e:	4bc5      	ldr	r3, [pc, #788]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	220c      	movs	r2, #12
 8000d54:	4013      	ands	r3, r2
 8000d56:	2b04      	cmp	r3, #4
 8000d58:	d00e      	beq.n	8000d78 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d5a:	4bc2      	ldr	r3, [pc, #776]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	220c      	movs	r2, #12
 8000d60:	4013      	ands	r3, r2
 8000d62:	2b08      	cmp	r3, #8
 8000d64:	d116      	bne.n	8000d94 <HAL_RCC_OscConfig+0x64>
 8000d66:	4bbf      	ldr	r3, [pc, #764]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000d68:	685a      	ldr	r2, [r3, #4]
 8000d6a:	23c0      	movs	r3, #192	; 0xc0
 8000d6c:	025b      	lsls	r3, r3, #9
 8000d6e:	401a      	ands	r2, r3
 8000d70:	2380      	movs	r3, #128	; 0x80
 8000d72:	025b      	lsls	r3, r3, #9
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d10d      	bne.n	8000d94 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d78:	4bba      	ldr	r3, [pc, #744]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	2380      	movs	r3, #128	; 0x80
 8000d7e:	029b      	lsls	r3, r3, #10
 8000d80:	4013      	ands	r3, r2
 8000d82:	d100      	bne.n	8000d86 <HAL_RCC_OscConfig+0x56>
 8000d84:	e070      	b.n	8000e68 <HAL_RCC_OscConfig+0x138>
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d000      	beq.n	8000d90 <HAL_RCC_OscConfig+0x60>
 8000d8e:	e06b      	b.n	8000e68 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000d90:	2301      	movs	r3, #1
 8000d92:	e2dc      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d107      	bne.n	8000dac <HAL_RCC_OscConfig+0x7c>
 8000d9c:	4bb1      	ldr	r3, [pc, #708]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	4bb0      	ldr	r3, [pc, #704]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000da2:	2180      	movs	r1, #128	; 0x80
 8000da4:	0249      	lsls	r1, r1, #9
 8000da6:	430a      	orrs	r2, r1
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	e02f      	b.n	8000e0c <HAL_RCC_OscConfig+0xdc>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d10c      	bne.n	8000dce <HAL_RCC_OscConfig+0x9e>
 8000db4:	4bab      	ldr	r3, [pc, #684]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4baa      	ldr	r3, [pc, #680]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000dba:	49ab      	ldr	r1, [pc, #684]	; (8001068 <HAL_RCC_OscConfig+0x338>)
 8000dbc:	400a      	ands	r2, r1
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	4ba8      	ldr	r3, [pc, #672]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4ba7      	ldr	r3, [pc, #668]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000dc6:	49a9      	ldr	r1, [pc, #676]	; (800106c <HAL_RCC_OscConfig+0x33c>)
 8000dc8:	400a      	ands	r2, r1
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	e01e      	b.n	8000e0c <HAL_RCC_OscConfig+0xdc>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	2b05      	cmp	r3, #5
 8000dd4:	d10e      	bne.n	8000df4 <HAL_RCC_OscConfig+0xc4>
 8000dd6:	4ba3      	ldr	r3, [pc, #652]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	4ba2      	ldr	r3, [pc, #648]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000ddc:	2180      	movs	r1, #128	; 0x80
 8000dde:	02c9      	lsls	r1, r1, #11
 8000de0:	430a      	orrs	r2, r1
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	4b9f      	ldr	r3, [pc, #636]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	4b9e      	ldr	r3, [pc, #632]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000dea:	2180      	movs	r1, #128	; 0x80
 8000dec:	0249      	lsls	r1, r1, #9
 8000dee:	430a      	orrs	r2, r1
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	e00b      	b.n	8000e0c <HAL_RCC_OscConfig+0xdc>
 8000df4:	4b9b      	ldr	r3, [pc, #620]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	4b9a      	ldr	r3, [pc, #616]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000dfa:	499b      	ldr	r1, [pc, #620]	; (8001068 <HAL_RCC_OscConfig+0x338>)
 8000dfc:	400a      	ands	r2, r1
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	4b98      	ldr	r3, [pc, #608]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	4b97      	ldr	r3, [pc, #604]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000e06:	4999      	ldr	r1, [pc, #612]	; (800106c <HAL_RCC_OscConfig+0x33c>)
 8000e08:	400a      	ands	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d014      	beq.n	8000e3e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e14:	f7ff fd02 	bl	800081c <HAL_GetTick>
 8000e18:	0003      	movs	r3, r0
 8000e1a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e1c:	e008      	b.n	8000e30 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e1e:	f7ff fcfd 	bl	800081c <HAL_GetTick>
 8000e22:	0002      	movs	r2, r0
 8000e24:	69bb      	ldr	r3, [r7, #24]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	2b64      	cmp	r3, #100	; 0x64
 8000e2a:	d901      	bls.n	8000e30 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	e28e      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e30:	4b8c      	ldr	r3, [pc, #560]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	2380      	movs	r3, #128	; 0x80
 8000e36:	029b      	lsls	r3, r3, #10
 8000e38:	4013      	ands	r3, r2
 8000e3a:	d0f0      	beq.n	8000e1e <HAL_RCC_OscConfig+0xee>
 8000e3c:	e015      	b.n	8000e6a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e3e:	f7ff fced 	bl	800081c <HAL_GetTick>
 8000e42:	0003      	movs	r3, r0
 8000e44:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e46:	e008      	b.n	8000e5a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e48:	f7ff fce8 	bl	800081c <HAL_GetTick>
 8000e4c:	0002      	movs	r2, r0
 8000e4e:	69bb      	ldr	r3, [r7, #24]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b64      	cmp	r3, #100	; 0x64
 8000e54:	d901      	bls.n	8000e5a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000e56:	2303      	movs	r3, #3
 8000e58:	e279      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e5a:	4b82      	ldr	r3, [pc, #520]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	2380      	movs	r3, #128	; 0x80
 8000e60:	029b      	lsls	r3, r3, #10
 8000e62:	4013      	ands	r3, r2
 8000e64:	d1f0      	bne.n	8000e48 <HAL_RCC_OscConfig+0x118>
 8000e66:	e000      	b.n	8000e6a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e68:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2202      	movs	r2, #2
 8000e70:	4013      	ands	r3, r2
 8000e72:	d100      	bne.n	8000e76 <HAL_RCC_OscConfig+0x146>
 8000e74:	e06c      	b.n	8000f50 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e76:	4b7b      	ldr	r3, [pc, #492]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	220c      	movs	r2, #12
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	d00e      	beq.n	8000e9e <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e80:	4b78      	ldr	r3, [pc, #480]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	220c      	movs	r2, #12
 8000e86:	4013      	ands	r3, r2
 8000e88:	2b08      	cmp	r3, #8
 8000e8a:	d11f      	bne.n	8000ecc <HAL_RCC_OscConfig+0x19c>
 8000e8c:	4b75      	ldr	r3, [pc, #468]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000e8e:	685a      	ldr	r2, [r3, #4]
 8000e90:	23c0      	movs	r3, #192	; 0xc0
 8000e92:	025b      	lsls	r3, r3, #9
 8000e94:	401a      	ands	r2, r3
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	021b      	lsls	r3, r3, #8
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d116      	bne.n	8000ecc <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e9e:	4b71      	ldr	r3, [pc, #452]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	2202      	movs	r2, #2
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	d005      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x184>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d001      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	e24c      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb4:	4b6b      	ldr	r3, [pc, #428]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	22f8      	movs	r2, #248	; 0xf8
 8000eba:	4393      	bics	r3, r2
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	691b      	ldr	r3, [r3, #16]
 8000ec2:	00da      	lsls	r2, r3, #3
 8000ec4:	4b67      	ldr	r3, [pc, #412]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eca:	e041      	b.n	8000f50 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d024      	beq.n	8000f1e <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ed4:	4b63      	ldr	r3, [pc, #396]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b62      	ldr	r3, [pc, #392]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000eda:	2101      	movs	r1, #1
 8000edc:	430a      	orrs	r2, r1
 8000ede:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee0:	f7ff fc9c 	bl	800081c <HAL_GetTick>
 8000ee4:	0003      	movs	r3, r0
 8000ee6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ee8:	e008      	b.n	8000efc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000eea:	f7ff fc97 	bl	800081c <HAL_GetTick>
 8000eee:	0002      	movs	r2, r0
 8000ef0:	69bb      	ldr	r3, [r7, #24]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	2b02      	cmp	r3, #2
 8000ef6:	d901      	bls.n	8000efc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	e228      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000efc:	4b59      	ldr	r3, [pc, #356]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2202      	movs	r2, #2
 8000f02:	4013      	ands	r3, r2
 8000f04:	d0f1      	beq.n	8000eea <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f06:	4b57      	ldr	r3, [pc, #348]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	22f8      	movs	r2, #248	; 0xf8
 8000f0c:	4393      	bics	r3, r2
 8000f0e:	0019      	movs	r1, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	691b      	ldr	r3, [r3, #16]
 8000f14:	00da      	lsls	r2, r3, #3
 8000f16:	4b53      	ldr	r3, [pc, #332]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	e018      	b.n	8000f50 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f1e:	4b51      	ldr	r3, [pc, #324]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	4b50      	ldr	r3, [pc, #320]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000f24:	2101      	movs	r1, #1
 8000f26:	438a      	bics	r2, r1
 8000f28:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f2a:	f7ff fc77 	bl	800081c <HAL_GetTick>
 8000f2e:	0003      	movs	r3, r0
 8000f30:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f32:	e008      	b.n	8000f46 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f34:	f7ff fc72 	bl	800081c <HAL_GetTick>
 8000f38:	0002      	movs	r2, r0
 8000f3a:	69bb      	ldr	r3, [r7, #24]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d901      	bls.n	8000f46 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8000f42:	2303      	movs	r3, #3
 8000f44:	e203      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f46:	4b47      	ldr	r3, [pc, #284]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	d1f1      	bne.n	8000f34 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2208      	movs	r2, #8
 8000f56:	4013      	ands	r3, r2
 8000f58:	d036      	beq.n	8000fc8 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	69db      	ldr	r3, [r3, #28]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d019      	beq.n	8000f96 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f62:	4b40      	ldr	r3, [pc, #256]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000f64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f66:	4b3f      	ldr	r3, [pc, #252]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000f68:	2101      	movs	r1, #1
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f6e:	f7ff fc55 	bl	800081c <HAL_GetTick>
 8000f72:	0003      	movs	r3, r0
 8000f74:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f76:	e008      	b.n	8000f8a <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f78:	f7ff fc50 	bl	800081c <HAL_GetTick>
 8000f7c:	0002      	movs	r2, r0
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	d901      	bls.n	8000f8a <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e1e1      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f8a:	4b36      	ldr	r3, [pc, #216]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f8e:	2202      	movs	r2, #2
 8000f90:	4013      	ands	r3, r2
 8000f92:	d0f1      	beq.n	8000f78 <HAL_RCC_OscConfig+0x248>
 8000f94:	e018      	b.n	8000fc8 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f96:	4b33      	ldr	r3, [pc, #204]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000f98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f9a:	4b32      	ldr	r3, [pc, #200]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	438a      	bics	r2, r1
 8000fa0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fa2:	f7ff fc3b 	bl	800081c <HAL_GetTick>
 8000fa6:	0003      	movs	r3, r0
 8000fa8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000faa:	e008      	b.n	8000fbe <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fac:	f7ff fc36 	bl	800081c <HAL_GetTick>
 8000fb0:	0002      	movs	r2, r0
 8000fb2:	69bb      	ldr	r3, [r7, #24]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d901      	bls.n	8000fbe <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e1c7      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fbe:	4b29      	ldr	r3, [pc, #164]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc2:	2202      	movs	r2, #2
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	d1f1      	bne.n	8000fac <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2204      	movs	r2, #4
 8000fce:	4013      	ands	r3, r2
 8000fd0:	d100      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x2a4>
 8000fd2:	e0b5      	b.n	8001140 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fd4:	201f      	movs	r0, #31
 8000fd6:	183b      	adds	r3, r7, r0
 8000fd8:	2200      	movs	r2, #0
 8000fda:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fdc:	4b21      	ldr	r3, [pc, #132]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000fde:	69da      	ldr	r2, [r3, #28]
 8000fe0:	2380      	movs	r3, #128	; 0x80
 8000fe2:	055b      	lsls	r3, r3, #21
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	d110      	bne.n	800100a <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fe8:	4b1e      	ldr	r3, [pc, #120]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000fea:	69da      	ldr	r2, [r3, #28]
 8000fec:	4b1d      	ldr	r3, [pc, #116]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000fee:	2180      	movs	r1, #128	; 0x80
 8000ff0:	0549      	lsls	r1, r1, #21
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	61da      	str	r2, [r3, #28]
 8000ff6:	4b1b      	ldr	r3, [pc, #108]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8000ff8:	69da      	ldr	r2, [r3, #28]
 8000ffa:	2380      	movs	r3, #128	; 0x80
 8000ffc:	055b      	lsls	r3, r3, #21
 8000ffe:	4013      	ands	r3, r2
 8001000:	60fb      	str	r3, [r7, #12]
 8001002:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001004:	183b      	adds	r3, r7, r0
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800100a:	4b19      	ldr	r3, [pc, #100]	; (8001070 <HAL_RCC_OscConfig+0x340>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	2380      	movs	r3, #128	; 0x80
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	4013      	ands	r3, r2
 8001014:	d11a      	bne.n	800104c <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001016:	4b16      	ldr	r3, [pc, #88]	; (8001070 <HAL_RCC_OscConfig+0x340>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	4b15      	ldr	r3, [pc, #84]	; (8001070 <HAL_RCC_OscConfig+0x340>)
 800101c:	2180      	movs	r1, #128	; 0x80
 800101e:	0049      	lsls	r1, r1, #1
 8001020:	430a      	orrs	r2, r1
 8001022:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001024:	f7ff fbfa 	bl	800081c <HAL_GetTick>
 8001028:	0003      	movs	r3, r0
 800102a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800102c:	e008      	b.n	8001040 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800102e:	f7ff fbf5 	bl	800081c <HAL_GetTick>
 8001032:	0002      	movs	r2, r0
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	2b64      	cmp	r3, #100	; 0x64
 800103a:	d901      	bls.n	8001040 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 800103c:	2303      	movs	r3, #3
 800103e:	e186      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001040:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <HAL_RCC_OscConfig+0x340>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	2380      	movs	r3, #128	; 0x80
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	4013      	ands	r3, r2
 800104a:	d0f0      	beq.n	800102e <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d10f      	bne.n	8001074 <HAL_RCC_OscConfig+0x344>
 8001054:	4b03      	ldr	r3, [pc, #12]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 8001056:	6a1a      	ldr	r2, [r3, #32]
 8001058:	4b02      	ldr	r3, [pc, #8]	; (8001064 <HAL_RCC_OscConfig+0x334>)
 800105a:	2101      	movs	r1, #1
 800105c:	430a      	orrs	r2, r1
 800105e:	621a      	str	r2, [r3, #32]
 8001060:	e036      	b.n	80010d0 <HAL_RCC_OscConfig+0x3a0>
 8001062:	46c0      	nop			; (mov r8, r8)
 8001064:	40021000 	.word	0x40021000
 8001068:	fffeffff 	.word	0xfffeffff
 800106c:	fffbffff 	.word	0xfffbffff
 8001070:	40007000 	.word	0x40007000
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d10c      	bne.n	8001096 <HAL_RCC_OscConfig+0x366>
 800107c:	4bb6      	ldr	r3, [pc, #728]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 800107e:	6a1a      	ldr	r2, [r3, #32]
 8001080:	4bb5      	ldr	r3, [pc, #724]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001082:	2101      	movs	r1, #1
 8001084:	438a      	bics	r2, r1
 8001086:	621a      	str	r2, [r3, #32]
 8001088:	4bb3      	ldr	r3, [pc, #716]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 800108a:	6a1a      	ldr	r2, [r3, #32]
 800108c:	4bb2      	ldr	r3, [pc, #712]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 800108e:	2104      	movs	r1, #4
 8001090:	438a      	bics	r2, r1
 8001092:	621a      	str	r2, [r3, #32]
 8001094:	e01c      	b.n	80010d0 <HAL_RCC_OscConfig+0x3a0>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	2b05      	cmp	r3, #5
 800109c:	d10c      	bne.n	80010b8 <HAL_RCC_OscConfig+0x388>
 800109e:	4bae      	ldr	r3, [pc, #696]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80010a0:	6a1a      	ldr	r2, [r3, #32]
 80010a2:	4bad      	ldr	r3, [pc, #692]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80010a4:	2104      	movs	r1, #4
 80010a6:	430a      	orrs	r2, r1
 80010a8:	621a      	str	r2, [r3, #32]
 80010aa:	4bab      	ldr	r3, [pc, #684]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80010ac:	6a1a      	ldr	r2, [r3, #32]
 80010ae:	4baa      	ldr	r3, [pc, #680]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80010b0:	2101      	movs	r1, #1
 80010b2:	430a      	orrs	r2, r1
 80010b4:	621a      	str	r2, [r3, #32]
 80010b6:	e00b      	b.n	80010d0 <HAL_RCC_OscConfig+0x3a0>
 80010b8:	4ba7      	ldr	r3, [pc, #668]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80010ba:	6a1a      	ldr	r2, [r3, #32]
 80010bc:	4ba6      	ldr	r3, [pc, #664]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80010be:	2101      	movs	r1, #1
 80010c0:	438a      	bics	r2, r1
 80010c2:	621a      	str	r2, [r3, #32]
 80010c4:	4ba4      	ldr	r3, [pc, #656]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80010c6:	6a1a      	ldr	r2, [r3, #32]
 80010c8:	4ba3      	ldr	r3, [pc, #652]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80010ca:	2104      	movs	r1, #4
 80010cc:	438a      	bics	r2, r1
 80010ce:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d014      	beq.n	8001102 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010d8:	f7ff fba0 	bl	800081c <HAL_GetTick>
 80010dc:	0003      	movs	r3, r0
 80010de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010e0:	e009      	b.n	80010f6 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010e2:	f7ff fb9b 	bl	800081c <HAL_GetTick>
 80010e6:	0002      	movs	r2, r0
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	4a9b      	ldr	r2, [pc, #620]	; (800135c <HAL_RCC_OscConfig+0x62c>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e12b      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010f6:	4b98      	ldr	r3, [pc, #608]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80010f8:	6a1b      	ldr	r3, [r3, #32]
 80010fa:	2202      	movs	r2, #2
 80010fc:	4013      	ands	r3, r2
 80010fe:	d0f0      	beq.n	80010e2 <HAL_RCC_OscConfig+0x3b2>
 8001100:	e013      	b.n	800112a <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001102:	f7ff fb8b 	bl	800081c <HAL_GetTick>
 8001106:	0003      	movs	r3, r0
 8001108:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800110a:	e009      	b.n	8001120 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800110c:	f7ff fb86 	bl	800081c <HAL_GetTick>
 8001110:	0002      	movs	r2, r0
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	4a91      	ldr	r2, [pc, #580]	; (800135c <HAL_RCC_OscConfig+0x62c>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d901      	bls.n	8001120 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	e116      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001120:	4b8d      	ldr	r3, [pc, #564]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001122:	6a1b      	ldr	r3, [r3, #32]
 8001124:	2202      	movs	r2, #2
 8001126:	4013      	ands	r3, r2
 8001128:	d1f0      	bne.n	800110c <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800112a:	231f      	movs	r3, #31
 800112c:	18fb      	adds	r3, r7, r3
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2b01      	cmp	r3, #1
 8001132:	d105      	bne.n	8001140 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001134:	4b88      	ldr	r3, [pc, #544]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001136:	69da      	ldr	r2, [r3, #28]
 8001138:	4b87      	ldr	r3, [pc, #540]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 800113a:	4989      	ldr	r1, [pc, #548]	; (8001360 <HAL_RCC_OscConfig+0x630>)
 800113c:	400a      	ands	r2, r1
 800113e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2210      	movs	r2, #16
 8001146:	4013      	ands	r3, r2
 8001148:	d063      	beq.n	8001212 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	2b01      	cmp	r3, #1
 8001150:	d12a      	bne.n	80011a8 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001152:	4b81      	ldr	r3, [pc, #516]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001154:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001156:	4b80      	ldr	r3, [pc, #512]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001158:	2104      	movs	r1, #4
 800115a:	430a      	orrs	r2, r1
 800115c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800115e:	4b7e      	ldr	r3, [pc, #504]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001160:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001162:	4b7d      	ldr	r3, [pc, #500]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001164:	2101      	movs	r1, #1
 8001166:	430a      	orrs	r2, r1
 8001168:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800116a:	f7ff fb57 	bl	800081c <HAL_GetTick>
 800116e:	0003      	movs	r3, r0
 8001170:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001172:	e008      	b.n	8001186 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001174:	f7ff fb52 	bl	800081c <HAL_GetTick>
 8001178:	0002      	movs	r2, r0
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	2b02      	cmp	r3, #2
 8001180:	d901      	bls.n	8001186 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8001182:	2303      	movs	r3, #3
 8001184:	e0e3      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001186:	4b74      	ldr	r3, [pc, #464]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800118a:	2202      	movs	r2, #2
 800118c:	4013      	ands	r3, r2
 800118e:	d0f1      	beq.n	8001174 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001190:	4b71      	ldr	r3, [pc, #452]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001194:	22f8      	movs	r2, #248	; 0xf8
 8001196:	4393      	bics	r3, r2
 8001198:	0019      	movs	r1, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	699b      	ldr	r3, [r3, #24]
 800119e:	00da      	lsls	r2, r3, #3
 80011a0:	4b6d      	ldr	r3, [pc, #436]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80011a2:	430a      	orrs	r2, r1
 80011a4:	635a      	str	r2, [r3, #52]	; 0x34
 80011a6:	e034      	b.n	8001212 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	695b      	ldr	r3, [r3, #20]
 80011ac:	3305      	adds	r3, #5
 80011ae:	d111      	bne.n	80011d4 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80011b0:	4b69      	ldr	r3, [pc, #420]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80011b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011b4:	4b68      	ldr	r3, [pc, #416]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80011b6:	2104      	movs	r1, #4
 80011b8:	438a      	bics	r2, r1
 80011ba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011bc:	4b66      	ldr	r3, [pc, #408]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80011be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011c0:	22f8      	movs	r2, #248	; 0xf8
 80011c2:	4393      	bics	r3, r2
 80011c4:	0019      	movs	r1, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	00da      	lsls	r2, r3, #3
 80011cc:	4b62      	ldr	r3, [pc, #392]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80011ce:	430a      	orrs	r2, r1
 80011d0:	635a      	str	r2, [r3, #52]	; 0x34
 80011d2:	e01e      	b.n	8001212 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80011d4:	4b60      	ldr	r3, [pc, #384]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80011d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011d8:	4b5f      	ldr	r3, [pc, #380]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80011da:	2104      	movs	r1, #4
 80011dc:	430a      	orrs	r2, r1
 80011de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80011e0:	4b5d      	ldr	r3, [pc, #372]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80011e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011e4:	4b5c      	ldr	r3, [pc, #368]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80011e6:	2101      	movs	r1, #1
 80011e8:	438a      	bics	r2, r1
 80011ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ec:	f7ff fb16 	bl	800081c <HAL_GetTick>
 80011f0:	0003      	movs	r3, r0
 80011f2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011f4:	e008      	b.n	8001208 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011f6:	f7ff fb11 	bl	800081c <HAL_GetTick>
 80011fa:	0002      	movs	r2, r0
 80011fc:	69bb      	ldr	r3, [r7, #24]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	2b02      	cmp	r3, #2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e0a2      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001208:	4b53      	ldr	r3, [pc, #332]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 800120a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800120c:	2202      	movs	r2, #2
 800120e:	4013      	ands	r3, r2
 8001210:	d1f1      	bne.n	80011f6 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6a1b      	ldr	r3, [r3, #32]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d100      	bne.n	800121c <HAL_RCC_OscConfig+0x4ec>
 800121a:	e097      	b.n	800134c <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800121c:	4b4e      	ldr	r3, [pc, #312]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	220c      	movs	r2, #12
 8001222:	4013      	ands	r3, r2
 8001224:	2b08      	cmp	r3, #8
 8001226:	d100      	bne.n	800122a <HAL_RCC_OscConfig+0x4fa>
 8001228:	e06b      	b.n	8001302 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a1b      	ldr	r3, [r3, #32]
 800122e:	2b02      	cmp	r3, #2
 8001230:	d14c      	bne.n	80012cc <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001232:	4b49      	ldr	r3, [pc, #292]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	4b48      	ldr	r3, [pc, #288]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001238:	494a      	ldr	r1, [pc, #296]	; (8001364 <HAL_RCC_OscConfig+0x634>)
 800123a:	400a      	ands	r2, r1
 800123c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800123e:	f7ff faed 	bl	800081c <HAL_GetTick>
 8001242:	0003      	movs	r3, r0
 8001244:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001248:	f7ff fae8 	bl	800081c <HAL_GetTick>
 800124c:	0002      	movs	r2, r0
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b02      	cmp	r3, #2
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e079      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800125a:	4b3f      	ldr	r3, [pc, #252]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	2380      	movs	r3, #128	; 0x80
 8001260:	049b      	lsls	r3, r3, #18
 8001262:	4013      	ands	r3, r2
 8001264:	d1f0      	bne.n	8001248 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001266:	4b3c      	ldr	r3, [pc, #240]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800126a:	220f      	movs	r2, #15
 800126c:	4393      	bics	r3, r2
 800126e:	0019      	movs	r1, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001274:	4b38      	ldr	r3, [pc, #224]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001276:	430a      	orrs	r2, r1
 8001278:	62da      	str	r2, [r3, #44]	; 0x2c
 800127a:	4b37      	ldr	r3, [pc, #220]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	4a3a      	ldr	r2, [pc, #232]	; (8001368 <HAL_RCC_OscConfig+0x638>)
 8001280:	4013      	ands	r3, r2
 8001282:	0019      	movs	r1, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800128c:	431a      	orrs	r2, r3
 800128e:	4b32      	ldr	r3, [pc, #200]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001290:	430a      	orrs	r2, r1
 8001292:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001294:	4b30      	ldr	r3, [pc, #192]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	4b2f      	ldr	r3, [pc, #188]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 800129a:	2180      	movs	r1, #128	; 0x80
 800129c:	0449      	lsls	r1, r1, #17
 800129e:	430a      	orrs	r2, r1
 80012a0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a2:	f7ff fabb 	bl	800081c <HAL_GetTick>
 80012a6:	0003      	movs	r3, r0
 80012a8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012aa:	e008      	b.n	80012be <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012ac:	f7ff fab6 	bl	800081c <HAL_GetTick>
 80012b0:	0002      	movs	r2, r0
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d901      	bls.n	80012be <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 80012ba:	2303      	movs	r3, #3
 80012bc:	e047      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012be:	4b26      	ldr	r3, [pc, #152]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	2380      	movs	r3, #128	; 0x80
 80012c4:	049b      	lsls	r3, r3, #18
 80012c6:	4013      	ands	r3, r2
 80012c8:	d0f0      	beq.n	80012ac <HAL_RCC_OscConfig+0x57c>
 80012ca:	e03f      	b.n	800134c <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012cc:	4b22      	ldr	r3, [pc, #136]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b21      	ldr	r3, [pc, #132]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80012d2:	4924      	ldr	r1, [pc, #144]	; (8001364 <HAL_RCC_OscConfig+0x634>)
 80012d4:	400a      	ands	r2, r1
 80012d6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d8:	f7ff faa0 	bl	800081c <HAL_GetTick>
 80012dc:	0003      	movs	r3, r0
 80012de:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012e0:	e008      	b.n	80012f4 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012e2:	f7ff fa9b 	bl	800081c <HAL_GetTick>
 80012e6:	0002      	movs	r2, r0
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e02c      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f4:	4b18      	ldr	r3, [pc, #96]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	2380      	movs	r3, #128	; 0x80
 80012fa:	049b      	lsls	r3, r3, #18
 80012fc:	4013      	ands	r3, r2
 80012fe:	d1f0      	bne.n	80012e2 <HAL_RCC_OscConfig+0x5b2>
 8001300:	e024      	b.n	800134c <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a1b      	ldr	r3, [r3, #32]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d101      	bne.n	800130e <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e01f      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800130e:	4b12      	ldr	r3, [pc, #72]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001314:	4b10      	ldr	r3, [pc, #64]	; (8001358 <HAL_RCC_OscConfig+0x628>)
 8001316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001318:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800131a:	697a      	ldr	r2, [r7, #20]
 800131c:	23c0      	movs	r3, #192	; 0xc0
 800131e:	025b      	lsls	r3, r3, #9
 8001320:	401a      	ands	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001326:	429a      	cmp	r2, r3
 8001328:	d10e      	bne.n	8001348 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	220f      	movs	r2, #15
 800132e:	401a      	ands	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001334:	429a      	cmp	r2, r3
 8001336:	d107      	bne.n	8001348 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001338:	697a      	ldr	r2, [r7, #20]
 800133a:	23f0      	movs	r3, #240	; 0xf0
 800133c:	039b      	lsls	r3, r3, #14
 800133e:	401a      	ands	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001344:	429a      	cmp	r2, r3
 8001346:	d001      	beq.n	800134c <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e000      	b.n	800134e <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 800134c:	2300      	movs	r3, #0
}
 800134e:	0018      	movs	r0, r3
 8001350:	46bd      	mov	sp, r7
 8001352:	b008      	add	sp, #32
 8001354:	bd80      	pop	{r7, pc}
 8001356:	46c0      	nop			; (mov r8, r8)
 8001358:	40021000 	.word	0x40021000
 800135c:	00001388 	.word	0x00001388
 8001360:	efffffff 	.word	0xefffffff
 8001364:	feffffff 	.word	0xfeffffff
 8001368:	ffc27fff 	.word	0xffc27fff

0800136c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d101      	bne.n	8001380 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e0b3      	b.n	80014e8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001380:	4b5b      	ldr	r3, [pc, #364]	; (80014f0 <HAL_RCC_ClockConfig+0x184>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2201      	movs	r2, #1
 8001386:	4013      	ands	r3, r2
 8001388:	683a      	ldr	r2, [r7, #0]
 800138a:	429a      	cmp	r2, r3
 800138c:	d911      	bls.n	80013b2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800138e:	4b58      	ldr	r3, [pc, #352]	; (80014f0 <HAL_RCC_ClockConfig+0x184>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2201      	movs	r2, #1
 8001394:	4393      	bics	r3, r2
 8001396:	0019      	movs	r1, r3
 8001398:	4b55      	ldr	r3, [pc, #340]	; (80014f0 <HAL_RCC_ClockConfig+0x184>)
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	430a      	orrs	r2, r1
 800139e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013a0:	4b53      	ldr	r3, [pc, #332]	; (80014f0 <HAL_RCC_ClockConfig+0x184>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2201      	movs	r2, #1
 80013a6:	4013      	ands	r3, r2
 80013a8:	683a      	ldr	r2, [r7, #0]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d001      	beq.n	80013b2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e09a      	b.n	80014e8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2202      	movs	r2, #2
 80013b8:	4013      	ands	r3, r2
 80013ba:	d015      	beq.n	80013e8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2204      	movs	r2, #4
 80013c2:	4013      	ands	r3, r2
 80013c4:	d006      	beq.n	80013d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80013c6:	4b4b      	ldr	r3, [pc, #300]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 80013c8:	685a      	ldr	r2, [r3, #4]
 80013ca:	4b4a      	ldr	r3, [pc, #296]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 80013cc:	21e0      	movs	r1, #224	; 0xe0
 80013ce:	00c9      	lsls	r1, r1, #3
 80013d0:	430a      	orrs	r2, r1
 80013d2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013d4:	4b47      	ldr	r3, [pc, #284]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	22f0      	movs	r2, #240	; 0xf0
 80013da:	4393      	bics	r3, r2
 80013dc:	0019      	movs	r1, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	689a      	ldr	r2, [r3, #8]
 80013e2:	4b44      	ldr	r3, [pc, #272]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 80013e4:	430a      	orrs	r2, r1
 80013e6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2201      	movs	r2, #1
 80013ee:	4013      	ands	r3, r2
 80013f0:	d040      	beq.n	8001474 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d107      	bne.n	800140a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013fa:	4b3e      	ldr	r3, [pc, #248]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	2380      	movs	r3, #128	; 0x80
 8001400:	029b      	lsls	r3, r3, #10
 8001402:	4013      	ands	r3, r2
 8001404:	d114      	bne.n	8001430 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	e06e      	b.n	80014e8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	2b02      	cmp	r3, #2
 8001410:	d107      	bne.n	8001422 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001412:	4b38      	ldr	r3, [pc, #224]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	2380      	movs	r3, #128	; 0x80
 8001418:	049b      	lsls	r3, r3, #18
 800141a:	4013      	ands	r3, r2
 800141c:	d108      	bne.n	8001430 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e062      	b.n	80014e8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001422:	4b34      	ldr	r3, [pc, #208]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2202      	movs	r2, #2
 8001428:	4013      	ands	r3, r2
 800142a:	d101      	bne.n	8001430 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e05b      	b.n	80014e8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001430:	4b30      	ldr	r3, [pc, #192]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	2203      	movs	r2, #3
 8001436:	4393      	bics	r3, r2
 8001438:	0019      	movs	r1, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	685a      	ldr	r2, [r3, #4]
 800143e:	4b2d      	ldr	r3, [pc, #180]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 8001440:	430a      	orrs	r2, r1
 8001442:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001444:	f7ff f9ea 	bl	800081c <HAL_GetTick>
 8001448:	0003      	movs	r3, r0
 800144a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800144c:	e009      	b.n	8001462 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800144e:	f7ff f9e5 	bl	800081c <HAL_GetTick>
 8001452:	0002      	movs	r2, r0
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	4a27      	ldr	r2, [pc, #156]	; (80014f8 <HAL_RCC_ClockConfig+0x18c>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e042      	b.n	80014e8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001462:	4b24      	ldr	r3, [pc, #144]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	220c      	movs	r2, #12
 8001468:	401a      	ands	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	429a      	cmp	r2, r3
 8001472:	d1ec      	bne.n	800144e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001474:	4b1e      	ldr	r3, [pc, #120]	; (80014f0 <HAL_RCC_ClockConfig+0x184>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2201      	movs	r2, #1
 800147a:	4013      	ands	r3, r2
 800147c:	683a      	ldr	r2, [r7, #0]
 800147e:	429a      	cmp	r2, r3
 8001480:	d211      	bcs.n	80014a6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001482:	4b1b      	ldr	r3, [pc, #108]	; (80014f0 <HAL_RCC_ClockConfig+0x184>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2201      	movs	r2, #1
 8001488:	4393      	bics	r3, r2
 800148a:	0019      	movs	r1, r3
 800148c:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <HAL_RCC_ClockConfig+0x184>)
 800148e:	683a      	ldr	r2, [r7, #0]
 8001490:	430a      	orrs	r2, r1
 8001492:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001494:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <HAL_RCC_ClockConfig+0x184>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2201      	movs	r2, #1
 800149a:	4013      	ands	r3, r2
 800149c:	683a      	ldr	r2, [r7, #0]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d001      	beq.n	80014a6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e020      	b.n	80014e8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2204      	movs	r2, #4
 80014ac:	4013      	ands	r3, r2
 80014ae:	d009      	beq.n	80014c4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80014b0:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	4a11      	ldr	r2, [pc, #68]	; (80014fc <HAL_RCC_ClockConfig+0x190>)
 80014b6:	4013      	ands	r3, r2
 80014b8:	0019      	movs	r1, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	68da      	ldr	r2, [r3, #12]
 80014be:	4b0d      	ldr	r3, [pc, #52]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 80014c0:	430a      	orrs	r2, r1
 80014c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80014c4:	f000 f820 	bl	8001508 <HAL_RCC_GetSysClockFreq>
 80014c8:	0001      	movs	r1, r0
 80014ca:	4b0a      	ldr	r3, [pc, #40]	; (80014f4 <HAL_RCC_ClockConfig+0x188>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	091b      	lsrs	r3, r3, #4
 80014d0:	220f      	movs	r2, #15
 80014d2:	4013      	ands	r3, r2
 80014d4:	4a0a      	ldr	r2, [pc, #40]	; (8001500 <HAL_RCC_ClockConfig+0x194>)
 80014d6:	5cd3      	ldrb	r3, [r2, r3]
 80014d8:	000a      	movs	r2, r1
 80014da:	40da      	lsrs	r2, r3
 80014dc:	4b09      	ldr	r3, [pc, #36]	; (8001504 <HAL_RCC_ClockConfig+0x198>)
 80014de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80014e0:	2000      	movs	r0, #0
 80014e2:	f7ff f955 	bl	8000790 <HAL_InitTick>
  
  return HAL_OK;
 80014e6:	2300      	movs	r3, #0
}
 80014e8:	0018      	movs	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b004      	add	sp, #16
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40022000 	.word	0x40022000
 80014f4:	40021000 	.word	0x40021000
 80014f8:	00001388 	.word	0x00001388
 80014fc:	fffff8ff 	.word	0xfffff8ff
 8001500:	080023bc 	.word	0x080023bc
 8001504:	20000000 	.word	0x20000000

08001508 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001508:	b590      	push	{r4, r7, lr}
 800150a:	b08f      	sub	sp, #60	; 0x3c
 800150c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800150e:	2314      	movs	r3, #20
 8001510:	18fb      	adds	r3, r7, r3
 8001512:	4a2c      	ldr	r2, [pc, #176]	; (80015c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001514:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001516:	c313      	stmia	r3!, {r0, r1, r4}
 8001518:	6812      	ldr	r2, [r2, #0]
 800151a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	4a2a      	ldr	r2, [pc, #168]	; (80015c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001520:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001522:	c313      	stmia	r3!, {r0, r1, r4}
 8001524:	6812      	ldr	r2, [r2, #0]
 8001526:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001528:	2300      	movs	r3, #0
 800152a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800152c:	2300      	movs	r3, #0
 800152e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001530:	2300      	movs	r3, #0
 8001532:	637b      	str	r3, [r7, #52]	; 0x34
 8001534:	2300      	movs	r3, #0
 8001536:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001538:	2300      	movs	r3, #0
 800153a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800153c:	4b23      	ldr	r3, [pc, #140]	; (80015cc <HAL_RCC_GetSysClockFreq+0xc4>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001544:	220c      	movs	r2, #12
 8001546:	4013      	ands	r3, r2
 8001548:	2b04      	cmp	r3, #4
 800154a:	d002      	beq.n	8001552 <HAL_RCC_GetSysClockFreq+0x4a>
 800154c:	2b08      	cmp	r3, #8
 800154e:	d003      	beq.n	8001558 <HAL_RCC_GetSysClockFreq+0x50>
 8001550:	e02f      	b.n	80015b2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001552:	4b1f      	ldr	r3, [pc, #124]	; (80015d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001554:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001556:	e02f      	b.n	80015b8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800155a:	0c9b      	lsrs	r3, r3, #18
 800155c:	220f      	movs	r2, #15
 800155e:	4013      	ands	r3, r2
 8001560:	2214      	movs	r2, #20
 8001562:	18ba      	adds	r2, r7, r2
 8001564:	5cd3      	ldrb	r3, [r2, r3]
 8001566:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001568:	4b18      	ldr	r3, [pc, #96]	; (80015cc <HAL_RCC_GetSysClockFreq+0xc4>)
 800156a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800156c:	220f      	movs	r2, #15
 800156e:	4013      	ands	r3, r2
 8001570:	1d3a      	adds	r2, r7, #4
 8001572:	5cd3      	ldrb	r3, [r2, r3]
 8001574:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001576:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001578:	23c0      	movs	r3, #192	; 0xc0
 800157a:	025b      	lsls	r3, r3, #9
 800157c:	401a      	ands	r2, r3
 800157e:	2380      	movs	r3, #128	; 0x80
 8001580:	025b      	lsls	r3, r3, #9
 8001582:	429a      	cmp	r2, r3
 8001584:	d109      	bne.n	800159a <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001586:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001588:	4811      	ldr	r0, [pc, #68]	; (80015d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800158a:	f7fe fdbd 	bl	8000108 <__udivsi3>
 800158e:	0003      	movs	r3, r0
 8001590:	001a      	movs	r2, r3
 8001592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001594:	4353      	muls	r3, r2
 8001596:	637b      	str	r3, [r7, #52]	; 0x34
 8001598:	e008      	b.n	80015ac <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800159a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800159c:	480c      	ldr	r0, [pc, #48]	; (80015d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800159e:	f7fe fdb3 	bl	8000108 <__udivsi3>
 80015a2:	0003      	movs	r3, r0
 80015a4:	001a      	movs	r2, r3
 80015a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a8:	4353      	muls	r3, r2
 80015aa:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80015ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015ae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80015b0:	e002      	b.n	80015b8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015b2:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80015b4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80015b6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80015b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80015ba:	0018      	movs	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	b00f      	add	sp, #60	; 0x3c
 80015c0:	bd90      	pop	{r4, r7, pc}
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	0800239c 	.word	0x0800239c
 80015c8:	080023ac 	.word	0x080023ac
 80015cc:	40021000 	.word	0x40021000
 80015d0:	007a1200 	.word	0x007a1200

080015d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d101      	bne.n	80015e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e042      	b.n	800166c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	223d      	movs	r2, #61	; 0x3d
 80015ea:	5c9b      	ldrb	r3, [r3, r2]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d107      	bne.n	8001602 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	223c      	movs	r2, #60	; 0x3c
 80015f6:	2100      	movs	r1, #0
 80015f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	0018      	movs	r0, r3
 80015fe:	f7ff f811 	bl	8000624 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	223d      	movs	r2, #61	; 0x3d
 8001606:	2102      	movs	r1, #2
 8001608:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	3304      	adds	r3, #4
 8001612:	0019      	movs	r1, r3
 8001614:	0010      	movs	r0, r2
 8001616:	f000 fb01 	bl	8001c1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2246      	movs	r2, #70	; 0x46
 800161e:	2101      	movs	r1, #1
 8001620:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	223e      	movs	r2, #62	; 0x3e
 8001626:	2101      	movs	r1, #1
 8001628:	5499      	strb	r1, [r3, r2]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	223f      	movs	r2, #63	; 0x3f
 800162e:	2101      	movs	r1, #1
 8001630:	5499      	strb	r1, [r3, r2]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2240      	movs	r2, #64	; 0x40
 8001636:	2101      	movs	r1, #1
 8001638:	5499      	strb	r1, [r3, r2]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2241      	movs	r2, #65	; 0x41
 800163e:	2101      	movs	r1, #1
 8001640:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2242      	movs	r2, #66	; 0x42
 8001646:	2101      	movs	r1, #1
 8001648:	5499      	strb	r1, [r3, r2]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2243      	movs	r2, #67	; 0x43
 800164e:	2101      	movs	r1, #1
 8001650:	5499      	strb	r1, [r3, r2]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2244      	movs	r2, #68	; 0x44
 8001656:	2101      	movs	r1, #1
 8001658:	5499      	strb	r1, [r3, r2]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2245      	movs	r2, #69	; 0x45
 800165e:	2101      	movs	r1, #1
 8001660:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	223d      	movs	r2, #61	; 0x3d
 8001666:	2101      	movs	r1, #1
 8001668:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800166a:	2300      	movs	r3, #0
}
 800166c:	0018      	movs	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	b002      	add	sp, #8
 8001672:	bd80      	pop	{r7, pc}

08001674 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	223d      	movs	r2, #61	; 0x3d
 8001680:	5c9b      	ldrb	r3, [r3, r2]
 8001682:	b2db      	uxtb	r3, r3
 8001684:	2b01      	cmp	r3, #1
 8001686:	d001      	beq.n	800168c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e02d      	b.n	80016e8 <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	223d      	movs	r2, #61	; 0x3d
 8001690:	2102      	movs	r1, #2
 8001692:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a15      	ldr	r2, [pc, #84]	; (80016f0 <HAL_TIM_Base_Start+0x7c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d009      	beq.n	80016b2 <HAL_TIM_Base_Start+0x3e>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a14      	ldr	r2, [pc, #80]	; (80016f4 <HAL_TIM_Base_Start+0x80>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d004      	beq.n	80016b2 <HAL_TIM_Base_Start+0x3e>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a12      	ldr	r2, [pc, #72]	; (80016f8 <HAL_TIM_Base_Start+0x84>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d111      	bne.n	80016d6 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	2207      	movs	r2, #7
 80016ba:	4013      	ands	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	2b06      	cmp	r3, #6
 80016c2:	d010      	beq.n	80016e6 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2101      	movs	r1, #1
 80016d0:	430a      	orrs	r2, r1
 80016d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016d4:	e007      	b.n	80016e6 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2101      	movs	r1, #1
 80016e2:	430a      	orrs	r2, r1
 80016e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	0018      	movs	r0, r3
 80016ea:	46bd      	mov	sp, r7
 80016ec:	b004      	add	sp, #16
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40012c00 	.word	0x40012c00
 80016f4:	40000400 	.word	0x40000400
 80016f8:	40014000 	.word	0x40014000

080016fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e042      	b.n	8001794 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	223d      	movs	r2, #61	; 0x3d
 8001712:	5c9b      	ldrb	r3, [r3, r2]
 8001714:	b2db      	uxtb	r3, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	d107      	bne.n	800172a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	223c      	movs	r2, #60	; 0x3c
 800171e:	2100      	movs	r1, #0
 8001720:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	0018      	movs	r0, r3
 8001726:	f000 f839 	bl	800179c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	223d      	movs	r2, #61	; 0x3d
 800172e:	2102      	movs	r1, #2
 8001730:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	3304      	adds	r3, #4
 800173a:	0019      	movs	r1, r3
 800173c:	0010      	movs	r0, r2
 800173e:	f000 fa6d 	bl	8001c1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2246      	movs	r2, #70	; 0x46
 8001746:	2101      	movs	r1, #1
 8001748:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	223e      	movs	r2, #62	; 0x3e
 800174e:	2101      	movs	r1, #1
 8001750:	5499      	strb	r1, [r3, r2]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	223f      	movs	r2, #63	; 0x3f
 8001756:	2101      	movs	r1, #1
 8001758:	5499      	strb	r1, [r3, r2]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2240      	movs	r2, #64	; 0x40
 800175e:	2101      	movs	r1, #1
 8001760:	5499      	strb	r1, [r3, r2]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2241      	movs	r2, #65	; 0x41
 8001766:	2101      	movs	r1, #1
 8001768:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2242      	movs	r2, #66	; 0x42
 800176e:	2101      	movs	r1, #1
 8001770:	5499      	strb	r1, [r3, r2]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2243      	movs	r2, #67	; 0x43
 8001776:	2101      	movs	r1, #1
 8001778:	5499      	strb	r1, [r3, r2]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2244      	movs	r2, #68	; 0x44
 800177e:	2101      	movs	r1, #1
 8001780:	5499      	strb	r1, [r3, r2]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2245      	movs	r2, #69	; 0x45
 8001786:	2101      	movs	r1, #1
 8001788:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	223d      	movs	r2, #61	; 0x3d
 800178e:	2101      	movs	r1, #1
 8001790:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001792:	2300      	movs	r3, #0
}
 8001794:	0018      	movs	r0, r3
 8001796:	46bd      	mov	sp, r7
 8001798:	b002      	add	sp, #8
 800179a:	bd80      	pop	{r7, pc}

0800179c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80017a4:	46c0      	nop			; (mov r8, r8)
 80017a6:	46bd      	mov	sp, r7
 80017a8:	b002      	add	sp, #8
 80017aa:	bd80      	pop	{r7, pc}

080017ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d108      	bne.n	80017ce <HAL_TIM_PWM_Start+0x22>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	223e      	movs	r2, #62	; 0x3e
 80017c0:	5c9b      	ldrb	r3, [r3, r2]
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	3b01      	subs	r3, #1
 80017c6:	1e5a      	subs	r2, r3, #1
 80017c8:	4193      	sbcs	r3, r2
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	e01f      	b.n	800180e <HAL_TIM_PWM_Start+0x62>
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	2b04      	cmp	r3, #4
 80017d2:	d108      	bne.n	80017e6 <HAL_TIM_PWM_Start+0x3a>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	223f      	movs	r2, #63	; 0x3f
 80017d8:	5c9b      	ldrb	r3, [r3, r2]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	3b01      	subs	r3, #1
 80017de:	1e5a      	subs	r2, r3, #1
 80017e0:	4193      	sbcs	r3, r2
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	e013      	b.n	800180e <HAL_TIM_PWM_Start+0x62>
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	2b08      	cmp	r3, #8
 80017ea:	d108      	bne.n	80017fe <HAL_TIM_PWM_Start+0x52>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2240      	movs	r2, #64	; 0x40
 80017f0:	5c9b      	ldrb	r3, [r3, r2]
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	3b01      	subs	r3, #1
 80017f6:	1e5a      	subs	r2, r3, #1
 80017f8:	4193      	sbcs	r3, r2
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	e007      	b.n	800180e <HAL_TIM_PWM_Start+0x62>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2241      	movs	r2, #65	; 0x41
 8001802:	5c9b      	ldrb	r3, [r3, r2]
 8001804:	b2db      	uxtb	r3, r3
 8001806:	3b01      	subs	r3, #1
 8001808:	1e5a      	subs	r2, r3, #1
 800180a:	4193      	sbcs	r3, r2
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e06e      	b.n	80018f4 <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d104      	bne.n	8001826 <HAL_TIM_PWM_Start+0x7a>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	223e      	movs	r2, #62	; 0x3e
 8001820:	2102      	movs	r1, #2
 8001822:	5499      	strb	r1, [r3, r2]
 8001824:	e013      	b.n	800184e <HAL_TIM_PWM_Start+0xa2>
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	2b04      	cmp	r3, #4
 800182a:	d104      	bne.n	8001836 <HAL_TIM_PWM_Start+0x8a>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	223f      	movs	r2, #63	; 0x3f
 8001830:	2102      	movs	r1, #2
 8001832:	5499      	strb	r1, [r3, r2]
 8001834:	e00b      	b.n	800184e <HAL_TIM_PWM_Start+0xa2>
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	2b08      	cmp	r3, #8
 800183a:	d104      	bne.n	8001846 <HAL_TIM_PWM_Start+0x9a>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2240      	movs	r2, #64	; 0x40
 8001840:	2102      	movs	r1, #2
 8001842:	5499      	strb	r1, [r3, r2]
 8001844:	e003      	b.n	800184e <HAL_TIM_PWM_Start+0xa2>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2241      	movs	r2, #65	; 0x41
 800184a:	2102      	movs	r1, #2
 800184c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	6839      	ldr	r1, [r7, #0]
 8001854:	2201      	movs	r2, #1
 8001856:	0018      	movs	r0, r3
 8001858:	f000 fcec 	bl	8002234 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a26      	ldr	r2, [pc, #152]	; (80018fc <HAL_TIM_PWM_Start+0x150>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d00e      	beq.n	8001884 <HAL_TIM_PWM_Start+0xd8>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a25      	ldr	r2, [pc, #148]	; (8001900 <HAL_TIM_PWM_Start+0x154>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d009      	beq.n	8001884 <HAL_TIM_PWM_Start+0xd8>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a23      	ldr	r2, [pc, #140]	; (8001904 <HAL_TIM_PWM_Start+0x158>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d004      	beq.n	8001884 <HAL_TIM_PWM_Start+0xd8>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a22      	ldr	r2, [pc, #136]	; (8001908 <HAL_TIM_PWM_Start+0x15c>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d101      	bne.n	8001888 <HAL_TIM_PWM_Start+0xdc>
 8001884:	2301      	movs	r3, #1
 8001886:	e000      	b.n	800188a <HAL_TIM_PWM_Start+0xde>
 8001888:	2300      	movs	r3, #0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d008      	beq.n	80018a0 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2180      	movs	r1, #128	; 0x80
 800189a:	0209      	lsls	r1, r1, #8
 800189c:	430a      	orrs	r2, r1
 800189e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a15      	ldr	r2, [pc, #84]	; (80018fc <HAL_TIM_PWM_Start+0x150>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d009      	beq.n	80018be <HAL_TIM_PWM_Start+0x112>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a17      	ldr	r2, [pc, #92]	; (800190c <HAL_TIM_PWM_Start+0x160>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d004      	beq.n	80018be <HAL_TIM_PWM_Start+0x112>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a11      	ldr	r2, [pc, #68]	; (8001900 <HAL_TIM_PWM_Start+0x154>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d111      	bne.n	80018e2 <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	2207      	movs	r2, #7
 80018c6:	4013      	ands	r3, r2
 80018c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	2b06      	cmp	r3, #6
 80018ce:	d010      	beq.n	80018f2 <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2101      	movs	r1, #1
 80018dc:	430a      	orrs	r2, r1
 80018de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018e0:	e007      	b.n	80018f2 <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2101      	movs	r1, #1
 80018ee:	430a      	orrs	r2, r1
 80018f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	0018      	movs	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b004      	add	sp, #16
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40012c00 	.word	0x40012c00
 8001900:	40014000 	.word	0x40014000
 8001904:	40014400 	.word	0x40014400
 8001908:	40014800 	.word	0x40014800
 800190c:	40000400 	.word	0x40000400

08001910 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	223c      	movs	r2, #60	; 0x3c
 8001920:	5c9b      	ldrb	r3, [r3, r2]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d101      	bne.n	800192a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001926:	2302      	movs	r3, #2
 8001928:	e0a7      	b.n	8001a7a <HAL_TIM_PWM_ConfigChannel+0x16a>
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	223c      	movs	r2, #60	; 0x3c
 800192e:	2101      	movs	r1, #1
 8001930:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b0c      	cmp	r3, #12
 8001936:	d100      	bne.n	800193a <HAL_TIM_PWM_ConfigChannel+0x2a>
 8001938:	e076      	b.n	8001a28 <HAL_TIM_PWM_ConfigChannel+0x118>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b0c      	cmp	r3, #12
 800193e:	d900      	bls.n	8001942 <HAL_TIM_PWM_ConfigChannel+0x32>
 8001940:	e095      	b.n	8001a6e <HAL_TIM_PWM_ConfigChannel+0x15e>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2b08      	cmp	r3, #8
 8001946:	d04e      	beq.n	80019e6 <HAL_TIM_PWM_ConfigChannel+0xd6>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b08      	cmp	r3, #8
 800194c:	d900      	bls.n	8001950 <HAL_TIM_PWM_ConfigChannel+0x40>
 800194e:	e08e      	b.n	8001a6e <HAL_TIM_PWM_ConfigChannel+0x15e>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d003      	beq.n	800195e <HAL_TIM_PWM_ConfigChannel+0x4e>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b04      	cmp	r3, #4
 800195a:	d021      	beq.n	80019a0 <HAL_TIM_PWM_ConfigChannel+0x90>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 800195c:	e087      	b.n	8001a6e <HAL_TIM_PWM_ConfigChannel+0x15e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	68ba      	ldr	r2, [r7, #8]
 8001964:	0011      	movs	r1, r2
 8001966:	0018      	movs	r0, r3
 8001968:	f000 f9ce 	bl	8001d08 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	699a      	ldr	r2, [r3, #24]
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2108      	movs	r1, #8
 8001978:	430a      	orrs	r2, r1
 800197a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	699a      	ldr	r2, [r3, #24]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2104      	movs	r1, #4
 8001988:	438a      	bics	r2, r1
 800198a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6999      	ldr	r1, [r3, #24]
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	691a      	ldr	r2, [r3, #16]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	430a      	orrs	r2, r1
 800199c:	619a      	str	r2, [r3, #24]
      break;
 800199e:	e067      	b.n	8001a70 <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	68ba      	ldr	r2, [r7, #8]
 80019a6:	0011      	movs	r1, r2
 80019a8:	0018      	movs	r0, r3
 80019aa:	f000 fa35 	bl	8001e18 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	699a      	ldr	r2, [r3, #24]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2180      	movs	r1, #128	; 0x80
 80019ba:	0109      	lsls	r1, r1, #4
 80019bc:	430a      	orrs	r2, r1
 80019be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	699a      	ldr	r2, [r3, #24]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	492e      	ldr	r1, [pc, #184]	; (8001a84 <HAL_TIM_PWM_ConfigChannel+0x174>)
 80019cc:	400a      	ands	r2, r1
 80019ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	6999      	ldr	r1, [r3, #24]
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	021a      	lsls	r2, r3, #8
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	430a      	orrs	r2, r1
 80019e2:	619a      	str	r2, [r3, #24]
      break;
 80019e4:	e044      	b.n	8001a70 <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	68ba      	ldr	r2, [r7, #8]
 80019ec:	0011      	movs	r1, r2
 80019ee:	0018      	movs	r0, r3
 80019f0:	f000 fa96 	bl	8001f20 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	69da      	ldr	r2, [r3, #28]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2108      	movs	r1, #8
 8001a00:	430a      	orrs	r2, r1
 8001a02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	69da      	ldr	r2, [r3, #28]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2104      	movs	r1, #4
 8001a10:	438a      	bics	r2, r1
 8001a12:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	69d9      	ldr	r1, [r3, #28]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	691a      	ldr	r2, [r3, #16]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	430a      	orrs	r2, r1
 8001a24:	61da      	str	r2, [r3, #28]
      break;
 8001a26:	e023      	b.n	8001a70 <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	68ba      	ldr	r2, [r7, #8]
 8001a2e:	0011      	movs	r1, r2
 8001a30:	0018      	movs	r0, r3
 8001a32:	f000 fafb 	bl	800202c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	69da      	ldr	r2, [r3, #28]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2180      	movs	r1, #128	; 0x80
 8001a42:	0109      	lsls	r1, r1, #4
 8001a44:	430a      	orrs	r2, r1
 8001a46:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	69da      	ldr	r2, [r3, #28]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	490c      	ldr	r1, [pc, #48]	; (8001a84 <HAL_TIM_PWM_ConfigChannel+0x174>)
 8001a54:	400a      	ands	r2, r1
 8001a56:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	69d9      	ldr	r1, [r3, #28]
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	021a      	lsls	r2, r3, #8
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	61da      	str	r2, [r3, #28]
      break;
 8001a6c:	e000      	b.n	8001a70 <HAL_TIM_PWM_ConfigChannel+0x160>
      break;
 8001a6e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	223c      	movs	r2, #60	; 0x3c
 8001a74:	2100      	movs	r1, #0
 8001a76:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	b004      	add	sp, #16
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	46c0      	nop			; (mov r8, r8)
 8001a84:	fffffbff 	.word	0xfffffbff

08001a88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	223c      	movs	r2, #60	; 0x3c
 8001a96:	5c9b      	ldrb	r3, [r3, r2]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d101      	bne.n	8001aa0 <HAL_TIM_ConfigClockSource+0x18>
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	e0b7      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x188>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	223c      	movs	r2, #60	; 0x3c
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	223d      	movs	r2, #61	; 0x3d
 8001aac:	2102      	movs	r1, #2
 8001aae:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2277      	movs	r2, #119	; 0x77
 8001abc:	4393      	bics	r3, r2
 8001abe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4a55      	ldr	r2, [pc, #340]	; (8001c18 <HAL_TIM_ConfigClockSource+0x190>)
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68fa      	ldr	r2, [r7, #12]
 8001ace:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2280      	movs	r2, #128	; 0x80
 8001ad6:	0192      	lsls	r2, r2, #6
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d040      	beq.n	8001b5e <HAL_TIM_ConfigClockSource+0xd6>
 8001adc:	2280      	movs	r2, #128	; 0x80
 8001ade:	0192      	lsls	r2, r2, #6
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d900      	bls.n	8001ae6 <HAL_TIM_ConfigClockSource+0x5e>
 8001ae4:	e088      	b.n	8001bf8 <HAL_TIM_ConfigClockSource+0x170>
 8001ae6:	2280      	movs	r2, #128	; 0x80
 8001ae8:	0152      	lsls	r2, r2, #5
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d100      	bne.n	8001af0 <HAL_TIM_ConfigClockSource+0x68>
 8001aee:	e085      	b.n	8001bfc <HAL_TIM_ConfigClockSource+0x174>
 8001af0:	2280      	movs	r2, #128	; 0x80
 8001af2:	0152      	lsls	r2, r2, #5
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d900      	bls.n	8001afa <HAL_TIM_ConfigClockSource+0x72>
 8001af8:	e07e      	b.n	8001bf8 <HAL_TIM_ConfigClockSource+0x170>
 8001afa:	2b70      	cmp	r3, #112	; 0x70
 8001afc:	d018      	beq.n	8001b30 <HAL_TIM_ConfigClockSource+0xa8>
 8001afe:	d900      	bls.n	8001b02 <HAL_TIM_ConfigClockSource+0x7a>
 8001b00:	e07a      	b.n	8001bf8 <HAL_TIM_ConfigClockSource+0x170>
 8001b02:	2b60      	cmp	r3, #96	; 0x60
 8001b04:	d04f      	beq.n	8001ba6 <HAL_TIM_ConfigClockSource+0x11e>
 8001b06:	d900      	bls.n	8001b0a <HAL_TIM_ConfigClockSource+0x82>
 8001b08:	e076      	b.n	8001bf8 <HAL_TIM_ConfigClockSource+0x170>
 8001b0a:	2b50      	cmp	r3, #80	; 0x50
 8001b0c:	d03b      	beq.n	8001b86 <HAL_TIM_ConfigClockSource+0xfe>
 8001b0e:	d900      	bls.n	8001b12 <HAL_TIM_ConfigClockSource+0x8a>
 8001b10:	e072      	b.n	8001bf8 <HAL_TIM_ConfigClockSource+0x170>
 8001b12:	2b40      	cmp	r3, #64	; 0x40
 8001b14:	d057      	beq.n	8001bc6 <HAL_TIM_ConfigClockSource+0x13e>
 8001b16:	d900      	bls.n	8001b1a <HAL_TIM_ConfigClockSource+0x92>
 8001b18:	e06e      	b.n	8001bf8 <HAL_TIM_ConfigClockSource+0x170>
 8001b1a:	2b30      	cmp	r3, #48	; 0x30
 8001b1c:	d063      	beq.n	8001be6 <HAL_TIM_ConfigClockSource+0x15e>
 8001b1e:	d86b      	bhi.n	8001bf8 <HAL_TIM_ConfigClockSource+0x170>
 8001b20:	2b20      	cmp	r3, #32
 8001b22:	d060      	beq.n	8001be6 <HAL_TIM_ConfigClockSource+0x15e>
 8001b24:	d868      	bhi.n	8001bf8 <HAL_TIM_ConfigClockSource+0x170>
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d05d      	beq.n	8001be6 <HAL_TIM_ConfigClockSource+0x15e>
 8001b2a:	2b10      	cmp	r3, #16
 8001b2c:	d05b      	beq.n	8001be6 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001b2e:	e063      	b.n	8001bf8 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6818      	ldr	r0, [r3, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	6899      	ldr	r1, [r3, #8]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685a      	ldr	r2, [r3, #4]
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	f000 fb58 	bl	80021f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2277      	movs	r2, #119	; 0x77
 8001b50:	4313      	orrs	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68fa      	ldr	r2, [r7, #12]
 8001b5a:	609a      	str	r2, [r3, #8]
      break;
 8001b5c:	e04f      	b.n	8001bfe <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6818      	ldr	r0, [r3, #0]
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	6899      	ldr	r1, [r3, #8]
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685a      	ldr	r2, [r3, #4]
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	f000 fb41 	bl	80021f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	689a      	ldr	r2, [r3, #8]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2180      	movs	r1, #128	; 0x80
 8001b7e:	01c9      	lsls	r1, r1, #7
 8001b80:	430a      	orrs	r2, r1
 8001b82:	609a      	str	r2, [r3, #8]
      break;
 8001b84:	e03b      	b.n	8001bfe <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6818      	ldr	r0, [r3, #0]
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	6859      	ldr	r1, [r3, #4]
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	001a      	movs	r2, r3
 8001b94:	f000 fab4 	bl	8002100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2150      	movs	r1, #80	; 0x50
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f000 fb0e 	bl	80021c0 <TIM_ITRx_SetConfig>
      break;
 8001ba4:	e02b      	b.n	8001bfe <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6818      	ldr	r0, [r3, #0]
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	6859      	ldr	r1, [r3, #4]
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	001a      	movs	r2, r3
 8001bb4:	f000 fad2 	bl	800215c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2160      	movs	r1, #96	; 0x60
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	f000 fafe 	bl	80021c0 <TIM_ITRx_SetConfig>
      break;
 8001bc4:	e01b      	b.n	8001bfe <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6818      	ldr	r0, [r3, #0]
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	6859      	ldr	r1, [r3, #4]
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	001a      	movs	r2, r3
 8001bd4:	f000 fa94 	bl	8002100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2140      	movs	r1, #64	; 0x40
 8001bde:	0018      	movs	r0, r3
 8001be0:	f000 faee 	bl	80021c0 <TIM_ITRx_SetConfig>
      break;
 8001be4:	e00b      	b.n	8001bfe <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	0019      	movs	r1, r3
 8001bf0:	0010      	movs	r0, r2
 8001bf2:	f000 fae5 	bl	80021c0 <TIM_ITRx_SetConfig>
        break;
 8001bf6:	e002      	b.n	8001bfe <HAL_TIM_ConfigClockSource+0x176>
      break;
 8001bf8:	46c0      	nop			; (mov r8, r8)
 8001bfa:	e000      	b.n	8001bfe <HAL_TIM_ConfigClockSource+0x176>
      break;
 8001bfc:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	223d      	movs	r2, #61	; 0x3d
 8001c02:	2101      	movs	r1, #1
 8001c04:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	223c      	movs	r2, #60	; 0x3c
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	0018      	movs	r0, r3
 8001c12:	46bd      	mov	sp, r7
 8001c14:	b004      	add	sp, #16
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	ffff00ff 	.word	0xffff00ff

08001c1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a2f      	ldr	r2, [pc, #188]	; (8001cec <TIM_Base_SetConfig+0xd0>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d003      	beq.n	8001c3c <TIM_Base_SetConfig+0x20>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a2e      	ldr	r2, [pc, #184]	; (8001cf0 <TIM_Base_SetConfig+0xd4>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d108      	bne.n	8001c4e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2270      	movs	r2, #112	; 0x70
 8001c40:	4393      	bics	r3, r2
 8001c42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a26      	ldr	r2, [pc, #152]	; (8001cec <TIM_Base_SetConfig+0xd0>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d013      	beq.n	8001c7e <TIM_Base_SetConfig+0x62>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a25      	ldr	r2, [pc, #148]	; (8001cf0 <TIM_Base_SetConfig+0xd4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d00f      	beq.n	8001c7e <TIM_Base_SetConfig+0x62>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a24      	ldr	r2, [pc, #144]	; (8001cf4 <TIM_Base_SetConfig+0xd8>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d00b      	beq.n	8001c7e <TIM_Base_SetConfig+0x62>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a23      	ldr	r2, [pc, #140]	; (8001cf8 <TIM_Base_SetConfig+0xdc>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d007      	beq.n	8001c7e <TIM_Base_SetConfig+0x62>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a22      	ldr	r2, [pc, #136]	; (8001cfc <TIM_Base_SetConfig+0xe0>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d003      	beq.n	8001c7e <TIM_Base_SetConfig+0x62>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a21      	ldr	r2, [pc, #132]	; (8001d00 <TIM_Base_SetConfig+0xe4>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d108      	bne.n	8001c90 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	4a20      	ldr	r2, [pc, #128]	; (8001d04 <TIM_Base_SetConfig+0xe8>)
 8001c82:	4013      	ands	r3, r2
 8001c84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2280      	movs	r2, #128	; 0x80
 8001c94:	4393      	bics	r3, r2
 8001c96:	001a      	movs	r2, r3
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	695b      	ldr	r3, [r3, #20]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	689a      	ldr	r2, [r3, #8]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a0c      	ldr	r2, [pc, #48]	; (8001cec <TIM_Base_SetConfig+0xd0>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d00b      	beq.n	8001cd6 <TIM_Base_SetConfig+0xba>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a0d      	ldr	r2, [pc, #52]	; (8001cf8 <TIM_Base_SetConfig+0xdc>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d007      	beq.n	8001cd6 <TIM_Base_SetConfig+0xba>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a0c      	ldr	r2, [pc, #48]	; (8001cfc <TIM_Base_SetConfig+0xe0>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d003      	beq.n	8001cd6 <TIM_Base_SetConfig+0xba>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a0b      	ldr	r2, [pc, #44]	; (8001d00 <TIM_Base_SetConfig+0xe4>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d103      	bne.n	8001cde <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	691a      	ldr	r2, [r3, #16]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	615a      	str	r2, [r3, #20]
}
 8001ce4:	46c0      	nop			; (mov r8, r8)
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b004      	add	sp, #16
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40012c00 	.word	0x40012c00
 8001cf0:	40000400 	.word	0x40000400
 8001cf4:	40002000 	.word	0x40002000
 8001cf8:	40014000 	.word	0x40014000
 8001cfc:	40014400 	.word	0x40014400
 8001d00:	40014800 	.word	0x40014800
 8001d04:	fffffcff 	.word	0xfffffcff

08001d08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a1b      	ldr	r3, [r3, #32]
 8001d16:	2201      	movs	r2, #1
 8001d18:	4393      	bics	r3, r2
 8001d1a:	001a      	movs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	2270      	movs	r2, #112	; 0x70
 8001d36:	4393      	bics	r3, r2
 8001d38:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2203      	movs	r2, #3
 8001d3e:	4393      	bics	r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	2202      	movs	r2, #2
 8001d50:	4393      	bics	r3, r2
 8001d52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	697a      	ldr	r2, [r7, #20]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a27      	ldr	r2, [pc, #156]	; (8001e00 <TIM_OC1_SetConfig+0xf8>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d00b      	beq.n	8001d7e <TIM_OC1_SetConfig+0x76>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a26      	ldr	r2, [pc, #152]	; (8001e04 <TIM_OC1_SetConfig+0xfc>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d007      	beq.n	8001d7e <TIM_OC1_SetConfig+0x76>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a25      	ldr	r2, [pc, #148]	; (8001e08 <TIM_OC1_SetConfig+0x100>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d003      	beq.n	8001d7e <TIM_OC1_SetConfig+0x76>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a24      	ldr	r2, [pc, #144]	; (8001e0c <TIM_OC1_SetConfig+0x104>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d10c      	bne.n	8001d98 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2208      	movs	r2, #8
 8001d82:	4393      	bics	r3, r2
 8001d84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	2204      	movs	r2, #4
 8001d94:	4393      	bics	r3, r2
 8001d96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a19      	ldr	r2, [pc, #100]	; (8001e00 <TIM_OC1_SetConfig+0xf8>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d00b      	beq.n	8001db8 <TIM_OC1_SetConfig+0xb0>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a18      	ldr	r2, [pc, #96]	; (8001e04 <TIM_OC1_SetConfig+0xfc>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d007      	beq.n	8001db8 <TIM_OC1_SetConfig+0xb0>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a17      	ldr	r2, [pc, #92]	; (8001e08 <TIM_OC1_SetConfig+0x100>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d003      	beq.n	8001db8 <TIM_OC1_SetConfig+0xb0>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4a16      	ldr	r2, [pc, #88]	; (8001e0c <TIM_OC1_SetConfig+0x104>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d111      	bne.n	8001ddc <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	4a15      	ldr	r2, [pc, #84]	; (8001e10 <TIM_OC1_SetConfig+0x108>)
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	4a14      	ldr	r2, [pc, #80]	; (8001e14 <TIM_OC1_SetConfig+0x10c>)
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	695b      	ldr	r3, [r3, #20]
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	699b      	ldr	r3, [r3, #24]
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	697a      	ldr	r2, [r7, #20]
 8001df4:	621a      	str	r2, [r3, #32]
}
 8001df6:	46c0      	nop			; (mov r8, r8)
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	b006      	add	sp, #24
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	40012c00 	.word	0x40012c00
 8001e04:	40014000 	.word	0x40014000
 8001e08:	40014400 	.word	0x40014400
 8001e0c:	40014800 	.word	0x40014800
 8001e10:	fffffeff 	.word	0xfffffeff
 8001e14:	fffffdff 	.word	0xfffffdff

08001e18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6a1b      	ldr	r3, [r3, #32]
 8001e26:	2210      	movs	r2, #16
 8001e28:	4393      	bics	r3, r2
 8001e2a:	001a      	movs	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4a2e      	ldr	r2, [pc, #184]	; (8001f00 <TIM_OC2_SetConfig+0xe8>)
 8001e46:	4013      	ands	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	4a2d      	ldr	r2, [pc, #180]	; (8001f04 <TIM_OC2_SetConfig+0xec>)
 8001e4e:	4013      	ands	r3, r2
 8001e50:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	021b      	lsls	r3, r3, #8
 8001e58:	68fa      	ldr	r2, [r7, #12]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	2220      	movs	r2, #32
 8001e62:	4393      	bics	r3, r2
 8001e64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	011b      	lsls	r3, r3, #4
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a24      	ldr	r2, [pc, #144]	; (8001f08 <TIM_OC2_SetConfig+0xf0>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d10d      	bne.n	8001e96 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	2280      	movs	r2, #128	; 0x80
 8001e7e:	4393      	bics	r3, r2
 8001e80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	011b      	lsls	r3, r3, #4
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	2240      	movs	r2, #64	; 0x40
 8001e92:	4393      	bics	r3, r2
 8001e94:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a1b      	ldr	r2, [pc, #108]	; (8001f08 <TIM_OC2_SetConfig+0xf0>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d00b      	beq.n	8001eb6 <TIM_OC2_SetConfig+0x9e>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a1a      	ldr	r2, [pc, #104]	; (8001f0c <TIM_OC2_SetConfig+0xf4>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d007      	beq.n	8001eb6 <TIM_OC2_SetConfig+0x9e>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a19      	ldr	r2, [pc, #100]	; (8001f10 <TIM_OC2_SetConfig+0xf8>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d003      	beq.n	8001eb6 <TIM_OC2_SetConfig+0x9e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a18      	ldr	r2, [pc, #96]	; (8001f14 <TIM_OC2_SetConfig+0xfc>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d113      	bne.n	8001ede <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	4a17      	ldr	r2, [pc, #92]	; (8001f18 <TIM_OC2_SetConfig+0x100>)
 8001eba:	4013      	ands	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4a16      	ldr	r2, [pc, #88]	; (8001f1c <TIM_OC2_SetConfig+0x104>)
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	699b      	ldr	r3, [r3, #24]
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	697a      	ldr	r2, [r7, #20]
 8001ef6:	621a      	str	r2, [r3, #32]
}
 8001ef8:	46c0      	nop			; (mov r8, r8)
 8001efa:	46bd      	mov	sp, r7
 8001efc:	b006      	add	sp, #24
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	ffff8fff 	.word	0xffff8fff
 8001f04:	fffffcff 	.word	0xfffffcff
 8001f08:	40012c00 	.word	0x40012c00
 8001f0c:	40014000 	.word	0x40014000
 8001f10:	40014400 	.word	0x40014400
 8001f14:	40014800 	.word	0x40014800
 8001f18:	fffffbff 	.word	0xfffffbff
 8001f1c:	fffff7ff 	.word	0xfffff7ff

08001f20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a1b      	ldr	r3, [r3, #32]
 8001f2e:	4a35      	ldr	r2, [pc, #212]	; (8002004 <TIM_OC3_SetConfig+0xe4>)
 8001f30:	401a      	ands	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a1b      	ldr	r3, [r3, #32]
 8001f3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2270      	movs	r2, #112	; 0x70
 8001f4c:	4393      	bics	r3, r2
 8001f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2203      	movs	r2, #3
 8001f54:	4393      	bics	r3, r2
 8001f56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	4a28      	ldr	r2, [pc, #160]	; (8002008 <TIM_OC3_SetConfig+0xe8>)
 8001f66:	4013      	ands	r3, r2
 8001f68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	021b      	lsls	r3, r3, #8
 8001f70:	697a      	ldr	r2, [r7, #20]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a24      	ldr	r2, [pc, #144]	; (800200c <TIM_OC3_SetConfig+0xec>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d10d      	bne.n	8001f9a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	4a23      	ldr	r2, [pc, #140]	; (8002010 <TIM_OC3_SetConfig+0xf0>)
 8001f82:	4013      	ands	r3, r2
 8001f84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	021b      	lsls	r3, r3, #8
 8001f8c:	697a      	ldr	r2, [r7, #20]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	4a1f      	ldr	r2, [pc, #124]	; (8002014 <TIM_OC3_SetConfig+0xf4>)
 8001f96:	4013      	ands	r3, r2
 8001f98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a1b      	ldr	r2, [pc, #108]	; (800200c <TIM_OC3_SetConfig+0xec>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d00b      	beq.n	8001fba <TIM_OC3_SetConfig+0x9a>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a1c      	ldr	r2, [pc, #112]	; (8002018 <TIM_OC3_SetConfig+0xf8>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d007      	beq.n	8001fba <TIM_OC3_SetConfig+0x9a>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a1b      	ldr	r2, [pc, #108]	; (800201c <TIM_OC3_SetConfig+0xfc>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d003      	beq.n	8001fba <TIM_OC3_SetConfig+0x9a>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a1a      	ldr	r2, [pc, #104]	; (8002020 <TIM_OC3_SetConfig+0x100>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d113      	bne.n	8001fe2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	4a19      	ldr	r2, [pc, #100]	; (8002024 <TIM_OC3_SetConfig+0x104>)
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	4a18      	ldr	r2, [pc, #96]	; (8002028 <TIM_OC3_SetConfig+0x108>)
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	695b      	ldr	r3, [r3, #20]
 8001fce:	011b      	lsls	r3, r3, #4
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	011b      	lsls	r3, r3, #4
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	693a      	ldr	r2, [r7, #16]
 8001fe6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	697a      	ldr	r2, [r7, #20]
 8001ffa:	621a      	str	r2, [r3, #32]
}
 8001ffc:	46c0      	nop			; (mov r8, r8)
 8001ffe:	46bd      	mov	sp, r7
 8002000:	b006      	add	sp, #24
 8002002:	bd80      	pop	{r7, pc}
 8002004:	fffffeff 	.word	0xfffffeff
 8002008:	fffffdff 	.word	0xfffffdff
 800200c:	40012c00 	.word	0x40012c00
 8002010:	fffff7ff 	.word	0xfffff7ff
 8002014:	fffffbff 	.word	0xfffffbff
 8002018:	40014000 	.word	0x40014000
 800201c:	40014400 	.word	0x40014400
 8002020:	40014800 	.word	0x40014800
 8002024:	ffffefff 	.word	0xffffefff
 8002028:	ffffdfff 	.word	0xffffdfff

0800202c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	4a28      	ldr	r2, [pc, #160]	; (80020dc <TIM_OC4_SetConfig+0xb0>)
 800203c:	401a      	ands	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a1b      	ldr	r3, [r3, #32]
 8002046:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4a22      	ldr	r2, [pc, #136]	; (80020e0 <TIM_OC4_SetConfig+0xb4>)
 8002058:	4013      	ands	r3, r2
 800205a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	4a21      	ldr	r2, [pc, #132]	; (80020e4 <TIM_OC4_SetConfig+0xb8>)
 8002060:	4013      	ands	r3, r2
 8002062:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	021b      	lsls	r3, r3, #8
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	4313      	orrs	r3, r2
 800206e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	4a1d      	ldr	r2, [pc, #116]	; (80020e8 <TIM_OC4_SetConfig+0xbc>)
 8002074:	4013      	ands	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	031b      	lsls	r3, r3, #12
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	4313      	orrs	r3, r2
 8002082:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a19      	ldr	r2, [pc, #100]	; (80020ec <TIM_OC4_SetConfig+0xc0>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d00b      	beq.n	80020a4 <TIM_OC4_SetConfig+0x78>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a18      	ldr	r2, [pc, #96]	; (80020f0 <TIM_OC4_SetConfig+0xc4>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d007      	beq.n	80020a4 <TIM_OC4_SetConfig+0x78>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a17      	ldr	r2, [pc, #92]	; (80020f4 <TIM_OC4_SetConfig+0xc8>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d003      	beq.n	80020a4 <TIM_OC4_SetConfig+0x78>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a16      	ldr	r2, [pc, #88]	; (80020f8 <TIM_OC4_SetConfig+0xcc>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d109      	bne.n	80020b8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	4a15      	ldr	r2, [pc, #84]	; (80020fc <TIM_OC4_SetConfig+0xd0>)
 80020a8:	4013      	ands	r3, r2
 80020aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	019b      	lsls	r3, r3, #6
 80020b2:	697a      	ldr	r2, [r7, #20]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685a      	ldr	r2, [r3, #4]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	621a      	str	r2, [r3, #32]
}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	46bd      	mov	sp, r7
 80020d6:	b006      	add	sp, #24
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	46c0      	nop			; (mov r8, r8)
 80020dc:	ffffefff 	.word	0xffffefff
 80020e0:	ffff8fff 	.word	0xffff8fff
 80020e4:	fffffcff 	.word	0xfffffcff
 80020e8:	ffffdfff 	.word	0xffffdfff
 80020ec:	40012c00 	.word	0x40012c00
 80020f0:	40014000 	.word	0x40014000
 80020f4:	40014400 	.word	0x40014400
 80020f8:	40014800 	.word	0x40014800
 80020fc:	ffffbfff 	.word	0xffffbfff

08002100 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6a1b      	ldr	r3, [r3, #32]
 8002116:	2201      	movs	r2, #1
 8002118:	4393      	bics	r3, r2
 800211a:	001a      	movs	r2, r3
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	22f0      	movs	r2, #240	; 0xf0
 800212a:	4393      	bics	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	011b      	lsls	r3, r3, #4
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	4313      	orrs	r3, r2
 8002136:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	220a      	movs	r2, #10
 800213c:	4393      	bics	r3, r2
 800213e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002140:	697a      	ldr	r2, [r7, #20]
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	4313      	orrs	r3, r2
 8002146:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	697a      	ldr	r2, [r7, #20]
 8002152:	621a      	str	r2, [r3, #32]
}
 8002154:	46c0      	nop			; (mov r8, r8)
 8002156:	46bd      	mov	sp, r7
 8002158:	b006      	add	sp, #24
 800215a:	bd80      	pop	{r7, pc}

0800215c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	2210      	movs	r2, #16
 800216e:	4393      	bics	r3, r2
 8002170:	001a      	movs	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	699b      	ldr	r3, [r3, #24]
 800217a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	4a0d      	ldr	r2, [pc, #52]	; (80021bc <TIM_TI2_ConfigInputStage+0x60>)
 8002186:	4013      	ands	r3, r2
 8002188:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	031b      	lsls	r3, r3, #12
 800218e:	697a      	ldr	r2, [r7, #20]
 8002190:	4313      	orrs	r3, r2
 8002192:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	22a0      	movs	r2, #160	; 0xa0
 8002198:	4393      	bics	r3, r2
 800219a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	011b      	lsls	r3, r3, #4
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	697a      	ldr	r2, [r7, #20]
 80021aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	621a      	str	r2, [r3, #32]
}
 80021b2:	46c0      	nop			; (mov r8, r8)
 80021b4:	46bd      	mov	sp, r7
 80021b6:	b006      	add	sp, #24
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	46c0      	nop			; (mov r8, r8)
 80021bc:	ffff0fff 	.word	0xffff0fff

080021c0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2270      	movs	r2, #112	; 0x70
 80021d4:	4393      	bics	r3, r2
 80021d6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021d8:	683a      	ldr	r2, [r7, #0]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	4313      	orrs	r3, r2
 80021de:	2207      	movs	r2, #7
 80021e0:	4313      	orrs	r3, r2
 80021e2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	609a      	str	r2, [r3, #8]
}
 80021ea:	46c0      	nop			; (mov r8, r8)
 80021ec:	46bd      	mov	sp, r7
 80021ee:	b004      	add	sp, #16
 80021f0:	bd80      	pop	{r7, pc}
	...

080021f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
 8002200:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	4a09      	ldr	r2, [pc, #36]	; (8002230 <TIM_ETR_SetConfig+0x3c>)
 800220c:	4013      	ands	r3, r2
 800220e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	021a      	lsls	r2, r3, #8
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	431a      	orrs	r2, r3
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	4313      	orrs	r3, r2
 800221c:	697a      	ldr	r2, [r7, #20]
 800221e:	4313      	orrs	r3, r2
 8002220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	697a      	ldr	r2, [r7, #20]
 8002226:	609a      	str	r2, [r3, #8]
}
 8002228:	46c0      	nop			; (mov r8, r8)
 800222a:	46bd      	mov	sp, r7
 800222c:	b006      	add	sp, #24
 800222e:	bd80      	pop	{r7, pc}
 8002230:	ffff00ff 	.word	0xffff00ff

08002234 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	221f      	movs	r2, #31
 8002244:	4013      	ands	r3, r2
 8002246:	2201      	movs	r2, #1
 8002248:	409a      	lsls	r2, r3
 800224a:	0013      	movs	r3, r2
 800224c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6a1b      	ldr	r3, [r3, #32]
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	43d2      	mvns	r2, r2
 8002256:	401a      	ands	r2, r3
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6a1a      	ldr	r2, [r3, #32]
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	211f      	movs	r1, #31
 8002264:	400b      	ands	r3, r1
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	4099      	lsls	r1, r3
 800226a:	000b      	movs	r3, r1
 800226c:	431a      	orrs	r2, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	621a      	str	r2, [r3, #32]
}
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	46bd      	mov	sp, r7
 8002276:	b006      	add	sp, #24
 8002278:	bd80      	pop	{r7, pc}
	...

0800227c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	223c      	movs	r2, #60	; 0x3c
 800228a:	5c9b      	ldrb	r3, [r3, r2]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d101      	bne.n	8002294 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002290:	2302      	movs	r3, #2
 8002292:	e041      	b.n	8002318 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	223c      	movs	r2, #60	; 0x3c
 8002298:	2101      	movs	r1, #1
 800229a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	223d      	movs	r2, #61	; 0x3d
 80022a0:	2102      	movs	r1, #2
 80022a2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2270      	movs	r2, #112	; 0x70
 80022b8:	4393      	bics	r3, r2
 80022ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a13      	ldr	r2, [pc, #76]	; (8002320 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d009      	beq.n	80022ec <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a11      	ldr	r2, [pc, #68]	; (8002324 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d004      	beq.n	80022ec <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a10      	ldr	r2, [pc, #64]	; (8002328 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d10c      	bne.n	8002306 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	2280      	movs	r2, #128	; 0x80
 80022f0:	4393      	bics	r3, r2
 80022f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	68ba      	ldr	r2, [r7, #8]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	223d      	movs	r2, #61	; 0x3d
 800230a:	2101      	movs	r1, #1
 800230c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	223c      	movs	r2, #60	; 0x3c
 8002312:	2100      	movs	r1, #0
 8002314:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002316:	2300      	movs	r3, #0
}
 8002318:	0018      	movs	r0, r3
 800231a:	46bd      	mov	sp, r7
 800231c:	b004      	add	sp, #16
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40012c00 	.word	0x40012c00
 8002324:	40000400 	.word	0x40000400
 8002328:	40014000 	.word	0x40014000

0800232c <__libc_init_array>:
 800232c:	b570      	push	{r4, r5, r6, lr}
 800232e:	2600      	movs	r6, #0
 8002330:	4d0c      	ldr	r5, [pc, #48]	; (8002364 <__libc_init_array+0x38>)
 8002332:	4c0d      	ldr	r4, [pc, #52]	; (8002368 <__libc_init_array+0x3c>)
 8002334:	1b64      	subs	r4, r4, r5
 8002336:	10a4      	asrs	r4, r4, #2
 8002338:	42a6      	cmp	r6, r4
 800233a:	d109      	bne.n	8002350 <__libc_init_array+0x24>
 800233c:	2600      	movs	r6, #0
 800233e:	f000 f821 	bl	8002384 <_init>
 8002342:	4d0a      	ldr	r5, [pc, #40]	; (800236c <__libc_init_array+0x40>)
 8002344:	4c0a      	ldr	r4, [pc, #40]	; (8002370 <__libc_init_array+0x44>)
 8002346:	1b64      	subs	r4, r4, r5
 8002348:	10a4      	asrs	r4, r4, #2
 800234a:	42a6      	cmp	r6, r4
 800234c:	d105      	bne.n	800235a <__libc_init_array+0x2e>
 800234e:	bd70      	pop	{r4, r5, r6, pc}
 8002350:	00b3      	lsls	r3, r6, #2
 8002352:	58eb      	ldr	r3, [r5, r3]
 8002354:	4798      	blx	r3
 8002356:	3601      	adds	r6, #1
 8002358:	e7ee      	b.n	8002338 <__libc_init_array+0xc>
 800235a:	00b3      	lsls	r3, r6, #2
 800235c:	58eb      	ldr	r3, [r5, r3]
 800235e:	4798      	blx	r3
 8002360:	3601      	adds	r6, #1
 8002362:	e7f2      	b.n	800234a <__libc_init_array+0x1e>
 8002364:	080023cc 	.word	0x080023cc
 8002368:	080023cc 	.word	0x080023cc
 800236c:	080023cc 	.word	0x080023cc
 8002370:	080023d0 	.word	0x080023d0

08002374 <memset>:
 8002374:	0003      	movs	r3, r0
 8002376:	1882      	adds	r2, r0, r2
 8002378:	4293      	cmp	r3, r2
 800237a:	d100      	bne.n	800237e <memset+0xa>
 800237c:	4770      	bx	lr
 800237e:	7019      	strb	r1, [r3, #0]
 8002380:	3301      	adds	r3, #1
 8002382:	e7f9      	b.n	8002378 <memset+0x4>

08002384 <_init>:
 8002384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002386:	46c0      	nop			; (mov r8, r8)
 8002388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800238a:	bc08      	pop	{r3}
 800238c:	469e      	mov	lr, r3
 800238e:	4770      	bx	lr

08002390 <_fini>:
 8002390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002392:	46c0      	nop			; (mov r8, r8)
 8002394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002396:	bc08      	pop	{r3}
 8002398:	469e      	mov	lr, r3
 800239a:	4770      	bx	lr
