{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 06 17:38:44 2026 " "Info: Processing started: Tue Jan 06 17:38:44 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine_Top -c ModelMachine_Top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine_Top -c ModelMachine_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 728 128 296 744 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1040 240 280 1056 "clk" "" } { 1064 1224 1256 1080 "clk" "" } { 1016 1024 1072 1032 "clk" "" } { 1136 1024 1064 1152 "clk" "" } { 672 1176 1216 688 "clk" "" } { 720 296 336 736 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst2\|x\[4\] memory lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in 17.42 MHz 57.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 17.42 MHz between source register \"ir:inst2\|x\[4\]\" and destination memory \"lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in\" (period= 57.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.800 ns + Longest register memory " "Info: + Longest register to memory delay is 25.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst2\|x\[4\] 1 REG LC4_D13 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_D13; Fanout = 19; REG Node = 'ir:inst2\|x\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst2|x[4] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.800 ns) 4.800 ns ins_decode:inst21\|Decoder0~0 2 COMB LC7_D10 1 " "Info: 2: + IC(3.000 ns) + CELL(1.800 ns) = 4.800 ns; Loc. = LC7_D10; Fanout = 1; COMB Node = 'ins_decode:inst21\|Decoder0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { ir:inst2|x[4] ins_decode:inst21|Decoder0~0 } "NODE_NAME" } } { "../../Experiment2/exp_2/ins_decode.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/ins_decode.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 8.800 ns controller:inst31\|in_en 3 COMB LC8_D9 17 " "Info: 3: + IC(2.200 ns) + CELL(1.800 ns) = 8.800 ns; Loc. = LC8_D9; Fanout = 17; COMB Node = 'controller:inst31\|in_en'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ins_decode:inst21|Decoder0~0 controller:inst31|in_en } "NODE_NAME" } } { "controller.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/controller.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.700 ns) 13.400 ns inst6\[6\]~84 4 COMB LC3_D8 1 " "Info: 4: + IC(2.900 ns) + CELL(1.700 ns) = 13.400 ns; Loc. = LC3_D8; Fanout = 1; COMB Node = 'inst6\[6\]~84'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { controller:inst31|in_en inst6[6]~84 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 14.900 ns inst6\[6\]~59 5 COMB LC4_D8 2 " "Info: 5: + IC(0.000 ns) + CELL(1.500 ns) = 14.900 ns; Loc. = LC4_D8; Fanout = 2; COMB Node = 'inst6\[6\]~59'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { inst6[6]~84 inst6[6]~59 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 17.300 ns inst6\[6\]~38 6 COMB LC2_D8 6 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 17.300 ns; Loc. = LC2_D8; Fanout = 6; COMB Node = 'inst6\[6\]~38'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst6[6]~59 inst6[6]~38 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(6.000 ns) 25.800 ns lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in 7 MEM EC5_D 1 " "Info: 7: + IC(2.500 ns) + CELL(6.000 ns) = 25.800 ns; Loc. = EC5_D; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { inst6[6]~38 lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.600 ns ( 56.59 % ) " "Info: Total cell delay = 14.600 ns ( 56.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.200 ns ( 43.41 % ) " "Info: Total interconnect delay = 11.200 ns ( 43.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.800 ns" { ir:inst2|x[4] ins_decode:inst21|Decoder0~0 controller:inst31|in_en inst6[6]~84 inst6[6]~59 inst6[6]~38 lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "25.800 ns" { ir:inst2|x[4] {} ins_decode:inst21|Decoder0~0 {} controller:inst31|in_en {} inst6[6]~84 {} inst6[6]~59 {} inst6[6]~38 {} lpm_ram_io:inst8|altram:sram|q[6]~reg_in {} } { 0.000ns 3.000ns 2.200ns 2.900ns 0.000ns 0.600ns 2.500ns } { 0.000ns 1.800ns 1.800ns 1.700ns 1.500ns 1.800ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 219 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 219; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 728 128 296 744 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1040 240 280 1056 "clk" "" } { 1064 1224 1256 1080 "clk" "" } { 1016 1024 1072 1032 "clk" "" } { 1136 1024 1064 1152 "clk" "" } { 672 1176 1216 688 "clk" "" } { 720 296 336 736 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in 2 MEM EC5_D 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC5_D; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[6]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 219 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 219; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 728 128 296 744 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1040 240 280 1056 "clk" "" } { 1064 1224 1256 1080 "clk" "" } { 1016 1024 1072 1032 "clk" "" } { 1136 1024 1064 1152 "clk" "" } { 672 1176 1216 688 "clk" "" } { 720 296 336 736 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns ir:inst2\|x\[4\] 2 REG LC4_D13 19 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC4_D13; Fanout = 19; REG Node = 'ir:inst2\|x\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[6]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.800 ns" { ir:inst2|x[4] ins_decode:inst21|Decoder0~0 controller:inst31|in_en inst6[6]~84 inst6[6]~59 inst6[6]~38 lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "25.800 ns" { ir:inst2|x[4] {} ins_decode:inst21|Decoder0~0 {} controller:inst31|in_en {} inst6[6]~84 {} inst6[6]~59 {} inst6[6]~38 {} lpm_ram_io:inst8|altram:sram|q[6]~reg_in {} } { 0.000ns 3.000ns 2.200ns 2.900ns 0.000ns 0.600ns 2.500ns } { 0.000ns 1.800ns 1.800ns 1.700ns 1.500ns 1.800ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[6]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in SW\[1\] clk 17.200 ns memory " "Info: tsu for memory \"lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in\" (data pin = \"SW\[1\]\", clock pin = \"clk\") is 17.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.700 ns + Longest pin memory " "Info: + Longest pin to memory delay is 20.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns SW\[1\] 1 PIN PIN_65 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_65; Fanout = 1; PIN Node = 'SW\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.200 ns) 8.500 ns inst6\[1\]~99 2 COMB LC1_D5 1 " "Info: 2: + IC(3.800 ns) + CELL(1.200 ns) = 8.500 ns; Loc. = LC1_D5; Fanout = 1; COMB Node = 'inst6\[1\]~99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { SW[1] inst6[1]~99 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 10.000 ns inst6\[1\]~64 3 COMB LC2_D5 2 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 10.000 ns; Loc. = LC2_D5; Fanout = 2; COMB Node = 'inst6\[1\]~64'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { inst6[1]~99 inst6[1]~64 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 12.400 ns inst6\[1\]~56 4 COMB LC4_D5 6 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 12.400 ns; Loc. = LC4_D5; Fanout = 6; COMB Node = 'inst6\[1\]~56'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst6[1]~64 inst6[1]~56 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(6.000 ns) 20.700 ns lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in 5 MEM EC7_D 1 " "Info: 5: + IC(2.300 ns) + CELL(6.000 ns) = 20.700 ns; Loc. = EC7_D; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { inst6[1]~56 lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 67.63 % ) " "Info: Total cell delay = 14.000 ns ( 67.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 32.37 % ) " "Info: Total interconnect delay = 6.700 ns ( 32.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { SW[1] inst6[1]~99 inst6[1]~64 inst6[1]~56 lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { SW[1] {} SW[1]~out {} inst6[1]~99 {} inst6[1]~64 {} inst6[1]~56 {} lpm_ram_io:inst8|altram:sram|q[1]~reg_in {} } { 0.000ns 0.000ns 3.800ns 0.000ns 0.600ns 2.300ns } { 0.000ns 3.500ns 1.200ns 1.500ns 1.800ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 219 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 219; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 728 128 296 744 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1040 240 280 1056 "clk" "" } { 1064 1224 1256 1080 "clk" "" } { 1016 1024 1072 1032 "clk" "" } { 1136 1024 1064 1152 "clk" "" } { 672 1176 1216 688 "clk" "" } { 720 296 336 736 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in 2 MEM EC7_D 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC7_D; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[1]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { SW[1] inst6[1]~99 inst6[1]~64 inst6[1]~56 lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { SW[1] {} SW[1]~out {} inst6[1]~99 {} inst6[1]~64 {} inst6[1]~56 {} lpm_ram_io:inst8|altram:sram|q[1]~reg_in {} } { 0.000ns 0.000ns 3.800ns 0.000ns 0.600ns 2.300ns } { 0.000ns 3.500ns 1.200ns 1.500ns 1.800ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[1]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED\[3\] sm:inst20\|sm\[1\] 34.400 ns register " "Info: tco from clock \"clk\" to destination pin \"LED\[3\]\" through register \"sm:inst20\|sm\[1\]\" is 34.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 219 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 219; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 728 128 296 744 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1040 240 280 1056 "clk" "" } { 1064 1224 1256 1080 "clk" "" } { 1016 1024 1072 1032 "clk" "" } { 1136 1024 1064 1152 "clk" "" } { 672 1176 1216 688 "clk" "" } { 720 296 336 736 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns sm:inst20\|sm\[1\] 2 REG LC3_D9 11 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC3_D9; Fanout = 11; REG Node = 'sm:inst20\|sm\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk sm:inst20|sm[1] } "NODE_NAME" } } { "sm.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/sm.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk sm:inst20|sm[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} sm:inst20|sm[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "sm.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/sm.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.000 ns + Longest register pin " "Info: + Longest register to pin delay is 28.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm:inst20\|sm\[1\] 1 REG LC3_D9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_D9; Fanout = 11; REG Node = 'sm:inst20\|sm\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm:inst20|sm[1] } "NODE_NAME" } } { "sm.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/sm.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 2.900 ns controller:inst31\|decoder_en 2 COMB LC6_D9 8 " "Info: 2: + IC(0.600 ns) + CELL(2.300 ns) = 2.900 ns; Loc. = LC6_D9; Fanout = 8; COMB Node = 'controller:inst31\|decoder_en'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { sm:inst20|sm[1] controller:inst31|decoder_en } "NODE_NAME" } } { "controller.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/controller.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 5.300 ns controller:inst31\|sm_en~1 3 COMB LC2_D9 7 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 5.300 ns; Loc. = LC2_D9; Fanout = 7; COMB Node = 'controller:inst31\|sm_en~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { controller:inst31|decoder_en controller:inst31|sm_en~1 } "NODE_NAME" } } { "controller.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/controller.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 9.300 ns au:inst1\|t\[7\]~10 4 COMB LC3_D10 17 " "Info: 4: + IC(2.200 ns) + CELL(1.800 ns) = 9.300 ns; Loc. = LC3_D10; Fanout = 17; COMB Node = 'au:inst1\|t\[7\]~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { controller:inst31|sm_en~1 au:inst1|t[7]~10 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.300 ns) 14.700 ns inst6\[7\]~1 5 COMB LC4_D1 1 " "Info: 5: + IC(3.100 ns) + CELL(2.300 ns) = 14.700 ns; Loc. = LC4_D1; Fanout = 1; COMB Node = 'inst6\[7\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { au:inst1|t[7]~10 inst6[7]~1 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 17.100 ns inst6\[7\]~2 6 COMB LC1_D1 8 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 17.100 ns; Loc. = LC1_D1; Fanout = 8; COMB Node = 'inst6\[7\]~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst6[7]~1 inst6[7]~2 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(6.100 ns) 28.000 ns LED\[3\] 7 PIN PIN_48 0 " "Info: 7: + IC(4.800 ns) + CELL(6.100 ns) = 28.000 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { inst6[7]~2 LED[3] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1256 80 256 1272 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.100 ns ( 57.50 % ) " "Info: Total cell delay = 16.100 ns ( 57.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.900 ns ( 42.50 % ) " "Info: Total interconnect delay = 11.900 ns ( 42.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { sm:inst20|sm[1] controller:inst31|decoder_en controller:inst31|sm_en~1 au:inst1|t[7]~10 inst6[7]~1 inst6[7]~2 LED[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { sm:inst20|sm[1] {} controller:inst31|decoder_en {} controller:inst31|sm_en~1 {} au:inst1|t[7]~10 {} inst6[7]~1 {} inst6[7]~2 {} LED[3] {} } { 0.000ns 0.600ns 0.600ns 2.200ns 3.100ns 0.600ns 4.800ns } { 0.000ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 6.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk sm:inst20|sm[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} sm:inst20|sm[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { sm:inst20|sm[1] controller:inst31|decoder_en controller:inst31|sm_en~1 au:inst1|t[7]~10 inst6[7]~1 inst6[7]~2 LED[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { sm:inst20|sm[1] {} controller:inst31|decoder_en {} controller:inst31|sm_en~1 {} au:inst1|t[7]~10 {} inst6[7]~1 {} inst6[7]~2 {} LED[3] {} } { 0.000ns 0.600ns 0.600ns 2.200ns 3.100ns 0.600ns 4.800ns } { 0.000ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 6.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] LED\[1\] 17.800 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"LED\[1\]\" is 17.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns SW\[1\] 1 PIN PIN_65 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_65; Fanout = 1; PIN Node = 'SW\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.200 ns) 8.500 ns inst6\[1\]~99 2 COMB LC1_D5 1 " "Info: 2: + IC(3.800 ns) + CELL(1.200 ns) = 8.500 ns; Loc. = LC1_D5; Fanout = 1; COMB Node = 'inst6\[1\]~99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { SW[1] inst6[1]~99 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 10.000 ns inst6\[1\]~64 3 COMB LC2_D5 2 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 10.000 ns; Loc. = LC2_D5; Fanout = 2; COMB Node = 'inst6\[1\]~64'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { inst6[1]~99 inst6[1]~64 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(5.100 ns) 17.800 ns LED\[1\] 4 PIN PIN_80 0 " "Info: 4: + IC(2.700 ns) + CELL(5.100 ns) = 17.800 ns; Loc. = PIN_80; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { inst6[1]~64 LED[1] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1256 80 256 1272 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.300 ns ( 63.48 % ) " "Info: Total cell delay = 11.300 ns ( 63.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.500 ns ( 36.52 % ) " "Info: Total interconnect delay = 6.500 ns ( 36.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { SW[1] inst6[1]~99 inst6[1]~64 LED[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { SW[1] {} SW[1]~out {} inst6[1]~99 {} inst6[1]~64 {} LED[1] {} } { 0.000ns 0.000ns 3.800ns 0.000ns 2.700ns } { 0.000ns 3.500ns 1.200ns 1.500ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst2\|x\[3\] SW\[3\] clk -4.400 ns register " "Info: th for register \"ir:inst2\|x\[3\]\" (data pin = \"SW\[3\]\", clock pin = \"clk\") is -4.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 219 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 219; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 728 128 296 744 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1040 240 280 1056 "clk" "" } { 1064 1224 1256 1080 "clk" "" } { 1016 1024 1072 1032 "clk" "" } { 1136 1024 1064 1152 "clk" "" } { 672 1176 1216 688 "clk" "" } { 720 296 336 736 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns ir:inst2\|x\[3\] 2 REG LC5_D15 20 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_D15; Fanout = 20; REG Node = 'ir:inst2\|x\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk ir:inst2|x[3] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns SW\[3\] 1 PIN PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_125; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.600 ns inst6\[3\]~93 2 COMB LC3_D15 1 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 5.600 ns; Loc. = LC3_D15; Fanout = 1; COMB Node = 'inst6\[3\]~93'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { SW[3] inst6[3]~93 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 7.100 ns inst6\[3\]~62 3 COMB LC4_D15 2 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 7.100 ns; Loc. = LC4_D15; Fanout = 2; COMB Node = 'inst6\[3\]~62'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { inst6[3]~93 inst6[3]~62 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 9.500 ns inst6\[3\]~54 4 COMB LC7_D15 6 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 9.500 ns; Loc. = LC7_D15; Fanout = 6; COMB Node = 'inst6\[3\]~54'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst6[3]~62 inst6[3]~54 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 11.300 ns ir:inst2\|x\[3\] 5 REG LC5_D15 20 " "Info: 5: + IC(0.600 ns) + CELL(1.200 ns) = 11.300 ns; Loc. = LC5_D15; Fanout = 20; REG Node = 'ir:inst2\|x\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst6[3]~54 ir:inst2|x[3] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 75.22 % ) " "Info: Total cell delay = 8.500 ns ( 75.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 24.78 % ) " "Info: Total interconnect delay = 2.800 ns ( 24.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { SW[3] inst6[3]~93 inst6[3]~62 inst6[3]~54 ir:inst2|x[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { SW[3] {} SW[3]~out {} inst6[3]~93 {} inst6[3]~62 {} inst6[3]~54 {} ir:inst2|x[3] {} } { 0.000ns 0.000ns 1.600ns 0.000ns 0.600ns 0.600ns } { 0.000ns 2.800ns 1.200ns 1.500ns 1.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { SW[3] inst6[3]~93 inst6[3]~62 inst6[3]~54 ir:inst2|x[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { SW[3] {} SW[3]~out {} inst6[3]~93 {} inst6[3]~62 {} inst6[3]~54 {} ir:inst2|x[3] {} } { 0.000ns 0.000ns 1.600ns 0.000ns 0.600ns 0.600ns } { 0.000ns 2.800ns 1.200ns 1.500ns 1.800ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 06 17:38:44 2026 " "Info: Processing ended: Tue Jan 06 17:38:44 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
