#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov 14 09:08:10 2022
# Process ID: 6762
# Current directory: /home/ayuba/workspace/THESIS/hardware
# Command line: vivado
# Log file: /home/ayuba/workspace/THESIS/hardware/vivado.log
# Journal file: /home/ayuba/workspace/THESIS/hardware/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/ayuba/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
WARNING: [Board 49-91] Board repository path '~/.Xilinx/Vivado/2020.2.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
create_project zybo_z7_20_base_20202-vivado /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7377.250 ; gain = 50.031 ; free physical = 13385 ; free virtual = 19112
set_property board_part digilentinc.com:zybo-z7-20:part0:1.1 [current_project]
set_property platform.extensible true [current_project]
create_bd_design "zybo_z7_20_base_20202"
Wrote  : </home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd> 
create_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7423.195 ; gain = 29.805 ; free physical = 13187 ; free virtual = 18991
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {300.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_CLKFBOUT_MULT_F {6.000} CONFIG.MMCM_CLKIN1_PERIOD {10.0} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.MMCM_CLKOUT2_DIVIDE {2} CONFIG.NUM_OUT_CLKS {3} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {151.366} CONFIG.CLKOUT1_PHASE_ERROR {132.063} CONFIG.CLKOUT2_JITTER {132.221} CONFIG.CLKOUT2_PHASE_ERROR {132.063} CONFIG.CLKOUT3_JITTER {122.522} CONFIG.CLKOUT3_PHASE_ERROR {132.063}] [get_bd_cells clk_wiz_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
set_property location {2 369 -18} [get_bd_cells processing_system7_0]
set_property location {680 -63} [get_bd_intf_ports DDR]
set_property location {730 -49} [get_bd_intf_ports FIXED_IO]
set_property location {641 -63} [get_bd_intf_ports FIXED_IO]
set_property location {657 -74} [get_bd_intf_ports DDR]
set_property location {2.5 712 98} [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property location {2.5 854 -131} [get_bd_cells clk_wiz_0]
set_property location {1212 -490} [get_bd_intf_ports DDR]
set_property location {1158 -451} [get_bd_intf_ports FIXED_IO]
set_property location {3.5 1150 -331} [get_bd_cells proc_sys_reset_0]
set_property location {3 1057 -176} [get_bd_cells proc_sys_reset_1]
set_property location {3 1051 -36} [get_bd_cells proc_sys_reset_2]
connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins proc_sys_reset_2/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_2/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins proc_sys_reset_1/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins proc_sys_reset_0/dcm_locked] [get_bd_pins clk_wiz_0/locked]
delete_bd_objs [get_bd_cells proc_sys_reset_3]
connect_bd_net [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_2/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1 155 -421} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {1}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
set_property location {1 89 -406} [get_bd_cells xlconcat_0]
validate_bd_design
WARNING: [BD 5-616] The -include_pfm switch should be used to validate a block design as a platform for use in SDx
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property pfm_name zybo_z7_20_base_20202 [get_files {zybo_z7_20_base_20202.bd}]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "HP1" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "HP1" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "HP1" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "HP2" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "HP1" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "HP2" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {clk_out1 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "1" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.IRQ {In0 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"} In3 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"} In3 {is_range "true"} In4 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"} In3 {is_range "true"} In4 {is_range "true"} In5 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"} In3 {is_range "true"} In4 {is_range "true"} In5 {is_range "true"} In6 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"} In3 {is_range "true"} In4 {is_range "true"} In5 {is_range "true"} In6 {is_range "true"} In7 {is_range "true"}} [get_bd_cells /xlconcat_0]
generate_target all [get_files  /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd> 
Wrote  : </home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/ui/bd_e102f45a.ui> 
VHDL Output written to : /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v
VHDL Output written to : /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/sim/zybo_z7_20_base_20202.v
VHDL Output written to : /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hdl/zybo_z7_20_base_20202_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hw_handoff/zybo_z7_20_base_20202.hwh
Generated Block Design Tcl file /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hw_handoff/zybo_z7_20_base_20202_bd.tcl
Generated Hardware Definition File /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 8834.574 ; gain = 0.000 ; free physical = 12595 ; free virtual = 18506
catch { config_ip_cache -export [get_ips -all zybo_z7_20_base_20202_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all zybo_z7_20_base_20202_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all zybo_z7_20_base_20202_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all zybo_z7_20_base_20202_proc_sys_reset_0_1] }
catch { config_ip_cache -export [get_ips -all zybo_z7_20_base_20202_proc_sys_reset_0_2] }
export_ip_user_files -of_objects [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd]
launch_runs zybo_z7_20_base_20202_processing_system7_0_0_synth_1 zybo_z7_20_base_20202_clk_wiz_0_0_synth_1 zybo_z7_20_base_20202_proc_sys_reset_0_0_synth_1 zybo_z7_20_base_20202_proc_sys_reset_0_1_synth_1 zybo_z7_20_base_20202_proc_sys_reset_0_2_synth_1 -jobs 2
[Mon Nov 14 09:19:35 2022] Launched zybo_z7_20_base_20202_processing_system7_0_0_synth_1, zybo_z7_20_base_20202_clk_wiz_0_0_synth_1, zybo_z7_20_base_20202_proc_sys_reset_0_0_synth_1, zybo_z7_20_base_20202_proc_sys_reset_0_1_synth_1, zybo_z7_20_base_20202_proc_sys_reset_0_2_synth_1...
Run output will be captured here:
zybo_z7_20_base_20202_processing_system7_0_0_synth_1: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/zybo_z7_20_base_20202_processing_system7_0_0_synth_1/runme.log
zybo_z7_20_base_20202_clk_wiz_0_0_synth_1: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/zybo_z7_20_base_20202_clk_wiz_0_0_synth_1/runme.log
zybo_z7_20_base_20202_proc_sys_reset_0_0_synth_1: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/zybo_z7_20_base_20202_proc_sys_reset_0_0_synth_1/runme.log
zybo_z7_20_base_20202_proc_sys_reset_0_1_synth_1: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/zybo_z7_20_base_20202_proc_sys_reset_0_1_synth_1/runme.log
zybo_z7_20_base_20202_proc_sys_reset_0_2_synth_1: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/zybo_z7_20_base_20202_proc_sys_reset_0_2_synth_1/runme.log
export_simulation -of_objects [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -directory /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files -ipstatic_source_dir /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/modelsim} {questa=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/questa} {ies=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/ies} {xcelium=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/xcelium} {vcs=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/vcs} {riviera=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -top
add_files -norecurse /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hdl/zybo_z7_20_base_20202_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Nov 14 09:23:12 2022] Launched synth_1...
Run output will be captured here: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/synth_1/runme.log
[Mon Nov 14 09:23:12 2022] Launched impl_1...
Run output will be captured here: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8969.855 ; gain = 0.000 ; free physical = 12376 ; free virtual = 18440
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 9268.605 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17965
Restored from archive | CPU: 0.120000 secs | Memory: 0.406456 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 9268.605 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17965
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9268.605 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17966
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 9507.105 ; gain = 537.250 ; free physical = 11816 ; free virtual = 17863
open_bd_design {/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd}
set_property SELECTED_SIM_MODEL tlm [get_bd_cells /processing_system7_0]
generate_target all [get_files  /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd]
Exporting to file /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hw_handoff/zybo_z7_20_base_20202.hwh
Generated Block Design Tcl file /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hw_handoff/zybo_z7_20_base_20202_bd.tcl
Generated Hardware Definition File /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.hwdef
export_ip_user_files -of_objects [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd]
export_simulation -of_objects [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -directory /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files -ipstatic_source_dir /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/modelsim} {questa=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/questa} {ies=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/ies} {xcelium=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/xcelium} {vcs=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/vcs} {riviera=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'zybo_z7_20_base_20202' - hence not re-generating.
export_ip_user_files -of_objects [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd]
export_simulation -of_objects [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -directory /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files -ipstatic_source_dir /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/modelsim} {questa=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/questa} {ies=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/ies} {xcelium=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/xcelium} {vcs=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/vcs} {riviera=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -top
startgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets clk_wiz_0_clk_out2] [get_bd_nets clk_wiz_0_clk_out3] [get_bd_nets clk_wiz_0_locked] [get_bd_nets xlconcat_0_dout] [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_cells processing_system7_0] [get_bd_cells xlconcat_0] [get_bd_cells proc_sys_reset_0] [get_bd_cells proc_sys_reset_1] [get_bd_cells proc_sys_reset_2] [get_bd_cells clk_wiz_0]
endgroup
export_ip_user_files -of_objects  [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hdl/zybo_z7_20_base_20202_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hdl/zybo_z7_20_base_20202_wrapper.v
export_ip_user_files -of_objects  [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -no_script -reset -force -quiet
remove_files  /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd
create_bd_design "zybo_z7_20_base_20202"
Wrote  : </home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
delete_bd_objs [get_bd_cells axi_clock_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1.5 193 -591} [get_bd_cells processing_system7_0]
set_property location {2.5 498 -533} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {300.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_CLKFBOUT_MULT_F {6.000} CONFIG.MMCM_CLKIN1_PERIOD {10.0} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.MMCM_CLKOUT2_DIVIDE {2} CONFIG.NUM_OUT_CLKS {3} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {151.366} CONFIG.CLKOUT1_PHASE_ERROR {132.063} CONFIG.CLKOUT2_JITTER {132.221} CONFIG.CLKOUT2_PHASE_ERROR {132.063} CONFIG.CLKOUT3_JITTER {122.522} CONFIG.CLKOUT3_PHASE_ERROR {132.063}] [get_bd_cells clk_wiz_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property SELECTED_SIM_MODEL tlm [get_bd_cells /processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {3.5 1000 -504} [get_bd_cells proc_sys_reset_0]
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property location {5 1529 -326} [get_bd_cells proc_sys_reset_1]
set_property location {4 1580 -156} [get_bd_cells proc_sys_reset_2]
set_property location {1.5 1173 -516} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins proc_sys_reset_2/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins proc_sys_reset_2/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins proc_sys_reset_1/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins proc_sys_reset_0/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_2/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1 -60 -609} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {1}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
validate_bd_design
WARNING: [BD 5-616] The -include_pfm switch should be used to validate a block design as a platform for use in SDx
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property pfm_name zybo_z7_20_base_20202 [get_files {zybo_z7_20_base_20202.bd}]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "HP1" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "HP1" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "HP1" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "HP2" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.AXI_PORT {M_AXI_GP0 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_GP1 {memport "M_AXI_GP" sptag "" memory "" is_range "false"} S_AXI_HP0 {memport "S_AXI_HP" sptag "HP0" memory "" is_range "false"} S_AXI_HP1 {memport "S_AXI_HP" sptag "HP1" memory "" is_range "false"} S_AXI_HP2 {memport "S_AXI_HP" sptag "HP2" memory "" is_range "false"} S_AXI_HP3 {memport "S_AXI_HP" sptag "" memory "" is_range "false"}} [get_bd_cells /processing_system7_0]
set_property PFM.CLOCK {clk_out1 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"} clk_out2 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "200000000"} clk_out3 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"}} [get_bd_cells /clk_wiz_0]
set_property PFM.IRQ {In0 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"} In3 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"} In3 {is_range "true"} In4 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"} In3 {is_range "true"} In4 {is_range "true"} In5 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"} In3 {is_range "true"} In4 {is_range "true"} In5 {is_range "true"} In6 {is_range "true"}} [get_bd_cells /xlconcat_0]
set_property PFM.IRQ {In0 {is_range "true"} In1 {is_range "true"} In2 {is_range "true"} In3 {is_range "true"} In4 {is_range "true"} In5 {is_range "true"} In6 {is_range "true"} In7 {is_range "true"}} [get_bd_cells /xlconcat_0]
validate_bd_design
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
generate_target all [get_files  /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd]
INFO: [BD 41-1662] The design 'zybo_z7_20_base_20202.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd> 
Wrote  : </home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/ui/bd_e102f45a.ui> 
VHDL Output written to : /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v
VHDL Output written to : /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/sim/zybo_z7_20_base_20202.v
VHDL Output written to : /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hdl/zybo_z7_20_base_20202_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hw_handoff/zybo_z7_20_base_20202.hwh
Generated Block Design Tcl file /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hw_handoff/zybo_z7_20_base_20202_bd.tcl
Generated Hardware Definition File /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 9749.277 ; gain = 0.000 ; free physical = 11634 ; free virtual = 17660
catch { config_ip_cache -export [get_ips -all zybo_z7_20_base_20202_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_z7_20_base_20202_processing_system7_0_0, cache-ID = 03f953c7e737b2c9; cache size = 1.132 MB.
catch { config_ip_cache -export [get_ips -all zybo_z7_20_base_20202_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_z7_20_base_20202_clk_wiz_0_0, cache-ID = 1421d389de8a7fd9; cache size = 1.133 MB.
catch { config_ip_cache -export [get_ips -all zybo_z7_20_base_20202_proc_sys_reset_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_z7_20_base_20202_proc_sys_reset_0_0, cache-ID = 563d777768f7f26c; cache size = 1.133 MB.
catch { config_ip_cache -export [get_ips -all zybo_z7_20_base_20202_proc_sys_reset_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_z7_20_base_20202_proc_sys_reset_0_1, cache-ID = a6b7cd41724a90e2; cache size = 1.133 MB.
catch { config_ip_cache -export [get_ips -all zybo_z7_20_base_20202_proc_sys_reset_0_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zybo_z7_20_base_20202_proc_sys_reset_0_2, cache-ID = 3761fbf5e3785ce9; cache size = 1.133 MB.
export_ip_user_files -of_objects [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd]
export_simulation -of_objects [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -directory /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files -ipstatic_source_dir /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/modelsim} {questa=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/questa} {ies=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/ies} {xcelium=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/xcelium} {vcs=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/vcs} {riviera=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'zybo_z7_20_base_20202' - hence not re-generating.
export_ip_user_files -of_objects [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd]
export_simulation -of_objects [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -directory /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files -ipstatic_source_dir /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/modelsim} {questa=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/questa} {ies=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/ies} {xcelium=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/xcelium} {vcs=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/vcs} {riviera=/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd] -top
add_files -norecurse /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hdl/zybo_z7_20_base_20202_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Nov 14 09:42:06 2022] Launched synth_1...
Run output will be captured here: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/synth_1/runme.log
[Mon Nov 14 09:42:06 2022] Launched impl_1...
Run output will be captured here: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.runs/impl_1/runme.log
set_property pfm_name {xilinx:zybo-z7-20:zybo_z7_20_base_20202:0.0} [get_files -all {/home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202-vivado.srcs/sources_1/bd/zybo_z7_20_base_20202/zybo_z7_20_base_20202.bd}]
set_property platform.name {zybo_z7_20_base_20202} [current_project]
write_hw_platform -include_bit -force -file /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2020.2/data/embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
INFO: [Project 1-1042] Successfully generated hpfm file
INFO: [Vivado 12-12469] The Hardware Platform can be used for Hardware and Hardware Emulation
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/ayuba/workspace/THESIS/hardware/zybo_z7_20_base_20202-vivado/zybo_z7_20_base_20202_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9899.984 ; gain = 45.703 ; free physical = 11503 ; free virtual = 17606
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 09:46:14 2022...
