<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EZR32 CMSIS: EZR32LG_DMACTRL_BitFields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EZR32LG_DMACTRL_BitFields</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#ge2d502cf92084026382be6815f1ed90e">_DMA_CTRL_DST_INC_MASK</a>&nbsp;&nbsp;&nbsp;0xC0000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g0bdf93cab208cf8c9c9557238436c741">_DMA_CTRL_DST_INC_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g10aa2de702fbea31301610565c89bfd6">_DMA_CTRL_DST_INC_BYTE</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g34acd287308b444d027611df69fca90b">_DMA_CTRL_DST_INC_HALFWORD</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g45dd5242605d0fa5c399419b886c46fb">_DMA_CTRL_DST_INC_WORD</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gb8d57e2956c2f03f5f642a85127ebe2a">_DMA_CTRL_DST_INC_NONE</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g9d94beb9604109edcf75467e60b7d79a">DMA_CTRL_DST_INC_BYTE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g03e653344e9e5d7014008fc65e5943ec">DMA_CTRL_DST_INC_HALFWORD</a>&nbsp;&nbsp;&nbsp;0x40000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#ge743ec6f82401f19acf2b79882ed0e52">DMA_CTRL_DST_INC_WORD</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g9d3f246804457b119e7f793f39743f95">DMA_CTRL_DST_INC_NONE</a>&nbsp;&nbsp;&nbsp;0xC0000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#ge3b7d2367e7902cec852f08449c7b0ab">_DMA_CTRL_DST_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x30000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g91e54aacb7e8af2d65097ccda951e3af">_DMA_CTRL_DST_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g82ba1d3ae2b751a65391b3dc117aed03">_DMA_CTRL_DST_SIZE_BYTE</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g3a5ac792e7dab13405c3184d271d2131">_DMA_CTRL_DST_SIZE_HALFWORD</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#ge209bec4ba1582fd2c53c701f06b2932">_DMA_CTRL_DST_SIZE_WORD</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g46a911c41a031f8f8159f76d24720bd5">_DMA_CTRL_DST_SIZE_RSVD</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g56c41e49b83d536d4d4b24db3da5e389">DMA_CTRL_DST_SIZE_BYTE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gd1adfefed59a8fa5bb3c903aa4f83ed8">DMA_CTRL_DST_SIZE_HALFWORD</a>&nbsp;&nbsp;&nbsp;0x10000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g5ae97d975ed0135adcbb5390a0bbb172">DMA_CTRL_DST_SIZE_WORD</a>&nbsp;&nbsp;&nbsp;0x20000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gf437ce9d05edc223b2056c404f3178e6">DMA_CTRL_DST_SIZE_RSVD</a>&nbsp;&nbsp;&nbsp;0x30000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g37f27e50e9a9a14a9c09623757250b75">_DMA_CTRL_SRC_INC_MASK</a>&nbsp;&nbsp;&nbsp;0x0C000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#ge58000bfee9eff96ec2ccdfe3235e584">_DMA_CTRL_SRC_INC_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g98f13be6557e3748b750f017695d9ddf">_DMA_CTRL_SRC_INC_BYTE</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gf64749762afca759cd26252a90394503">_DMA_CTRL_SRC_INC_HALFWORD</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g7590b1ba9fc2f69c91618a6189cd67d5">_DMA_CTRL_SRC_INC_WORD</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gca79296fc5d11663cb230c3f1ea5d3c6">_DMA_CTRL_SRC_INC_NONE</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gb20fcdb360dcaeef7a8badf9836d6185">DMA_CTRL_SRC_INC_BYTE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#geb10f156dd4670387a5055306b026caf">DMA_CTRL_SRC_INC_HALFWORD</a>&nbsp;&nbsp;&nbsp;0x04000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g199c407e5f6201ea149f366e7d3407d6">DMA_CTRL_SRC_INC_WORD</a>&nbsp;&nbsp;&nbsp;0x08000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gf58b073ee0360914b365850adb407cff">DMA_CTRL_SRC_INC_NONE</a>&nbsp;&nbsp;&nbsp;0x0C000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g703a50edbb1e1a5c4317777e759a6592">_DMA_CTRL_SRC_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x03000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g90700566b116f6f9a602a002eda740b6">_DMA_CTRL_SRC_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g53ac0f76212c65eb2051bd570f7eea38">_DMA_CTRL_SRC_SIZE_BYTE</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gbddc485a6f9f96f78ae77682e4d8a0d5">_DMA_CTRL_SRC_SIZE_HALFWORD</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gae49f8221dd7d9d84aadccaa4674aad9">_DMA_CTRL_SRC_SIZE_WORD</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gfc090f5b86735444d68ac8b61fb74ca9">_DMA_CTRL_SRC_SIZE_RSVD</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g855513261870a5b6fbfaed1825dae7ca">DMA_CTRL_SRC_SIZE_BYTE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gdf35151dff0ada803cd119c420df138f">DMA_CTRL_SRC_SIZE_HALFWORD</a>&nbsp;&nbsp;&nbsp;0x01000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g8f2ed487b20532e4f70bd1d0a1d6b9c3">DMA_CTRL_SRC_SIZE_WORD</a>&nbsp;&nbsp;&nbsp;0x02000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g02c14e09bc5974b9cecfa06e765bdd93">DMA_CTRL_SRC_SIZE_RSVD</a>&nbsp;&nbsp;&nbsp;0x03000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g8eae0dc83d60477ebd68fde7acaebb92">_DMA_CTRL_DST_PROT_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00E00000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gd2977fb0e0f4af8a2be0862093dd7b3c">_DMA_CTRL_DST_PROT_CTRL_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gade9e620ed27596babd6f31fe0fb3587">DMA_CTRL_DST_PROT_PRIVILEGED</a>&nbsp;&nbsp;&nbsp;0x00200000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g68cbc625bd20de321c0066e800d082a4">DMA_CTRL_DST_PROT_NON_PRIVILEGED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gc337322950dc05c21bda15d6de217801">_DMA_CTRL_SRC_PROT_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x001C0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g7bc00d5d7abf4420fc28e3928493b13b">_DMA_CTRL_SRC_PROT_CTRL_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g8a71a6e15878bd9af2bd2b617258bb0a">DMA_CTRL_SRC_PROT_PRIVILEGED</a>&nbsp;&nbsp;&nbsp;0x00040000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gb95c16dadb8eb2fc1dadd0312a7a24b1">DMA_CTRL_SRC_PROT_NON_PRIVILEGED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g3e47dda30bdc3880ac403565182ed5cc">_DMA_CTRL_PROT_NON_PRIVILEGED</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g7570bb858fcac876f85129916fe2f7ef">_DMA_CTRL_PROT_PRIVILEGED</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g206e42fd04df5f762a936d0f8fb7bd6d">_DMA_CTRL_R_POWER_MASK</a>&nbsp;&nbsp;&nbsp;0x0003C000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#ga5502e396ef02d0d9ab5937f605fae92">_DMA_CTRL_R_POWER_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g203d0db44da885700259ea4bb1d5c4b8">_DMA_CTRL_R_POWER_1</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g9ec20dd7c54716cc6eda0db93df12241">_DMA_CTRL_R_POWER_2</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#ga154980364183ad87f46ebd03cfcff07">_DMA_CTRL_R_POWER_4</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gd140f012369bdc6cd1e5fa133853d802">_DMA_CTRL_R_POWER_8</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g4dd244065aa202677b18d92ed5da0e08">_DMA_CTRL_R_POWER_16</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g846edb883fa78b18b9cc88df6157eab3">_DMA_CTRL_R_POWER_32</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g6a19a219ca8c17380fbd0391eac55f58">_DMA_CTRL_R_POWER_64</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g2dd6e1aedc54c83321521da609e58b5e">_DMA_CTRL_R_POWER_128</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gdf6cadd51d7983d80c95e92fd3617181">_DMA_CTRL_R_POWER_256</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g3afa26393e9edd82d35f307589619924">_DMA_CTRL_R_POWER_512</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g40466ba72f63bd2769d3163926641866">_DMA_CTRL_R_POWER_1024</a>&nbsp;&nbsp;&nbsp;0x0a</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gac7293a77684b722401c332f52c98fe6">DMA_CTRL_R_POWER_1</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g693ea67b584fbeb941bce7bda9278bb6">DMA_CTRL_R_POWER_2</a>&nbsp;&nbsp;&nbsp;0x00004000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#ga77678c0e2475bf80263947d3a8bbbcb">DMA_CTRL_R_POWER_4</a>&nbsp;&nbsp;&nbsp;0x00008000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g9c755a0d0466f52c126ad12fe0950b90">DMA_CTRL_R_POWER_8</a>&nbsp;&nbsp;&nbsp;0x0000c000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#geb55b6a81fe3b3150f78b8b136f3f6fd">DMA_CTRL_R_POWER_16</a>&nbsp;&nbsp;&nbsp;0x00010000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g3334ff39ab73cd94fc1d0e372e15aedf">DMA_CTRL_R_POWER_32</a>&nbsp;&nbsp;&nbsp;0x00014000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g1aab5589474cb7dfa3916b01f6a1dfb4">DMA_CTRL_R_POWER_64</a>&nbsp;&nbsp;&nbsp;0x00018000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g08f1a446dcffe2420fa0d57662e3a780">DMA_CTRL_R_POWER_128</a>&nbsp;&nbsp;&nbsp;0x0001c000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g509a35deeb9e054025f12fdb269353aa">DMA_CTRL_R_POWER_256</a>&nbsp;&nbsp;&nbsp;0x00020000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gdd3b9382b8a1b19b413f4ab4974a5995">DMA_CTRL_R_POWER_512</a>&nbsp;&nbsp;&nbsp;0x00024000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g2be55e7be9b6befa34f79d31579f1d10">DMA_CTRL_R_POWER_1024</a>&nbsp;&nbsp;&nbsp;0x00028000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g08f4f9629d30c112adb6d3ecb0e3aeb3">_DMA_CTRL_N_MINUS_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00003FF0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g5797c23bef48a60b6b8ca46fd03ae75a">_DMA_CTRL_N_MINUS_1_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g515e5b7d3e33e2f6955dc60727281c94">_DMA_CTRL_NEXT_USEBURST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gf14f7b7e3aa5260915ff31a406957108">_DMA_CTRL_NEXT_USEBURST_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g411c92ab0452173066b47fbadcf1ff7f">_DMA_CTRL_CYCLE_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g720389a112e5bbc012f585f717971a4c">_DMA_CTRL_CYCLE_CTRL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gae3def7b1d239f59100a982c880cb05d">_DMA_CTRL_CYCLE_CTRL_INVALID</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gaf2102a7746fb24cd501863887ddd0d0">_DMA_CTRL_CYCLE_CTRL_BASIC</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g23000f787a8d0b26c8451c5a6e20b388">_DMA_CTRL_CYCLE_CTRL_AUTO</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g8f08623d87d43560350c924c7824bd13">_DMA_CTRL_CYCLE_CTRL_PINGPONG</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g282bf70126b0d577e06ef733947082a7">_DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gfb1ee49437d3655a3d4ab7c76ec123a8">_DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER_ALT</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g352bcb7973fcaa5ed3204cf6ac6c87cd">_DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g686865081ada55259b5863410d7cd859">_DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER_ALT</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g7892e6cd294fad05325adc1c32cbddfa">DMA_CTRL_CYCLE_CTRL_INVALID</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#geb515701428a4148bc9fc86fda750428">DMA_CTRL_CYCLE_CTRL_BASIC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#gd07fca109f92ebcfcf0176b8c1295892">DMA_CTRL_CYCLE_CTRL_AUTO</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g55614038b8da724dc48770a2f4567184">DMA_CTRL_CYCLE_CTRL_PINGPONG</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g548ff001526a93031afb4b06bdfa5382">DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER</a>&nbsp;&nbsp;&nbsp;0x000000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g16e2fe28076442259b3b3d43b4aba94c">DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER_ALT</a>&nbsp;&nbsp;&nbsp;0x000000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g7c636f3fcb5c3b6437affccabb3c43a1">DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER</a>&nbsp;&nbsp;&nbsp;0x000000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DMACTRL__BitFields.html#g16644ebaa085513a8e20e8bb567b0a51">DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER_ALT</a>&nbsp;&nbsp;&nbsp;0x000000007UL</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g23000f787a8d0b26c8451c5a6e20b388"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_CYCLE_CTRL_AUTO" ref="g23000f787a8d0b26c8451c5a6e20b388" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_CYCLE_CTRL_AUTO&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Auto cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00119">119</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf2102a7746fb24cd501863887ddd0d0"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_CYCLE_CTRL_BASIC" ref="gaf2102a7746fb24cd501863887ddd0d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_CYCLE_CTRL_BASIC&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Basic cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00118">118</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gae3def7b1d239f59100a982c880cb05d"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_CYCLE_CTRL_INVALID" ref="gae3def7b1d239f59100a982c880cb05d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_CYCLE_CTRL_INVALID&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Invalid cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00117">117</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g411c92ab0452173066b47fbadcf1ff7f"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_CYCLE_CTRL_MASK" ref="g411c92ab0452173066b47fbadcf1ff7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_CYCLE_CTRL_MASK&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Cycle control bit mask - basic/auto/ping-poing/scath-gath 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00115">115</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g282bf70126b0d577e06ef733947082a7"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER" ref="g282bf70126b0d577e06ef733947082a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Memory scatter gather cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00121">121</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb1ee49437d3655a3d4ab7c76ec123a8"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER_ALT" ref="gfb1ee49437d3655a3d4ab7c76ec123a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER_ALT&nbsp;&nbsp;&nbsp;0x05          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Memory scatter gather using alternate structure 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00122">122</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g352bcb7973fcaa5ed3204cf6ac6c87cd"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER" ref="g352bcb7973fcaa5ed3204cf6ac6c87cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral scatter gather cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00123">123</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g686865081ada55259b5863410d7cd859"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER_ALT" ref="g686865081ada55259b5863410d7cd859" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER_ALT&nbsp;&nbsp;&nbsp;0x07          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral scatter gather cycle type using alternate structure 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00124">124</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g8f08623d87d43560350c924c7824bd13"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_CYCLE_CTRL_PINGPONG" ref="g8f08623d87d43560350c924c7824bd13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_CYCLE_CTRL_PINGPONG&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PingPong cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00120">120</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g720389a112e5bbc012f585f717971a4c"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_CYCLE_CTRL_SHIFT" ref="g720389a112e5bbc012f585f717971a4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_CYCLE_CTRL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Cycle control bit shift 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00116">116</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g10aa2de702fbea31301610565c89bfd6"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_INC_BYTE" ref="g10aa2de702fbea31301610565c89bfd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_INC_BYTE&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Byte/8-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00039">39</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g34acd287308b444d027611df69fca90b"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_INC_HALFWORD" ref="g34acd287308b444d027611df69fca90b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_INC_HALFWORD&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half word/16-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00040">40</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2d502cf92084026382be6815f1ed90e"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_INC_MASK" ref="ge2d502cf92084026382be6815f1ed90e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_INC_MASK&nbsp;&nbsp;&nbsp;0xC0000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data increment for destination, bit mask 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00037">37</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8d57e2956c2f03f5f642a85127ebe2a"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_INC_NONE" ref="gb8d57e2956c2f03f5f642a85127ebe2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_INC_NONE&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00042">42</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g0bdf93cab208cf8c9c9557238436c741"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_INC_SHIFT" ref="g0bdf93cab208cf8c9c9557238436c741" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_INC_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data increment for destination, shift value 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00038">38</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g45dd5242605d0fa5c399419b886c46fb"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_INC_WORD" ref="g45dd5242605d0fa5c399419b886c46fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_INC_WORD&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word/32-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00041">41</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g8eae0dc83d60477ebd68fde7acaebb92"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_PROT_CTRL_MASK" ref="g8eae0dc83d60477ebd68fde7acaebb92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_PROT_CTRL_MASK&nbsp;&nbsp;&nbsp;0x00E00000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Protection flag for destination, bit mask 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00077">77</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2977fb0e0f4af8a2be0862093dd7b3c"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_PROT_CTRL_SHIFT" ref="gd2977fb0e0f4af8a2be0862093dd7b3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_PROT_CTRL_SHIFT&nbsp;&nbsp;&nbsp;21          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Protection flag for destination, shift value 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00078">78</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g82ba1d3ae2b751a65391b3dc117aed03"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_SIZE_BYTE" ref="g82ba1d3ae2b751a65391b3dc117aed03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_SIZE_BYTE&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Byte/8-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00049">49</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a5ac792e7dab13405c3184d271d2131"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_SIZE_HALFWORD" ref="g3a5ac792e7dab13405c3184d271d2131" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_SIZE_HALFWORD&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half word/16-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00050">50</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3b7d2367e7902cec852f08449c7b0ab"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_SIZE_MASK" ref="ge3b7d2367e7902cec852f08449c7b0ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_SIZE_MASK&nbsp;&nbsp;&nbsp;0x30000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data size for destination - MUST be the same as source, bit mask 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00047">47</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g46a911c41a031f8f8159f76d24720bd5"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_SIZE_RSVD" ref="g46a911c41a031f8f8159f76d24720bd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_SIZE_RSVD&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00052">52</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g91e54aacb7e8af2d65097ccda951e3af"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_SIZE_SHIFT" ref="g91e54aacb7e8af2d65097ccda951e3af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_SIZE_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data size for destination - MUST be the same as source, shift value 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00048">48</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="ge209bec4ba1582fd2c53c701f06b2932"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_DST_SIZE_WORD" ref="ge209bec4ba1582fd2c53c701f06b2932" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DST_SIZE_WORD&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word/32-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00051">51</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g08f4f9629d30c112adb6d3ecb0e3aeb3"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_N_MINUS_1_MASK" ref="g08f4f9629d30c112adb6d3ecb0e3aeb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_N_MINUS_1_MASK&nbsp;&nbsp;&nbsp;0x00003FF0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of DMA transfers minus 1, bit mask. See PL230 documentation 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00111">111</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g5797c23bef48a60b6b8ca46fd03ae75a"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_N_MINUS_1_SHIFT" ref="g5797c23bef48a60b6b8ca46fd03ae75a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_N_MINUS_1_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of DMA transfers minus 1, shift mask. See PL230 documentation 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00112">112</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g515e5b7d3e33e2f6955dc60727281c94"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_NEXT_USEBURST_MASK" ref="g515e5b7d3e33e2f6955dc60727281c94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_NEXT_USEBURST_MASK&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA useburst_set[C] is 1 when using scatter-gather DMA and using alternate data 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00113">113</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gf14f7b7e3aa5260915ff31a406957108"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_NEXT_USEBURST_SHIFT" ref="gf14f7b7e3aa5260915ff31a406957108" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_NEXT_USEBURST_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA useburst shift 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00114">114</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e47dda30bdc3880ac403565182ed5cc"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_PROT_NON_PRIVILEGED" ref="g3e47dda30bdc3880ac403565182ed5cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_PROT_NON_PRIVILEGED&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Protection bits to indicate non-privileged access 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00085">85</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g7570bb858fcac876f85129916fe2f7ef"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_PROT_PRIVILEGED" ref="g7570bb858fcac876f85129916fe2f7ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_PROT_PRIVILEGED&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Protection bits to indicate privileged access 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00086">86</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g203d0db44da885700259ea4bb1d5c4b8"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_1" ref="g203d0db44da885700259ea4bb1d5c4b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_1&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after each transfer 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00089">89</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g40466ba72f63bd2769d3163926641866"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_1024" ref="g40466ba72f63bd2769d3163926641866" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_1024&nbsp;&nbsp;&nbsp;0x0a          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 1024 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00099">99</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g2dd6e1aedc54c83321521da609e58b5e"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_128" ref="g2dd6e1aedc54c83321521da609e58b5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_128&nbsp;&nbsp;&nbsp;0x07          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 128 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00096">96</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g4dd244065aa202677b18d92ed5da0e08"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_16" ref="g4dd244065aa202677b18d92ed5da0e08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_16&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 16 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00093">93</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ec20dd7c54716cc6eda0db93df12241"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_2" ref="g9ec20dd7c54716cc6eda0db93df12241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_2&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 2 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00090">90</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf6cadd51d7983d80c95e92fd3617181"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_256" ref="gdf6cadd51d7983d80c95e92fd3617181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_256&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 256 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00097">97</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g846edb883fa78b18b9cc88df6157eab3"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_32" ref="g846edb883fa78b18b9cc88df6157eab3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_32&nbsp;&nbsp;&nbsp;0x05          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 32 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00094">94</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="ga154980364183ad87f46ebd03cfcff07"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_4" ref="ga154980364183ad87f46ebd03cfcff07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_4&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 4 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00091">91</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g3afa26393e9edd82d35f307589619924"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_512" ref="g3afa26393e9edd82d35f307589619924" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_512&nbsp;&nbsp;&nbsp;0x09          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 512 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00098">98</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a19a219ca8c17380fbd0391eac55f58"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_64" ref="g6a19a219ca8c17380fbd0391eac55f58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_64&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 64 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00095">95</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gd140f012369bdc6cd1e5fa133853d802"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_8" ref="gd140f012369bdc6cd1e5fa133853d802" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_8&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 8 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00092">92</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g206e42fd04df5f762a936d0f8fb7bd6d"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_MASK" ref="g206e42fd04df5f762a936d0f8fb7bd6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_MASK&nbsp;&nbsp;&nbsp;0x0003C000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA arbitration mask 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00087">87</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5502e396ef02d0d9ab5937f605fae92"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_R_POWER_SHIFT" ref="ga5502e396ef02d0d9ab5937f605fae92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_R_POWER_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of DMA cycles before controller does new arbitration in 2^R 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00088">88</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g98f13be6557e3748b750f017695d9ddf"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_INC_BYTE" ref="g98f13be6557e3748b750f017695d9ddf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_INC_BYTE&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Byte/8-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00059">59</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gf64749762afca759cd26252a90394503"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_INC_HALFWORD" ref="gf64749762afca759cd26252a90394503" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_INC_HALFWORD&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half word/16-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00060">60</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g37f27e50e9a9a14a9c09623757250b75"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_INC_MASK" ref="g37f27e50e9a9a14a9c09623757250b75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_INC_MASK&nbsp;&nbsp;&nbsp;0x0C000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data increment for source, bit mask 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00057">57</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gca79296fc5d11663cb230c3f1ea5d3c6"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_INC_NONE" ref="gca79296fc5d11663cb230c3f1ea5d3c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_INC_NONE&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00062">62</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="ge58000bfee9eff96ec2ccdfe3235e584"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_INC_SHIFT" ref="ge58000bfee9eff96ec2ccdfe3235e584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_INC_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data increment for source, shift value 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00058">58</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g7590b1ba9fc2f69c91618a6189cd67d5"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_INC_WORD" ref="g7590b1ba9fc2f69c91618a6189cd67d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_INC_WORD&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word/32-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00061">61</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gc337322950dc05c21bda15d6de217801"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_PROT_CTRL_MASK" ref="gc337322950dc05c21bda15d6de217801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_PROT_CTRL_MASK&nbsp;&nbsp;&nbsp;0x001C0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Protection flag for source, bit mask 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00081">81</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g7bc00d5d7abf4420fc28e3928493b13b"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_PROT_CTRL_SHIFT" ref="g7bc00d5d7abf4420fc28e3928493b13b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_PROT_CTRL_SHIFT&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Protection flag for source, shift value 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00082">82</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g53ac0f76212c65eb2051bd570f7eea38"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_SIZE_BYTE" ref="g53ac0f76212c65eb2051bd570f7eea38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_SIZE_BYTE&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Byte/8-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00069">69</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gbddc485a6f9f96f78ae77682e4d8a0d5"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_SIZE_HALFWORD" ref="gbddc485a6f9f96f78ae77682e4d8a0d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_SIZE_HALFWORD&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half word/16-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00070">70</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g703a50edbb1e1a5c4317777e759a6592"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_SIZE_MASK" ref="g703a50edbb1e1a5c4317777e759a6592" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_SIZE_MASK&nbsp;&nbsp;&nbsp;0x03000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data size for source - MUST be the same as destination, bit mask 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00067">67</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc090f5b86735444d68ac8b61fb74ca9"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_SIZE_RSVD" ref="gfc090f5b86735444d68ac8b61fb74ca9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_SIZE_RSVD&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00072">72</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g90700566b116f6f9a602a002eda740b6"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_SIZE_SHIFT" ref="g90700566b116f6f9a602a002eda740b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_SIZE_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data size for source - MUST be the same as destination, shift value 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00068">68</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gae49f8221dd7d9d84aadccaa4674aad9"></a><!-- doxytag: member="ezr32lg_dmactrl.h::_DMA_CTRL_SRC_SIZE_WORD" ref="gae49f8221dd7d9d84aadccaa4674aad9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_SRC_SIZE_WORD&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word/32-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00071">71</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gd07fca109f92ebcfcf0176b8c1295892"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_CYCLE_CTRL_AUTO" ref="gd07fca109f92ebcfcf0176b8c1295892" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_CYCLE_CTRL_AUTO&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Auto cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00127">127</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="geb515701428a4148bc9fc86fda750428"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_CYCLE_CTRL_BASIC" ref="geb515701428a4148bc9fc86fda750428" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_CYCLE_CTRL_BASIC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Basic cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00126">126</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g7892e6cd294fad05325adc1c32cbddfa"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_CYCLE_CTRL_INVALID" ref="g7892e6cd294fad05325adc1c32cbddfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_CYCLE_CTRL_INVALID&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Invalid cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00125">125</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g548ff001526a93031afb4b06bdfa5382"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER" ref="g548ff001526a93031afb4b06bdfa5382" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER&nbsp;&nbsp;&nbsp;0x000000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Memory scatter gather cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00129">129</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g16e2fe28076442259b3b3d43b4aba94c"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER_ALT" ref="g16e2fe28076442259b3b3d43b4aba94c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER_ALT&nbsp;&nbsp;&nbsp;0x000000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Memory scatter gather using alternate structure 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00130">130</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c636f3fcb5c3b6437affccabb3c43a1"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER" ref="g7c636f3fcb5c3b6437affccabb3c43a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER&nbsp;&nbsp;&nbsp;0x000000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral scatter gather cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00131">131</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g16644ebaa085513a8e20e8bb567b0a51"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER_ALT" ref="g16644ebaa085513a8e20e8bb567b0a51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER_ALT&nbsp;&nbsp;&nbsp;0x000000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral scatter gather cycle type using alternate structure 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00132">132</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g55614038b8da724dc48770a2f4567184"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_CYCLE_CTRL_PINGPONG" ref="g55614038b8da724dc48770a2f4567184" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_CYCLE_CTRL_PINGPONG&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PingPong cycle type 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00128">128</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d94beb9604109edcf75467e60b7d79a"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_DST_INC_BYTE" ref="g9d94beb9604109edcf75467e60b7d79a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DST_INC_BYTE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Byte/8-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00043">43</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g03e653344e9e5d7014008fc65e5943ec"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_DST_INC_HALFWORD" ref="g03e653344e9e5d7014008fc65e5943ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DST_INC_HALFWORD&nbsp;&nbsp;&nbsp;0x40000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half word/16-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00044">44</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d3f246804457b119e7f793f39743f95"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_DST_INC_NONE" ref="g9d3f246804457b119e7f793f39743f95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DST_INC_NONE&nbsp;&nbsp;&nbsp;0xC0000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00046">46</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="ge743ec6f82401f19acf2b79882ed0e52"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_DST_INC_WORD" ref="ge743ec6f82401f19acf2b79882ed0e52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DST_INC_WORD&nbsp;&nbsp;&nbsp;0x80000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word/32-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00045">45</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g68cbc625bd20de321c0066e800d082a4"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_DST_PROT_NON_PRIVILEGED" ref="g68cbc625bd20de321c0066e800d082a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DST_PROT_NON_PRIVILEGED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Non-privileged mode for destination 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00080">80</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gade9e620ed27596babd6f31fe0fb3587"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_DST_PROT_PRIVILEGED" ref="gade9e620ed27596babd6f31fe0fb3587" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DST_PROT_PRIVILEGED&nbsp;&nbsp;&nbsp;0x00200000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Privileged mode for destination 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00079">79</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g56c41e49b83d536d4d4b24db3da5e389"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_DST_SIZE_BYTE" ref="g56c41e49b83d536d4d4b24db3da5e389" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DST_SIZE_BYTE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Byte/8-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00053">53</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1adfefed59a8fa5bb3c903aa4f83ed8"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_DST_SIZE_HALFWORD" ref="gd1adfefed59a8fa5bb3c903aa4f83ed8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DST_SIZE_HALFWORD&nbsp;&nbsp;&nbsp;0x10000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half word/16-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00054">54</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gf437ce9d05edc223b2056c404f3178e6"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_DST_SIZE_RSVD" ref="gf437ce9d05edc223b2056c404f3178e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DST_SIZE_RSVD&nbsp;&nbsp;&nbsp;0x30000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved - do not use 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00056">56</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ae97d975ed0135adcbb5390a0bbb172"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_DST_SIZE_WORD" ref="g5ae97d975ed0135adcbb5390a0bbb172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DST_SIZE_WORD&nbsp;&nbsp;&nbsp;0x20000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word/32-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00055">55</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gac7293a77684b722401c332f52c98fe6"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_1" ref="gac7293a77684b722401c332f52c98fe6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_1&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after each transfer 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00100">100</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g2be55e7be9b6befa34f79d31579f1d10"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_1024" ref="g2be55e7be9b6befa34f79d31579f1d10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_1024&nbsp;&nbsp;&nbsp;0x00028000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 1024 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00110">110</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g08f1a446dcffe2420fa0d57662e3a780"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_128" ref="g08f1a446dcffe2420fa0d57662e3a780" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_128&nbsp;&nbsp;&nbsp;0x0001c000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 128 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00107">107</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="geb55b6a81fe3b3150f78b8b136f3f6fd"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_16" ref="geb55b6a81fe3b3150f78b8b136f3f6fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_16&nbsp;&nbsp;&nbsp;0x00010000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 16 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00104">104</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g693ea67b584fbeb941bce7bda9278bb6"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_2" ref="g693ea67b584fbeb941bce7bda9278bb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_2&nbsp;&nbsp;&nbsp;0x00004000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 2 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00101">101</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g509a35deeb9e054025f12fdb269353aa"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_256" ref="g509a35deeb9e054025f12fdb269353aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_256&nbsp;&nbsp;&nbsp;0x00020000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 256 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00108">108</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g3334ff39ab73cd94fc1d0e372e15aedf"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_32" ref="g3334ff39ab73cd94fc1d0e372e15aedf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_32&nbsp;&nbsp;&nbsp;0x00014000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 32 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00105">105</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="ga77678c0e2475bf80263947d3a8bbbcb"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_4" ref="ga77678c0e2475bf80263947d3a8bbbcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_4&nbsp;&nbsp;&nbsp;0x00008000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 4 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00102">102</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd3b9382b8a1b19b413f4ab4974a5995"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_512" ref="gdd3b9382b8a1b19b413f4ab4974a5995" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_512&nbsp;&nbsp;&nbsp;0x00024000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 512 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00109">109</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g1aab5589474cb7dfa3916b01f6a1dfb4"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_64" ref="g1aab5589474cb7dfa3916b01f6a1dfb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_64&nbsp;&nbsp;&nbsp;0x00018000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 64 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00106">106</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c755a0d0466f52c126ad12fe0950b90"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_R_POWER_8" ref="g9c755a0d0466f52c126ad12fe0950b90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_R_POWER_8&nbsp;&nbsp;&nbsp;0x0000c000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Arbitrate after every 8 transfers 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00103">103</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gb20fcdb360dcaeef7a8badf9836d6185"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_SRC_INC_BYTE" ref="gb20fcdb360dcaeef7a8badf9836d6185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SRC_INC_BYTE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Byte/8-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00063">63</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="geb10f156dd4670387a5055306b026caf"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_SRC_INC_HALFWORD" ref="geb10f156dd4670387a5055306b026caf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SRC_INC_HALFWORD&nbsp;&nbsp;&nbsp;0x04000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half word/16-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00064">64</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gf58b073ee0360914b365850adb407cff"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_SRC_INC_NONE" ref="gf58b073ee0360914b365850adb407cff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SRC_INC_NONE&nbsp;&nbsp;&nbsp;0x0C000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00066">66</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g199c407e5f6201ea149f366e7d3407d6"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_SRC_INC_WORD" ref="g199c407e5f6201ea149f366e7d3407d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SRC_INC_WORD&nbsp;&nbsp;&nbsp;0x08000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word/32-bit increment 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00065">65</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gb95c16dadb8eb2fc1dadd0312a7a24b1"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_SRC_PROT_NON_PRIVILEGED" ref="gb95c16dadb8eb2fc1dadd0312a7a24b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SRC_PROT_NON_PRIVILEGED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Non-privileged mode for destination 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00084">84</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a71a6e15878bd9af2bd2b617258bb0a"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_SRC_PROT_PRIVILEGED" ref="g8a71a6e15878bd9af2bd2b617258bb0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SRC_PROT_PRIVILEGED&nbsp;&nbsp;&nbsp;0x00040000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Privileged mode for destination 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00083">83</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g855513261870a5b6fbfaed1825dae7ca"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_SRC_SIZE_BYTE" ref="g855513261870a5b6fbfaed1825dae7ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SRC_SIZE_BYTE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Byte/8-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00073">73</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf35151dff0ada803cd119c420df138f"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_SRC_SIZE_HALFWORD" ref="gdf35151dff0ada803cd119c420df138f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SRC_SIZE_HALFWORD&nbsp;&nbsp;&nbsp;0x01000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half word/16-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00074">74</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g02c14e09bc5974b9cecfa06e765bdd93"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_SRC_SIZE_RSVD" ref="g02c14e09bc5974b9cecfa06e765bdd93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SRC_SIZE_RSVD&nbsp;&nbsp;&nbsp;0x03000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved - do not use 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00076">76</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<a class="anchor" name="g8f2ed487b20532e4f70bd1d0a1d6b9c3"></a><!-- doxytag: member="ezr32lg_dmactrl.h::DMA_CTRL_SRC_SIZE_WORD" ref="g8f2ed487b20532e4f70bd1d0a1d6b9c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SRC_SIZE_WORD&nbsp;&nbsp;&nbsp;0x02000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word/32-bit data size 
<p>
Definition at line <a class="el" href="ezr32lg__dmactrl_8h-source.html#l00075">75</a> of file <a class="el" href="ezr32lg__dmactrl_8h-source.html">ezr32lg_dmactrl.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:13:37 2015</small> for Silicon Labs EZR32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
