[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2847011 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2847011 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2847011 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11778911 heartbeat IPC: 1.12 cumulative IPC: 1.12 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 19144208 heartbeat IPC: 1.358 cumulative IPC: 1.227 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 27523146 heartbeat IPC: 1.193 cumulative IPC: 1.216 (Simulation time: 00 hr 02 min 41 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 32459164 cumulative IPC: 1.232 (Simulation time: 00 hr 03 min 23 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 32459164 cumulative IPC: 1.232 (Simulation time: 00 hr 03 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.232 instructions: 40000001 cycles: 32459164
CPU 0 Branch Prediction Accuracy: 94.62% MPKI: 12.16 Average ROB Occupancy at Mispredict: 40.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 10.28
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197830 HIT:     194221 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197830 HIT:     194221 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568203 HIT:     460031 MISS:     108172 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430572 HIT:     343466 MISS:      87106 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35260 HIT:      21265 MISS:      13995 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95294 HIT:      95046 MISS:        248 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        254 MISS:       6823 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.35 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3111158 HIT:    2844094 MISS:     267064 MSHR_MERGE:      67354
cpu0->cpu0_L1I LOAD         ACCESS:    3111158 HIT:    2844094 MISS:     267064 MSHR_MERGE:      67354
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.594 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13418591 HIT:   13001539 MISS:     417052 MSHR_MERGE:     143850
cpu0->cpu0_L1D LOAD         ACCESS:    7522384 HIT:    7226863 MISS:     295521 MSHR_MERGE:      64658
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5888467 HIT:    5774023 MISS:     114444 MSHR_MERGE:      79182
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        653 MISS:       7087 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2748509 HIT:    2704785 MISS:      43724 MSHR_MERGE:      27840
cpu0->cpu0_ITLB LOAD         ACCESS:    2748509 HIT:    2704785 MISS:      43724 MSHR_MERGE:      27840
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.558 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12707616 HIT:   12468338 MISS:     239278 MSHR_MERGE:      57332
cpu0->cpu0_DTLB LOAD         ACCESS:   12707616 HIT:   12468338 MISS:     239278 MSHR_MERGE:      57332
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.153 cycles
cpu0->LLC TOTAL        ACCESS:     136740 HIT:     126782 MISS:       9958 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87106 HIT:      82062 MISS:       5044 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13995 HIT:      10780 MISS:       3215 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28816 HIT:      28806 MISS:         10 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6823 HIT:       5134 MISS:       1689 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 166 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        524
  ROW_BUFFER_MISS:       9424
  AVG DBUS CONGESTED CYCLE: 14.55
Channel 0 WQ ROW_BUFFER_HIT:        197
  ROW_BUFFER_MISS:       1131
  FULL:          0
Channel 0 REFRESHES ISSUED:       2705
