FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GT";
2"POS_TRIG1";
3"PREP_RETRIG1";
4"LO*";
5"RETRIG_GATE2";
6"POS_TRIG2";
7"NEG_TRIG1";
8"RETRIG_GATE1";
9"VTT\G";
10"GND\G";
11"NEG_TRIG2";
12"TRIG_GATE1_P";
13"VEE\G";
14"SET_RETRIG1";
15"SET_RETRIG2";
16"DGT_GATE";
17"UN$1$MC10H131$I17$CE1";
18"VEE\G";
19"PREP_RETRIG2";
20"VEE\G";
21"POSNEG1_P";
22"GND\G";
23"GND\G";
24"TRIG_GATE2_N";
25"TRIG_GATE2_P";
26"TRIG_GATE1_N";
27"UN$1$CSMD0805$I64$B";
28"UN$1$CSMD0805$I70$B";
29"TRIG_PULS1_P";
30"UN$1$MC10E116$I63$Q1";
31"UN$1$MC10E116$I63$Q0";
32"TRIG2_OUT_N";
33"TRIG2_OUT_P";
34"TRIG1_OUT_N";
35"TRIG1_OUT_P";
36"VTT\G";
37"OVER_THRESH2_P";
38"OVER_THRESH2_N";
39"POSNEG2_P";
40"POSNEG2_N";
41"VEE\G";
42"UN$1$CSMD0805$I71$A";
43"VEE\G";
44"GND\G";
45"GND\G";
46"GND\G";
47"VCC\G";
48"UN$1$LEDL$I50$A";
49"UN$1$LEDL$I49$A";
50"GND\G";
51"GND\G";
52"UN$1$HCT123$I54$Q2";
53"UN$1$HCT123$I54$Q1";
54"UN$1$CSMD0805$I57$B";
55"UN$1$CSMD0805$I57$A";
56"UN$1$CSMD0805$I46$B";
57"UN$1$CSMD0805$I46$A";
58"GND\G";
59"UN$1$HCT123$I54$INB2";
60"GND\G";
61"UN$1$HCT123$I54$INB1";
62"VCC\G";
63"VCC\G";
64"VCC\G";
65"GND\G";
66"VEE\G";
67"VTT\G";
68"TRIG_PULS1_N";
69"TRIG_PULS2_N";
70"TRIG_PULS2_P";
71"GND\G";
72"VEE\G";
73"GND\G";
74"VEE\G";
75"GND\G";
76"GND\G";
77"GND\G";
78"OVER_THRESH1_P";
79"POSNEG1_N";
80"OVER_THRESH1_N";
%"MC10H104"
"1","(-1750,1875)","0","ecl","I1";
;
ROOM"MTCA_MIMIC"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
CDS_LIB"ecl";
"VEE"20;
"GND2"22;
"GND1"22;
"Q4* \B"0;
"Q4"11;
"Q3"6;
"Q2"7;
"Q1"2;
"B4"40;
"B3"39;
"B2"79;
"B1"21;
"A4"38;
"A3"37;
"A2"80;
"A1"78;
%"INPORT"
"1","(-3300,1675)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(-2925,2750)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"RSMD0805"
"1","(-1100,1500)","1","resistors","I12";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
PACKTYPE"0805";
"A<0>"9;
"B<0>"16;
%"CSMD0603"
"1","(-675,2450)","0","capacitors","I13";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"MTCA_MIMIC"
POSTOL"10%"
CDS_LIB"capacitors"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"13;
"A<0>"77;
%"CSMD0603"
"1","(-1800,2475)","0","capacitors","I14";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
ROOM"MTCA_MIMIC"
PART_NAME"CSMD0603"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"20;
"A<0>"22;
%"MC10H131"
"1","(600,1975)","0","ecl","I15";
;
ROOM"MTCA_MIMIC"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl";
"VEE"74;
"CC"0;
"D2"0;
"D1"0;
"CE2* \B"0;
"CE1* \B"0;
"S2"15;
"S1"14;
"R2"1;
"R1"1;
"Q2* \B"0;
"Q1* \B"0;
"Q2"19;
"Q1"3;
"GND2"10;
"GND1"10;
%"INPORT"
"1","(-2925,3000)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"MC10H131"
"1","(1400,2000)","0","ecl","I17";
;
ROOM"MTCA_MIMIC"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl";
"VEE"18;
"CC"4;
"D2"19;
"D1"3;
"CE2* \B"17;
"CE1* \B"17;
"S2"0;
"S1"0;
"R2"1;
"R1"1;
"Q2* \B"0;
"Q1* \B"0;
"Q2"5;
"Q1"8;
"GND2"23;
"GND1"23;
%"INPORT"
"1","(-3300,1050)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"CSMD0603"
"1","(550,2500)","0","capacitors","I19";
;
ROOM"MTCA_MIMIC"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
DIST"FLAT"
IC"UNDEF"
POSTOL"10%";
"B<0>"74;
"A<0>"10;
%"MC10H104"
"1","(-650,1900)","0","ecl","I2";
;
ROOM"MTCA_MIMIC"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
CDS_LIB"ecl";
"VEE"13;
"GND2"77;
"GND1"77;
"Q4* \B"0;
"Q4"15;
"Q3"15;
"Q2"14;
"Q1"14;
"B4"16;
"B3"16;
"B2"16;
"B1"16;
"A4"11;
"A3"6;
"A2"7;
"A1"2;
%"CSMD0603"
"1","(1350,2550)","0","capacitors","I20";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"MTCA_MIMIC"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"18;
"A<0>"23;
%"RSMD0805"
"1","(-1975,1500)","1","resistors","I21";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE";
"A<0>"9;
"B<0>"78;
%"RSMD0805"
"1","(-2025,1500)","1","resistors","I22";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%";
"A<0>"9;
"B<0>"21;
%"RSMD0805"
"1","(-2075,1500)","1","resistors","I23";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE";
"A<0>"9;
"B<0>"80;
%"RSMD0805"
"1","(-2125,1500)","1","resistors","I24";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805";
"A<0>"9;
"B<0>"37;
%"RSMD0805"
"1","(-2175,1500)","1","resistors","I25";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"9;
"B<0>"39;
%"RSMD0805"
"1","(-2225,1500)","1","resistors","I26";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON";
"A<0>"9;
"B<0>"38;
%"RSMD0805"
"1","(-2300,1500)","1","resistors","I27";
;
$LOCATION"?"
VALUE"50"
ROOM"MTCA_MIMIC"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"9;
"B<0>"40;
%"RSMD0805"
"1","(-1275,1500)","1","resistors","I28";
;
$LOCATION"?"
VALUE"50"
ROOM"MTCA_MIMIC"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"9;
"B<0>"2;
%"RSMD0805"
"1","(-1325,1500)","1","resistors","I29";
;
$LOCATION"?"
VALUE"50"
ROOM"MTCA_MIMIC"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"9;
"B<0>"7;
%"INPORT"
"1","(-3300,2225)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"78;
%"RSMD0805"
"1","(-1375,1500)","1","resistors","I30";
;
$LOCATION"?"
VALUE"50"
ROOM"MTCA_MIMIC"
CDS_LIB"resistors"
POSTOL"5%"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"9;
"B<0>"6;
%"RSMD0805"
"1","(-1425,1500)","1","resistors","I31";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE";
"A<0>"9;
"B<0>"11;
%"RSMD0805"
"1","(-175,1500)","1","resistors","I32";
;
VALUE"50"
ROOM"MTCA_MIMIC"
$LOCATION"?"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF";
"A<0>"9;
"B<0>"14;
%"RSMD0805"
"1","(-75,1500)","1","resistors","I33";
;
$LOCATION"?"
VALUE"50"
ROOM"MTCA_MIMIC"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
PACKTYPE"0805";
"A<0>"9;
"B<0>"15;
%"RSMD0805"
"1","(1175,1475)","1","resistors","I34";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%";
"A<0>"9;
"B<0>"3;
%"RSMD0805"
"1","(1125,1475)","1","resistors","I35";
;
$LOCATION"?"
VALUE"50"
ROOM"MTCA_MIMIC"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
TOL"1%"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"9;
"B<0>"19;
%"MC10E101"
"1","(2325,2050)","0","ecl","I36";
;
ROOM"MTCA_MIMIC"
CDS_LMAN_SYM_OUTLINE"-125,525,125,-400"
CDS_LIB"ecl";
"GND2"44;
"GND1"44;
"GND0"44;
"VEE"43;
"Q3* \B"0;
"Q2* \B"0;
"Q1* \B"24;
"Q0* \B"26;
"Q3"0;
"Q2"0;
"Q1"25;
"Q0"12;
"D3D"0;
"D3C"0;
"D3B"0;
"D3A"0;
"D2D"0;
"D2C"0;
"D2B"0;
"D2A"0;
"D1D"0;
"D1C"11;
"D1B"6;
"D1A"5;
"D0D"0;
"D0C"7;
"D0B"2;
"D0A"8;
%"CSMD0603"
"1","(2450,2775)","0","capacitors","I37";
;
ROOM"MTCA_MIMIC"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
NEGTOL"10%";
"B<0>"44;
"A<0>"43;
%"RSMD0805"
"1","(1825,1475)","1","resistors","I38";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
POWER"0.1"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
PACKTYPE"0805";
"A<0>"9;
"B<0>"8;
%"RSMD0805"
"1","(1725,1500)","1","resistors","I39";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX";
"A<0>"9;
"B<0>"5;
%"INPORT"
"1","(-3300,2150)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"80;
%"RSMD0805"
"1","(2825,1475)","1","resistors","I41";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%";
"A<0>"9;
"B<0>"25;
%"RSMD0805"
"1","(2775,1500)","1","resistors","I42";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON";
"A<0>"9;
"B<0>"12;
%"RSMD0805"
"1","(2800,1475)","1","resistors","I43";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%";
"A<0>"9;
"B<0>"26;
%"RSMD0805"
"1","(2850,1450)","1","resistors","I44";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VOLTAGE"25V"
PACKTYPE"0805";
"A<0>"9;
"B<0>"24;
%"CSMD0805"
"1","(3700,3850)","1","capacitors","I46";
;
ROOM"MTCA_MIMIC"
PART_NAME"CSMD0805"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
NEGTOL"10%"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
DIST"FLAT"
IC"UNDEF"
POSTOL"10%";
"B<0>"56;
"A<0>"57;
%"RSMD0805"
"1","(3275,4000)","0","resistors","I47";
;
ROOM"MTCA_MIMIC"
VALUE"10K"
$LOCATION"?"
CDS_LIB"resistors"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
VOLTAGE"25V"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
SLOPE"RSMAX"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"64;
"B<0>"56;
%"RSMD0805"
"1","(4075,4025)","0","resistors","I48";
;
ROOM"MTCA_MIMIC"
VALUE"10K"
$LOCATION"?"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
IC"UNDEF"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"54;
"B<0>"47;
%"LED_L"
"1","(4300,3125)","6","misc","I49";
;
ROOM"MTCA_MIMIC"
CDS_LIB"misc"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED";
"A\NAC"49;
"B\NAC"50;
%"INPORT"
"1","(-3300,2075)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"LED_L"
"1","(4300,3525)","2","misc","I50";
;
ROOM"MTCA_MIMIC"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc";
"A\NAC"48;
"B\NAC"46;
%"RSMD0805"
"1","(4200,3425)","0","resistors","I51";
;
ROOM"MTCA_MIMIC"
VALUE"100"
$LOCATION"?"
CDS_LIB"resistors"
IC"UNDEF"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
DIST"FLAT"
TOL_ON_OFF"ON"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"53;
"B<0>"48;
%"RSMD0805"
"1","(4200,3225)","0","resistors","I52";
;
ROOM"MTCA_MIMIC"
VALUE"100"
$LOCATION"?"
CDS_LIB"resistors"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC2"RTMPO"
TC1"RTMPL"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"52;
"B<0>"49;
%"HCT123"
"1","(3825,3250)","0","misc","I54";
;
ROOM"MTCA_MIMIC"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
VLOG_PARAM1"pulse_width:integer"
PULSE_WIDTH"10000";
"GND"51;
"VCC"63;
"IN_B2"59;
"IN_B1"61;
"IN_A2* \B"60;
"IN_A1* \B"58;
"REXT/CEXT2"54;
"REXT/CEXT1"56;
"CEXT2"55;
"CEXT1"57;
"Q2* \B"0;
"Q1* \B"0;
"Q2"52;
"Q1"53;
"RD2* \B"0;
"RD1* \B"0;
%"MC10H125"
"1","(3075,3225)","0","ecl","I56";
;
ROOM"MTCA_MIMIC"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"62;
"GND"65;
"VEE"66;
"Q4"0;
"Q3"0;
"Q2"59;
"Q1"61;
"D4* \B"0;
"D3* \B"0;
"D2* \B"24;
"D1* \B"26;
"D4"0;
"D3"0;
"D2"25;
"D1"12;
"VBB"0;
%"CSMD0805"
"1","(3950,3875)","1","capacitors","I57";
;
ROOM"MTCA_MIMIC"
PART_NAME"CSMD0805"
VOLTAGE"50V"
VALUE"0.1UF"
PACKTYPE"0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
IC"UNDEF"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
POSTOL"10%";
"B<0>"54;
"A<0>"55;
%"CSMD0603"
"1","(4025,2825)","0","capacitors","I58";
;
ROOM"MTCA_MIMIC"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEGTOL"10%"
IC"UNDEF"
POSTOL"10%";
"B<0>"51;
"A<0>"63;
%"CSMD0603"
"1","(3375,1100)","0","capacitors","I59";
;
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
ROOM"MTCA_MIMIC"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
POSTOL"10%";
"B<0>"45;
"A<0>"41;
%"INPORT"
"1","(-3300,1875)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"CSMD0603"
"1","(2825,3725)","0","capacitors","I60";
;
ROOM"MTCA_MIMIC"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
POSTOL"10%";
"B<0>"65;
"A<0>"66;
%"CSMD0603"
"1","(3225,3725)","0","capacitors","I61";
;
ROOM"MTCA_MIMIC"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
TOL"5%";
"B<0>"62;
"A<0>"65;
%"MC10H131"
"1","(3375,600)","2","ecl","I62";
;
ROOM"MTCA_MIMIC"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225";
"VEE"41;
"CC"0;
"D2"0;
"D1"0;
"CE2* \B"25;
"CE1* \B"12;
"S2"0;
"S1"0;
"R2"30;
"R1"31;
"Q2* \B"69;
"Q1* \B"68;
"Q2"70;
"Q1"29;
"GND2"45;
"GND1"45;
%"MC10E116"
"1","(2050,625)","2","ecl","I63";
;
ROOM"MTCA_MIMIC"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275"
CDS_LIB"ecl";
"VEE"72;
"GND0"73;
"VBB"27;
"D0"42;
"D1"28;
"D2"0;
"D3"29;
"D4"70;
"D0* \B"27;
"D1* \B"27;
"D2* \B"0;
"D3* \B"68;
"D4* \B"69;
"Q0"31;
"Q1"30;
"Q2"0;
"Q3"35;
"Q4"33;
"Q0* \B"0;
"Q1* \B"0;
"Q2* \B"0;
"Q3* \B"34;
"Q4* \B"32;
"GND1"73;
"GND2"73;
"GND3"73;
"GND4"73;
"GND5"73;
%"CSMD0805"
"1","(2900,250)","1","capacitors","I64";
;
PART_NAME"CSMD0805"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0805"
ROOM"MTCA_MIMIC"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"27;
"A<0>"75;
%"CSMD0603"
"1","(2050,1175)","0","capacitors","I65";
;
ROOM"MTCA_MIMIC"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
POSTOL"10%";
"B<0>"72;
"A<0>"73;
%"RSMD0805"
"1","(2725,775)","0","resistors","I68";
;
$LOCATION"?"
VALUE"1000"
ROOM"MTCA_MIMIC"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"28;
"B<0>"70;
%"RSMD0805"
"1","(2775,875)","0","resistors","I69";
;
VALUE"1000"
$LOCATION"?"
ROOM"MTCA_MIMIC"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LIB"resistors"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"42;
"B<0>"29;
%"INPORT"
"1","(-3300,1800)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"CSMD0805"
"1","(2600,175)","1","capacitors","I70";
;
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
ROOM"MTCA_MIMIC"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
POSTOL"10%";
"B<0>"28;
"A<0>"76;
%"CSMD0805"
"1","(2575,1050)","1","capacitors","I71";
;
ROOM"MTCA_MIMIC"
PART_NAME"CSMD0805"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
CDS_LIB"capacitors"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%";
"B<0>"71;
"A<0>"42;
%"RSMD0805"
"1","(3525,-75)","1","resistors","I72";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT";
"A<0>"31;
"B<0>"67;
%"RSMD0805"
"1","(3700,-75)","1","resistors","I73";
;
ROOM"MTCA_MIMIC"
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
CDS_LIB"resistors"
TOL"1%";
"A<0>"30;
"B<0>"67;
%"RSMD0805"
"1","(2500,50)","1","resistors","I74";
;
$LOCATION"?"
VALUE"50"
ROOM"MTCA_MIMIC"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC2"RTMPO"
MAX_TEMP"RTMAX"
PACKTYPE"0805";
"A<0>"36;
"B<0>"29;
%"RSMD0805"
"1","(2425,50)","1","resistors","I75";
;
$LOCATION"?"
VALUE"50"
ROOM"MTCA_MIMIC"
POSTOL"5%"
CDS_LIB"resistors"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805";
"A<0>"36;
"B<0>"68;
%"RSMD0805"
"1","(2375,50)","1","resistors","I76";
;
VALUE"50"
$LOCATION"?"
ROOM"MTCA_MIMIC"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805";
"A<0>"36;
"B<0>"70;
%"RSMD0805"
"1","(2325,50)","1","resistors","I77";
;
VALUE"50"
$LOCATION"?"
ROOM"MTCA_MIMIC"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"36;
"B<0>"69;
%"OUTPORT"
"1","(325,550)","2","standard","I78";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"35;
%"OUTPORT"
"1","(325,500)","2","standard","I79";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"34;
%"INPORT"
"1","(-3300,1725)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"OUTPORT"
"1","(325,425)","2","standard","I80";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"33;
%"OUTPORT"
"1","(325,375)","2","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"32;
%"TESTPOINT_L"
"1","(-2100,2850)","0","misc","I82";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"16;
%"TESTPOINT_L"
"1","(-850,3225)","1","misc","I83";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"7;
%"TESTPOINT_L"
"1","(-25,2575)","1","misc","I84";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"14;
%"TESTPOINT_L"
"1","(850,1675)","3","misc","I85";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"19;
%"TESTPOINT_L"
"1","(1900,1850)","3","misc","I86";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"5;
%"TESTPOINT_L"
"1","(1775,2400)","1","misc","I87";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"8;
%"TESTPOINT_L"
"1","(3600,2225)","0","misc","I88";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"25;
%"TESTPOINT_L"
"1","(3600,2600)","0","misc","I89";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"12;
%"INPORT"
"1","(-3300,2000)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"79;
%"TESTPOINT_L"
"1","(1725,200)","0","misc","I90";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"31;
%"TESTPOINT_L"
"1","(1725,50)","0","misc","I91";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"30;
%"TESTPOINT_L"
"1","(850,2050)","3","misc","I92";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"3;
%"TESTPOINT_L"
"1","(250,1575)","5","misc","I93";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"15;
%"TESTPOINT_L"
"1","(-1025,3225)","1","misc","I94";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"2;
%"TESTPOINT_L"
"1","(-700,1125)","5","misc","I95";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"6;
%"TESTPOINT_L"
"1","(-875,1125)","5","misc","I96";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"11;
%"RSMD0805"
"1","(1050,1475)","1","resistors","I97";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
ROOM"MTCA_MIMIC"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"9;
"B<0>"1;
%"RSMD0805"
"1","(1500,1500)","1","resistors","I98";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
ROOM"MTCA_MIMIC"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"9;
"B<0>"4;
END.
