<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="239" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="185" />
   <clocksource preferredWidth="185" />
   <frequency preferredWidth="166" />
  </columns>
 </clocktable>
 <window width="1381" height="910" x="0" y="0" />
 <library expandedCategories="Library,Project" />
 <generation block_symbol_file="1" synthesis="VERILOG" />
</preferences>
