// Seed: 3690106387
module module_0 (
    input wire id_0,
    input tri id_1,
    input supply1 id_2,
    output wand id_3
);
  wire id_5;
  assign id_3 = 1;
  reg id_6;
  assign id_6 = 1'h0;
  always @(posedge 1) begin
    id_6 <= 1;
  end
  assign id_5 = id_5;
  wire id_7;
  initial assume (1 == id_0);
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    input uwire id_5,
    output wor id_6,
    output tri0 id_7
);
  wire id_9;
  module_0(
      id_0, id_1, id_1, id_3
  );
endmodule
