// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate4_ch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        l_address0,
        l_ce0,
        l_q0,
        l_offset,
        d_address0,
        d_ce0,
        d_we0,
        d_d0,
        d_q0,
        d_address1,
        d_ce1,
        d_we1,
        d_d1,
        d_q1,
        a_offset,
        b_offset,
        c_offset,
        d_offset
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [4:0] l_offset;
output  [16:0] d_address0;
output   d_ce0;
output   d_we0;
output  [5:0] d_d0;
input  [5:0] d_q0;
output  [16:0] d_address1;
output   d_ce1;
output   d_we1;
output  [5:0] d_d1;
input  [5:0] d_q1;
input  [6:0] a_offset;
input  [6:0] b_offset;
input  [6:0] c_offset;
input  [6:0] d_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [16:0] sub_ln601_fu_95_p2;
reg   [16:0] sub_ln601_reg_214;
wire   [16:0] sub_ln600_fu_122_p2;
reg   [16:0] sub_ln600_reg_219;
wire   [16:0] sub_ln599_fu_149_p2;
reg   [16:0] sub_ln599_reg_224;
wire   [16:0] sub_ln598_fu_176_p2;
reg   [16:0] sub_ln598_reg_229;
wire   [15:0] sub_ln232_fu_207_p2;
reg   [15:0] sub_ln232_reg_234;
wire    grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_start;
wire    grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_done;
wire    grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_idle;
wire    grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_ready;
wire   [15:0] grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_l_address0;
wire    grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_l_ce0;
wire   [16:0] grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_address0;
wire    grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_ce0;
wire    grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_we0;
wire   [5:0] grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_d0;
wire   [16:0] grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_address1;
wire    grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_ce1;
wire    grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_we1;
wire   [5:0] grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_d1;
reg    grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [12:0] tmp_s_fu_83_p3;
wire   [16:0] tmp_fu_75_p3;
wire   [16:0] zext_ln601_fu_91_p1;
wire   [12:0] tmp_188_fu_110_p3;
wire   [16:0] tmp_187_fu_102_p3;
wire   [16:0] zext_ln600_fu_118_p1;
wire   [12:0] tmp_190_fu_137_p3;
wire   [16:0] tmp_189_fu_129_p3;
wire   [16:0] zext_ln599_fu_145_p1;
wire   [12:0] tmp_192_fu_164_p3;
wire   [16:0] tmp_191_fu_156_p3;
wire   [16:0] zext_ln598_fu_172_p1;
wire   [14:0] tmp_193_fu_183_p3;
wire   [10:0] tmp_194_fu_195_p3;
wire   [15:0] zext_ln232_fu_191_p1;
wire   [15:0] zext_ln232_4_fu_203_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_start_reg = 1'b0;
end

ldpcDec_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1 grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_start),
    .ap_done(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_done),
    .ap_idle(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_idle),
    .ap_ready(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_ready),
    .sub_ln232(sub_ln232_reg_234),
    .l_address0(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_l_address0),
    .l_ce0(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_l_ce0),
    .l_q0(l_q0),
    .sub_ln598(sub_ln598_reg_229),
    .d_address0(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_address0),
    .d_ce0(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_ce0),
    .d_we0(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_we0),
    .d_d0(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_d0),
    .d_q0(d_q0),
    .d_address1(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_address1),
    .d_ce1(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_ce1),
    .d_we1(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_we1),
    .d_d1(grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_d1),
    .d_q1(d_q1),
    .sub_ln599(sub_ln599_reg_224),
    .sub_ln600(sub_ln600_reg_219),
    .sub_ln601(sub_ln601_reg_214)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_start_reg <= 1'b1;
        end else if ((grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_ready == 1'b1)) begin
            grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln232_reg_234[15 : 6] <= sub_ln232_fu_207_p2[15 : 6];
        sub_ln598_reg_229[16 : 6] <= sub_ln598_fu_176_p2[16 : 6];
        sub_ln599_reg_224[16 : 6] <= sub_ln599_fu_149_p2[16 : 6];
        sub_ln600_reg_219[16 : 6] <= sub_ln600_fu_122_p2[16 : 6];
        sub_ln601_reg_214[16 : 6] <= sub_ln601_fu_95_p2[16 : 6];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign d_address0 = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_address0;

assign d_address1 = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_address1;

assign d_ce0 = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_ce0;

assign d_ce1 = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_ce1;

assign d_d0 = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_d0;

assign d_d1 = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_d1;

assign d_we0 = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_we0;

assign d_we1 = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_d_we1;

assign grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_start = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_ap_start_reg;

assign l_address0 = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_l_address0;

assign l_ce0 = grp_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1_fu_62_l_ce0;

assign sub_ln232_fu_207_p2 = (zext_ln232_fu_191_p1 - zext_ln232_4_fu_203_p1);

assign sub_ln598_fu_176_p2 = (tmp_191_fu_156_p3 - zext_ln598_fu_172_p1);

assign sub_ln599_fu_149_p2 = (tmp_189_fu_129_p3 - zext_ln599_fu_145_p1);

assign sub_ln600_fu_122_p2 = (tmp_187_fu_102_p3 - zext_ln600_fu_118_p1);

assign sub_ln601_fu_95_p2 = (tmp_fu_75_p3 - zext_ln601_fu_91_p1);

assign tmp_187_fu_102_p3 = {{c_offset}, {10'd0}};

assign tmp_188_fu_110_p3 = {{c_offset}, {6'd0}};

assign tmp_189_fu_129_p3 = {{b_offset}, {10'd0}};

assign tmp_190_fu_137_p3 = {{b_offset}, {6'd0}};

assign tmp_191_fu_156_p3 = {{a_offset}, {10'd0}};

assign tmp_192_fu_164_p3 = {{a_offset}, {6'd0}};

assign tmp_193_fu_183_p3 = {{l_offset}, {10'd0}};

assign tmp_194_fu_195_p3 = {{l_offset}, {6'd0}};

assign tmp_fu_75_p3 = {{d_offset}, {10'd0}};

assign tmp_s_fu_83_p3 = {{d_offset}, {6'd0}};

assign zext_ln232_4_fu_203_p1 = tmp_194_fu_195_p3;

assign zext_ln232_fu_191_p1 = tmp_193_fu_183_p3;

assign zext_ln598_fu_172_p1 = tmp_192_fu_164_p3;

assign zext_ln599_fu_145_p1 = tmp_190_fu_137_p3;

assign zext_ln600_fu_118_p1 = tmp_188_fu_110_p3;

assign zext_ln601_fu_91_p1 = tmp_s_fu_83_p3;

always @ (posedge ap_clk) begin
    sub_ln601_reg_214[5:0] <= 6'b000000;
    sub_ln600_reg_219[5:0] <= 6'b000000;
    sub_ln599_reg_224[5:0] <= 6'b000000;
    sub_ln598_reg_229[5:0] <= 6'b000000;
    sub_ln232_reg_234[5:0] <= 6'b000000;
end

endmodule //ldpcDec_colUpdate4_ch
