#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar  4 13:09:27 2020
# Process ID: 4472
# Current directory: C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13480 C:\Users\danie\Documents\Lab3_FPGA_codes\System_etapa1\System_etapa1.xpr
# Log file: C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/vivado.log
# Journal file: C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 741.660 ; gain = 110.457
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/bd/system1_desing/system1_desing.bd}
Successfully read diagram <system1_desing> from BD file <C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/bd/system1_desing/system1_desing.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 835.559 ; gain = 65.934
export_ip_user_files -of_objects  [get_files C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/bd/system1_desing/system1_desing.bd] -no_script -reset -force -quiet
remove_files  C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/bd/system1_desing/system1_desing.bd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Mar  4 13:52:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/synth_1/runme.log
[Wed Mar  4 13:52:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 869.398 ; gain = 3.168
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A7006CA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.375 ; gain = 1121.977
set_property PROGRAM.FILE {C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/impl_1/S1_transmission.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/impl_1/S1_transmission.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Mar  4 14:01:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/synth_1/runme.log
[Wed Mar  4 14:01:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/impl_1/runme.log
