; ModuleID = '/llk/IR_all_yes/drivers/pci/controller/dwc/pcie-designware.c_pt.bc'
source_filename = "../drivers/pci/controller/dwc/pcie-designware.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_find_capability\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_find_capability\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_find_capability\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_find_capability:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_find_capability\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_find_capability:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_find_ext_capability\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_find_ext_capability\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_find_ext_capability\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_find_ext_capability:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_find_ext_capability\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_find_ext_capability:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_read\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_read\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_read\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_read:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_read\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_read:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_write\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_write\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_write\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_write:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_write\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_write:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_read_dbi\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_read_dbi\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_read_dbi\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_read_dbi:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_read_dbi\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_read_dbi:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_write_dbi\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_write_dbi\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_write_dbi\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_write_dbi:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_write_dbi\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_write_dbi:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_wait_for_link\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_wait_for_link\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_wait_for_link\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_wait_for_link:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_wait_for_link\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_wait_for_link:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_link_up\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_link_up\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_link_up\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_link_up:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_link_up\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_link_up:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dw_pcie_upconfig_setup\22, \22a\22\09"
module asm "\09.weak\09__crc_dw_pcie_upconfig_setup\09\09\09\09"
module asm "\09.long\09__crc_dw_pcie_upconfig_setup\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dw_pcie_upconfig_setup:\09\09\09\09\09"
module asm "\09.asciz \09\22dw_pcie_upconfig_setup\22\09\09\09\09\09"
module asm "__kstrtabns_dw_pcie_upconfig_setup:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.arm_delay_ops = type { ptr, ptr, ptr, i32 }
%struct.atomic_t = type { i32 }
%struct.dw_pcie = type { ptr, ptr, ptr, ptr, i32, i32, i32, %struct.pcie_port, %struct.dw_pcie_ep, ptr, i32, i32, i32, [2 x i8], i8 }
%struct.pcie_port = type { i8, i64, ptr, i32, i32, i32, i32, i32, ptr, i32, ptr, ptr, i16, i32, ptr, i32, [8 x i32], ptr, %struct.raw_spinlock, [8 x i32] }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.dw_pcie_ep = type { ptr, %struct.list_head, ptr, i32, i32, i32, [6 x i8], ptr, ptr, ptr, ptr, i32, [6 x ptr] }
%struct.list_head = type { ptr, ptr }
%struct.dw_pcie_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.resource = type { i32, i32, ptr, i32, i32, ptr, ptr, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }

@__kstrtab_dw_pcie_find_capability = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_find_capability = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_find_capability = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_find_capability to i32), ptr @__kstrtab_dw_pcie_find_capability, ptr @__kstrtabns_dw_pcie_find_capability }, section "___ksymtab_gpl+dw_pcie_find_capability", align 4
@__kstrtab_dw_pcie_find_ext_capability = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_find_ext_capability = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_find_ext_capability = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_find_ext_capability to i32), ptr @__kstrtab_dw_pcie_find_ext_capability, ptr @__kstrtabns_dw_pcie_find_ext_capability }, section "___ksymtab_gpl+dw_pcie_find_ext_capability", align 4
@__kstrtab_dw_pcie_read = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_read = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_read = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_read to i32), ptr @__kstrtab_dw_pcie_read, ptr @__kstrtabns_dw_pcie_read }, section "___ksymtab_gpl+dw_pcie_read", align 4
@__kstrtab_dw_pcie_write = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_write = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_write = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_write to i32), ptr @__kstrtab_dw_pcie_write, ptr @__kstrtabns_dw_pcie_write }, section "___ksymtab_gpl+dw_pcie_write", align 4
@dw_pcie_read_dbi._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str, ptr @.str.1, ptr @.str.2, i32 149, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"Read DBI address failed\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"dw_pcie_read_dbi\00", [47 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"drivers/pci/controller/dwc/pcie-designware.c\00", [51 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@dw_pcie_read_dbi._entry_ptr = internal global ptr @dw_pcie_read_dbi._entry, section ".printk_index", align 4
@__kstrtab_dw_pcie_read_dbi = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_read_dbi = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_read_dbi = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_read_dbi to i32), ptr @__kstrtab_dw_pcie_read_dbi, ptr @__kstrtabns_dw_pcie_read_dbi }, section "___ksymtab_gpl+dw_pcie_read_dbi", align 4
@dw_pcie_write_dbi._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.5, ptr @.str.6, ptr @.str.2, i32 166, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Write DBI address failed\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"dw_pcie_write_dbi\00", [46 x i8] zeroinitializer }, align 32
@dw_pcie_write_dbi._entry_ptr = internal global ptr @dw_pcie_write_dbi._entry, section ".printk_index", align 4
@__kstrtab_dw_pcie_write_dbi = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_write_dbi = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_write_dbi = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_write_dbi to i32), ptr @__kstrtab_dw_pcie_write_dbi, ptr @__kstrtabns_dw_pcie_write_dbi }, section "___ksymtab_gpl+dw_pcie_write_dbi", align 4
@dw_pcie_write_dbi2._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.7, ptr @.str.8, ptr @.str.2, i32 181, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"write DBI address failed\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"dw_pcie_write_dbi2\00", [45 x i8] zeroinitializer }, align 32
@dw_pcie_write_dbi2._entry_ptr = internal global ptr @dw_pcie_write_dbi2._entry, section ".printk_index", align 4
@arm_delay_ops = external dso_local local_unnamed_addr global %struct.arm_delay_ops, align 4
@dw_pcie_prog_inbound_atu._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.9, ptr @.str.10, ptr @.str.2, i32 486, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Inbound iATU is not being enabled\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"dw_pcie_prog_inbound_atu\00", [39 x i8] zeroinitializer }, align 32
@dw_pcie_prog_inbound_atu._entry_ptr = internal global ptr @dw_pcie_prog_inbound_atu._entry, section ".printk_index", align 4
@dw_pcie_wait_for_link._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.11, ptr @.str.12, ptr @.str.2, i32 518, ptr @.str.13, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"Link up\0A\00", [23 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"dw_pcie_wait_for_link\00", [42 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\016\00", [29 x i8] zeroinitializer }, align 32
@dw_pcie_wait_for_link._entry_ptr = internal global ptr @dw_pcie_wait_for_link._entry, section ".printk_index", align 4
@dw_pcie_wait_for_link._entry.14 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.15, ptr @.str.12, ptr @.str.2, i32 524, ptr @.str.13, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"Phy link never came up\0A\00", [40 x i8] zeroinitializer }, align 32
@dw_pcie_wait_for_link._entry_ptr.16 = internal global ptr @dw_pcie_wait_for_link._entry.14, section ".printk_index", align 4
@__kstrtab_dw_pcie_wait_for_link = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_wait_for_link = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_wait_for_link = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_wait_for_link to i32), ptr @__kstrtab_dw_pcie_wait_for_link, ptr @__kstrtabns_dw_pcie_wait_for_link }, section "___ksymtab_gpl+dw_pcie_wait_for_link", align 4
@__kstrtab_dw_pcie_link_up = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_link_up = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_link_up = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_link_up to i32), ptr @__kstrtab_dw_pcie_link_up, ptr @__kstrtabns_dw_pcie_link_up }, section "___ksymtab_gpl+dw_pcie_link_up", align 4
@__kstrtab_dw_pcie_upconfig_setup = external dso_local constant [0 x i8], align 1
@__kstrtabns_dw_pcie_upconfig_setup = external dso_local constant [0 x i8], align 1
@__ksymtab_dw_pcie_upconfig_setup = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dw_pcie_upconfig_setup to i32), ptr @__kstrtab_dw_pcie_upconfig_setup, ptr @__kstrtabns_dw_pcie_upconfig_setup }, section "___ksymtab_gpl+dw_pcie_upconfig_setup", align 4
@.str.17 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"atu\00", [28 x i8] zeroinitializer }, align 32
@dw_pcie_iatu_detect._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.18, ptr @.str.19, ptr @.str.2, i32 692, ptr @.str.13, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.18 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"iATU unroll: %s\0A\00", [47 x i8] zeroinitializer }, align 32
@.str.19 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"dw_pcie_iatu_detect\00", [44 x i8] zeroinitializer }, align 32
@dw_pcie_iatu_detect._entry_ptr = internal global ptr @dw_pcie_iatu_detect._entry, section ".printk_index", align 4
@.str.20 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"enabled\00", [24 x i8] zeroinitializer }, align 32
@.str.21 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"disabled\00", [23 x i8] zeroinitializer }, align 32
@dw_pcie_iatu_detect._entry.22 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.23, ptr @.str.19, ptr @.str.2, i32 695, ptr @.str.13, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"Detected iATU regions: %u outbound, %u inbound\00", [49 x i8] zeroinitializer }, align 32
@dw_pcie_iatu_detect._entry_ptr.24 = internal global ptr @dw_pcie_iatu_detect._entry.22, section ".printk_index", align 4
@.str.25 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"num-lanes\00", [22 x i8] zeroinitializer }, align 32
@dw_pcie_setup.__UNIQUE_ID_ddebug253 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.26, ptr @.str.27, ptr @.str.2, ptr @.str.28, i8 0, i8 -74, i8 -64, i8 64, { { { %struct.atomic_t, { ptr } } } } { { { %struct.atomic_t, { ptr } } } { { %struct.atomic_t, { ptr } } { %struct.atomic_t { i32 1 }, { ptr } { ptr inttoptr (i32 1 to ptr) } } } }, [4 x i8] undef }, section "__dyndbg", align 8
@.str.26 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"pcie_designware\00", [16 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"dw_pcie_setup\00", [18 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Using h/w default number of lanes\0A\00", [61 x i8] zeroinitializer }, align 32
@dw_pcie_setup._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.29, ptr @.str.27, ptr @.str.2, i32 752, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"num-lanes %u: invalid value\0A\00", [35 x i8] zeroinitializer }, align 32
@dw_pcie_setup._entry_ptr = internal global ptr @dw_pcie_setup._entry, section ".printk_index", align 4
@.str.30 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"snps,enable-cdm-check\00", [42 x i8] zeroinitializer }, align 32
@__dw_pcie_prog_outbound_atu._entry = internal constant %struct.pi_entry { ptr @.str.31, ptr @.str.32, ptr @.str.2, i32 362, ptr @.str.3, ptr @.str.4 }, align 1
@.str.31 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Outbound iATU is not being enabled\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"__dw_pcie_prog_outbound_atu\00", [36 x i8] zeroinitializer }, align 32
@__dw_pcie_prog_outbound_atu._entry_ptr = internal global ptr @__dw_pcie_prog_outbound_atu._entry, section ".printk_index", align 4
@dw_pcie_prog_outbound_atu_unroll._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.31, ptr @.str.33, ptr @.str.2, i32 310, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"dw_pcie_prog_outbound_atu_unroll\00", [63 x i8] zeroinitializer }, align 32
@dw_pcie_prog_outbound_atu_unroll._entry_ptr = internal global ptr @dw_pcie_prog_outbound_atu_unroll._entry, section ".printk_index", align 4
@dw_pcie_writel_atu._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.34, ptr @.str.35, ptr @.str.2, i32 210, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.34 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Write ATU address failed\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.35 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"dw_pcie_writel_atu\00", [45 x i8] zeroinitializer }, align 32
@dw_pcie_writel_atu._entry_ptr = internal global ptr @dw_pcie_writel_atu._entry, section ".printk_index", align 4
@dw_pcie_readl_atu._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.36, ptr @.str.37, ptr @.str.2, i32 194, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.36 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"Read ATU address failed\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.37 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"dw_pcie_readl_atu\00", [46 x i8] zeroinitializer }, align 32
@dw_pcie_readl_atu._entry_ptr = internal global ptr @dw_pcie_readl_atu._entry, section ".printk_index", align 4
@dw_pcie_prog_inbound_atu_unroll._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.9, ptr @.str.38, ptr @.str.2, i32 437, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.38 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"dw_pcie_prog_inbound_atu_unroll\00", [32 x i8] zeroinitializer }, align 32
@dw_pcie_prog_inbound_atu_unroll._entry_ptr = internal global ptr @dw_pcie_prog_inbound_atu_unroll._entry, section ".printk_index", align 4
@pcie_link_speed = external dso_local local_unnamed_addr constant [0 x i8], align 1
@switch.table.dw_pcie_setup = internal constant { [8 x i32], [32 x i8] } { [8 x i32] [i32 65536, i32 196608, i32 65536, i32 458752, i32 65536, i32 65536, i32 65536, i32 983040], [32 x i8] zeroinitializer }, align 32
@__sancov_gen_cov_switch_values = internal global [5 x i64] [i64 3, i64 32, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.39 = internal global [5 x i64] [i64 3, i64 32, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.40 = internal global [5 x i64] [i64 3, i64 32, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.41 = internal global [5 x i64] [i64 3, i64 32, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.42 = internal global [5 x i64] [i64 3, i64 32, i64 1, i64 2, i64 4]
@__sancov_gen_cov_switch_values.43 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.44 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.45 = internal global [4 x i64] [i64 2, i64 32, i64 1, i64 2]
@__sancov_gen_cov_switch_values.46 = internal global [6 x i64] [i64 4, i64 8, i64 20, i64 21, i64 22, i64 23]
@__sancov_gen_cov_switch_values.47 = internal global [6 x i64] [i64 4, i64 32, i64 1, i64 2, i64 4, i64 8]
@___asan_gen_.65 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 149, i32 3 }
@___asan_gen_.74 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 166, i32 3 }
@___asan_gen_.83 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 181, i32 3 }
@___asan_gen_.92 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 486, i32 2 }
@___asan_gen_.104 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 518, i32 4 }
@___asan_gen_.110 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 524, i32 2 }
@___asan_gen_.113 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 674, i32 56 }
@___asan_gen_.128 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 691, i32 2 }
@___asan_gen_.134 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 694, i32 2 }
@___asan_gen_.137 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 729, i32 27 }
@___asan_gen_.146 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 731, i32 3 }
@___asan_gen_.152 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 752, i32 3 }
@___asan_gen_.155 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 776, i32 32 }
@___asan_gen_.161 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 362, i32 2 }
@___asan_gen_.167 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 310, i32 2 }
@___asan_gen_.176 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 210, i32 3 }
@___asan_gen_.185 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 194, i32 3 }
@___asan_gen_.186 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.189 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.190 = private constant [48 x i8] c"../drivers/pci/controller/dwc/pcie-designware.c\00", align 1
@___asan_gen_.191 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.190, i32 437, i32 2 }
@___asan_gen_.192 = private unnamed_addr constant [27 x i8] c"switch.table.dw_pcie_setup\00", align 1
@llvm.compiler.used = appending global [73 x ptr] [ptr @__dw_pcie_prog_outbound_atu._entry, ptr @__dw_pcie_prog_outbound_atu._entry_ptr, ptr @__ksymtab_dw_pcie_find_capability, ptr @__ksymtab_dw_pcie_find_ext_capability, ptr @__ksymtab_dw_pcie_link_up, ptr @__ksymtab_dw_pcie_read, ptr @__ksymtab_dw_pcie_read_dbi, ptr @__ksymtab_dw_pcie_upconfig_setup, ptr @__ksymtab_dw_pcie_wait_for_link, ptr @__ksymtab_dw_pcie_write, ptr @__ksymtab_dw_pcie_write_dbi, ptr @dw_pcie_iatu_detect._entry, ptr @dw_pcie_iatu_detect._entry.22, ptr @dw_pcie_iatu_detect._entry_ptr, ptr @dw_pcie_iatu_detect._entry_ptr.24, ptr @dw_pcie_prog_inbound_atu._entry, ptr @dw_pcie_prog_inbound_atu._entry_ptr, ptr @dw_pcie_prog_inbound_atu_unroll._entry, ptr @dw_pcie_prog_inbound_atu_unroll._entry_ptr, ptr @dw_pcie_prog_outbound_atu_unroll._entry, ptr @dw_pcie_prog_outbound_atu_unroll._entry_ptr, ptr @dw_pcie_read_dbi._entry, ptr @dw_pcie_read_dbi._entry_ptr, ptr @dw_pcie_readl_atu._entry, ptr @dw_pcie_readl_atu._entry_ptr, ptr @dw_pcie_setup._entry, ptr @dw_pcie_setup._entry_ptr, ptr @dw_pcie_wait_for_link._entry, ptr @dw_pcie_wait_for_link._entry.14, ptr @dw_pcie_wait_for_link._entry_ptr, ptr @dw_pcie_wait_for_link._entry_ptr.16, ptr @dw_pcie_write_dbi._entry, ptr @dw_pcie_write_dbi._entry_ptr, ptr @dw_pcie_write_dbi2._entry, ptr @dw_pcie_write_dbi2._entry_ptr, ptr @dw_pcie_writel_atu._entry, ptr @dw_pcie_writel_atu._entry_ptr, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.15, ptr @.str.17, ptr @.str.18, ptr @.str.19, ptr @.str.20, ptr @.str.21, ptr @.str.23, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.28, ptr @.str.29, ptr @.str.30, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.34, ptr @.str.35, ptr @.str.36, ptr @.str.37, ptr @.str.38, ptr @switch.table.dw_pcie_setup], section "llvm.metadata"
@0 = internal global [49 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_read_dbi._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.65 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.65 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.65 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.65 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.65 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.65 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_write_dbi._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.74 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.74 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.74 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_write_dbi2._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.83 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.83 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.83 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_prog_inbound_atu._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.92 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.92 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.92 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_wait_for_link._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.104 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.104 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.104 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.104 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_wait_for_link._entry.14 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.110 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.110 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.113 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_iatu_detect._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.128 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.128 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.128 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.128 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.128 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_iatu_detect._entry.22 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.134 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.137 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.146 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.146 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.146 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_setup._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.152 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.161 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.161 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_prog_outbound_atu_unroll._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.167 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.167 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_writel_atu._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.176 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.176 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.35 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.176 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_readl_atu._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.185 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.185 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.185 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dw_pcie_prog_inbound_atu_unroll._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.189 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.191 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.dw_pcie_setup to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.192 to i32), i32 ptrtoint (ptr @___asan_gen_.190 to i32), i32 0, i32 0, i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i8 @dw_pcie_find_capability(ptr noundef %pci, i8 noundef zeroext %cap) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %ops.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %0 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i = icmp eq ptr %1, null
  br i1 %tobool.not.i.i, label %entry.if.end.i.i_crit_edge, label %land.lhs.true.i.i

entry.if.end.i.i_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

land.lhs.true.i.i:                                ; preds = %entry
  %read_dbi.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %read_dbi.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %read_dbi.i.i, align 4
  %tobool2.not.i.i = icmp eq ptr %3, null
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.if.end.i.i_crit_edge, label %if.then.i.i

land.lhs.true.i.i.if.end.i.i_crit_edge:           ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

if.then.i.i:                                      ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %4 = ptrtoint ptr %dbi_base.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dbi_base.i.i, align 4
  %call.i.i = tail call i32 %3(ptr noundef %pci, ptr noundef %5, i32 noundef 52, i32 noundef 2) #4
  br label %dw_pcie_readw_dbi.exit

if.end.i.i:                                       ; preds = %land.lhs.true.i.i.if.end.i.i_crit_edge, %entry.if.end.i.i_crit_edge
  %dbi_base5.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %6 = ptrtoint ptr %dbi_base5.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dbi_base5.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %7, i32 52
  %8 = ptrtoint ptr %add.ptr.i.i to i32
  %and.i.i.i = and i32 %8, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %cmp.i.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.i.i, label %if.end.i.i.i, label %do.end.i.i

if.end.i.i.i:                                     ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %9 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i.i) #4, !srcloc !109
  %10 = tail call i16 @llvm.bswap.i16(i16 %9) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !110
  %conv.i.i.i = zext i16 %10 to i32
  br label %dw_pcie_readw_dbi.exit

do.end.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %11 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %12, ptr noundef nonnull @.str) #7
  br label %dw_pcie_readw_dbi.exit

dw_pcie_readw_dbi.exit:                           ; preds = %do.end.i.i, %if.end.i.i.i, %if.then.i.i
  %retval.0.i.i = phi i32 [ %call.i.i, %if.then.i.i ], [ 0, %do.end.i.i ], [ %conv.i.i.i, %if.end.i.i.i ]
  %conv1 = trunc i32 %retval.0.i.i to i8
  %dbi_base.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  br label %tailrecurse.i

tailrecurse.i:                                    ; preds = %if.end6.i.tailrecurse.i_crit_edge, %dw_pcie_readw_dbi.exit
  %cap_ptr.tr.i = phi i8 [ %conv1, %dw_pcie_readw_dbi.exit ], [ %conv.i28.off8.i, %if.end6.i.tailrecurse.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %cap_ptr.tr.i)
  %tobool.not.i = icmp eq i8 %cap_ptr.tr.i, 0
  br i1 %tobool.not.i, label %tailrecurse.i.__dw_pcie_find_next_cap.exit_crit_edge, label %if.end.i

tailrecurse.i.__dw_pcie_find_next_cap.exit_crit_edge: ; preds = %tailrecurse.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %__dw_pcie_find_next_cap.exit

if.end.i:                                         ; preds = %tailrecurse.i
  %conv.i4 = zext i8 %cap_ptr.tr.i to i32
  %13 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i.i = icmp eq ptr %14, null
  br i1 %tobool.not.i.i.i, label %if.end.i.if.end.i.i.i5_crit_edge, label %land.lhs.true.i.i.i

if.end.i.if.end.i.i.i5_crit_edge:                 ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i5

land.lhs.true.i.i.i:                              ; preds = %if.end.i
  %read_dbi.i.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %14, i32 0, i32 1
  %15 = ptrtoint ptr %read_dbi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %read_dbi.i.i.i, align 4
  %tobool2.not.i.i.i = icmp eq ptr %16, null
  br i1 %tobool2.not.i.i.i, label %land.lhs.true.i.i.i.if.end.i.i.i5_crit_edge, label %if.then.i.i.i

land.lhs.true.i.i.i.if.end.i.i.i5_crit_edge:      ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i5

if.then.i.i.i:                                    ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %17 = ptrtoint ptr %dbi_base.i.i.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %dbi_base.i.i.i, align 4
  %call.i.i.i = tail call i32 %16(ptr noundef %pci, ptr noundef %18, i32 noundef %conv.i4, i32 noundef 2) #4
  br label %dw_pcie_readw_dbi.exit.i

if.end.i.i.i5:                                    ; preds = %land.lhs.true.i.i.i.if.end.i.i.i5_crit_edge, %if.end.i.if.end.i.i.i5_crit_edge
  %19 = ptrtoint ptr %dbi_base.i.i.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %dbi_base.i.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %20, i32 %conv.i4
  %21 = ptrtoint ptr %add.ptr.i.i.i to i32
  %and.i.i.i.i = and i32 %21, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i.i)
  %cmp.i.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.i.i.i, label %if.end.i.i.i.i, label %dw_pcie_readw_dbi.exit.thread.i

if.end.i.i.i.i:                                   ; preds = %if.end.i.i.i5
  call void @__sanitizer_cov_trace_pc() #6
  %22 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr.i.i.i) #4, !srcloc !109
  %23 = tail call i16 @llvm.bswap.i16(i16 %22) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !110
  %conv.i.i.i.i = zext i16 %23 to i32
  br label %dw_pcie_readw_dbi.exit.i

dw_pcie_readw_dbi.exit.thread.i:                  ; preds = %if.end.i.i.i5
  call void @__sanitizer_cov_trace_pc() #6
  %24 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %25, ptr noundef nonnull @.str) #7
  br label %if.end6.i

dw_pcie_readw_dbi.exit.i:                         ; preds = %if.end.i.i.i.i, %if.then.i.i.i
  %retval.0.i.i.i = phi i32 [ %call.i.i.i, %if.then.i.i.i ], [ %conv.i.i.i.i, %if.end.i.i.i.i ]
  %26 = and i32 %retval.0.i.i.i, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 20, i32 %26)
  %cmp.i = icmp ugt i32 %26, 20
  %extract.t.i = trunc i32 %retval.0.i.i.i to i8
  %extract30.i = lshr i32 %retval.0.i.i.i, 8
  %extract.t29.i = trunc i32 %extract30.i to i8
  br i1 %cmp.i, label %dw_pcie_readw_dbi.exit.i.__dw_pcie_find_next_cap.exit_crit_edge, label %dw_pcie_readw_dbi.exit.i.if.end6.i_crit_edge

dw_pcie_readw_dbi.exit.i.if.end6.i_crit_edge:     ; preds = %dw_pcie_readw_dbi.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end6.i

dw_pcie_readw_dbi.exit.i.__dw_pcie_find_next_cap.exit_crit_edge: ; preds = %dw_pcie_readw_dbi.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %__dw_pcie_find_next_cap.exit

if.end6.i:                                        ; preds = %dw_pcie_readw_dbi.exit.i.if.end6.i_crit_edge, %dw_pcie_readw_dbi.exit.thread.i
  %conv.i28.off0.i = phi i8 [ 0, %dw_pcie_readw_dbi.exit.thread.i ], [ %extract.t.i, %dw_pcie_readw_dbi.exit.i.if.end6.i_crit_edge ]
  %conv.i28.off8.i = phi i8 [ 0, %dw_pcie_readw_dbi.exit.thread.i ], [ %extract.t29.i, %dw_pcie_readw_dbi.exit.i.if.end6.i_crit_edge ]
  %cmp9.i = icmp eq i8 %conv.i28.off0.i, %cap
  br i1 %cmp9.i, label %if.end6.i.__dw_pcie_find_next_cap.exit_crit_edge, label %if.end6.i.tailrecurse.i_crit_edge

if.end6.i.tailrecurse.i_crit_edge:                ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %tailrecurse.i

if.end6.i.__dw_pcie_find_next_cap.exit_crit_edge: ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %__dw_pcie_find_next_cap.exit

__dw_pcie_find_next_cap.exit:                     ; preds = %if.end6.i.__dw_pcie_find_next_cap.exit_crit_edge, %dw_pcie_readw_dbi.exit.i.__dw_pcie_find_next_cap.exit_crit_edge, %tailrecurse.i.__dw_pcie_find_next_cap.exit_crit_edge
  %retval.0.i = phi i8 [ 0, %tailrecurse.i.__dw_pcie_find_next_cap.exit_crit_edge ], [ 0, %dw_pcie_readw_dbi.exit.i.__dw_pcie_find_next_cap.exit_crit_edge ], [ %cap_ptr.tr.i, %if.end6.i.__dw_pcie_find_next_cap.exit_crit_edge ]
  ret i8 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i16 @dw_pcie_find_ext_capability(ptr noundef %pci, i8 noundef zeroext %cap) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %ops.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %0 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i.i = icmp eq ptr %1, null
  br i1 %tobool.not.i.i.i, label %entry.if.end.i.i.i_crit_edge, label %land.lhs.true.i.i.i

entry.if.end.i.i.i_crit_edge:                     ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i

land.lhs.true.i.i.i:                              ; preds = %entry
  %read_dbi.i.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %read_dbi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %read_dbi.i.i.i, align 4
  %tobool2.not.i.i.i = icmp eq ptr %3, null
  br i1 %tobool2.not.i.i.i, label %land.lhs.true.i.i.i.if.end.i.i.i_crit_edge, label %if.then.i.i.i

land.lhs.true.i.i.i.if.end.i.i.i_crit_edge:       ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %4 = ptrtoint ptr %dbi_base.i.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dbi_base.i.i.i, align 4
  %call.i.i.i = tail call i32 %3(ptr noundef %pci, ptr noundef %5, i32 noundef 256, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit.i

if.end.i.i.i:                                     ; preds = %land.lhs.true.i.i.i.if.end.i.i.i_crit_edge, %entry.if.end.i.i.i_crit_edge
  %dbi_base5.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %6 = ptrtoint ptr %dbi_base5.i.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dbi_base5.i.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %7, i32 256
  %8 = ptrtoint ptr %add.ptr.i.i.i to i32
  %and.i.i.i.i = and i32 %8, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i.i)
  %cmp.i.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.i.i.i, label %if.end.i.i.i.i, label %dw_pcie_readl_dbi.exit.thread.i

if.end.i.i.i.i:                                   ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %9 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i.i) #4, !srcloc !111
  %10 = tail call i32 @llvm.bswap.i32(i32 %9) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit.i

dw_pcie_readl_dbi.exit.thread.i:                  ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %11 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %12, ptr noundef nonnull @.str) #7
  br label %dw_pcie_find_next_ext_capability.exit

dw_pcie_readl_dbi.exit.i:                         ; preds = %if.end.i.i.i.i, %if.then.i.i.i
  %retval.0.i.i.i = phi i32 [ %call.i.i.i, %if.then.i.i.i ], [ %10, %if.end.i.i.i.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %retval.0.i.i.i)
  %cmp.i = icmp eq i32 %retval.0.i.i.i, 0
  br i1 %cmp.i, label %dw_pcie_readl_dbi.exit.i.dw_pcie_find_next_ext_capability.exit_crit_edge, label %while.cond.preheader.i

dw_pcie_readl_dbi.exit.i.dw_pcie_find_next_ext_capability.exit_crit_edge: ; preds = %dw_pcie_readl_dbi.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %dw_pcie_find_next_ext_capability.exit

while.cond.preheader.i:                           ; preds = %dw_pcie_readl_dbi.exit.i
  %conv6.i = zext i8 %cap to i32
  %dbi_base.i.i6.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %and.i1 = and i32 %retval.0.i.i.i, 65535
  call void @__sanitizer_cov_trace_cmp4(i32 %and.i1, i32 %conv6.i)
  %cmp7.i2 = icmp eq i32 %and.i1, %conv6.i
  br i1 %cmp7.i2, label %while.cond.preheader.i.dw_pcie_find_next_ext_capability.exit_crit_edge, label %while.cond.preheader.i.if.end14.i_crit_edge

while.cond.preheader.i.if.end14.i_crit_edge:      ; preds = %while.cond.preheader.i
  br label %if.end14.i

while.cond.preheader.i.dw_pcie_find_next_ext_capability.exit_crit_edge: ; preds = %while.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %dw_pcie_find_next_ext_capability.exit

while.body.i:                                     ; preds = %dw_pcie_readl_dbi.exit17.i
  %dec.i = add nsw i32 %dec22.i3, -1
  %and.i = and i32 %retval.0.i.i16.i, 65535
  %cmp7.i = icmp eq i32 %and.i, %conv6.i
  br i1 %cmp7.i, label %dw_pcie_find_next_ext_capability.exit.loopexit.split.loop.exit, label %while.body.i.if.end14.i_crit_edge

while.body.i.if.end14.i_crit_edge:                ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end14.i

if.end14.i:                                       ; preds = %while.body.i.if.end14.i_crit_edge, %while.cond.preheader.i.if.end14.i_crit_edge
  %header.020.i4 = phi i32 [ %retval.0.i.i16.i, %while.body.i.if.end14.i_crit_edge ], [ %retval.0.i.i.i, %while.cond.preheader.i.if.end14.i_crit_edge ]
  %dec22.i3 = phi i32 [ %dec.i, %while.body.i.if.end14.i_crit_edge ], [ 479, %while.cond.preheader.i.if.end14.i_crit_edge ]
  %shr.i = lshr i32 %header.020.i4, 20
  %and15.i = and i32 %shr.i, 4092
  call void @__sanitizer_cov_trace_const_cmp4(i32 256, i32 %and15.i)
  %cmp16.i = icmp ult i32 %and15.i, 256
  br i1 %cmp16.i, label %if.end14.i.dw_pcie_find_next_ext_capability.exit_crit_edge, label %if.end19.i

if.end14.i.dw_pcie_find_next_ext_capability.exit_crit_edge: ; preds = %if.end14.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %dw_pcie_find_next_ext_capability.exit

if.end19.i:                                       ; preds = %if.end14.i
  %13 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i2.i = icmp eq ptr %14, null
  br i1 %tobool.not.i.i2.i, label %if.end19.i.if.end.i.i13.i_crit_edge, label %land.lhs.true.i.i5.i

if.end19.i.if.end.i.i13.i_crit_edge:              ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i13.i

land.lhs.true.i.i5.i:                             ; preds = %if.end19.i
  %read_dbi.i.i3.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %14, i32 0, i32 1
  %15 = ptrtoint ptr %read_dbi.i.i3.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %read_dbi.i.i3.i, align 4
  %tobool2.not.i.i4.i = icmp eq ptr %16, null
  br i1 %tobool2.not.i.i4.i, label %land.lhs.true.i.i5.i.if.end.i.i13.i_crit_edge, label %if.then.i.i8.i

land.lhs.true.i.i5.i.if.end.i.i13.i_crit_edge:    ; preds = %land.lhs.true.i.i5.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i13.i

if.then.i.i8.i:                                   ; preds = %land.lhs.true.i.i5.i
  call void @__sanitizer_cov_trace_pc() #6
  %17 = ptrtoint ptr %dbi_base.i.i6.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %dbi_base.i.i6.i, align 4
  %call.i.i7.i = tail call i32 %16(ptr noundef %pci, ptr noundef %18, i32 noundef %and15.i, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit17.i

if.end.i.i13.i:                                   ; preds = %land.lhs.true.i.i5.i.if.end.i.i13.i_crit_edge, %if.end19.i.if.end.i.i13.i_crit_edge
  %19 = ptrtoint ptr %dbi_base.i.i6.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %dbi_base.i.i6.i, align 4
  %add.ptr.i.i10.i = getelementptr i8, ptr %20, i32 %and15.i
  %21 = ptrtoint ptr %add.ptr.i.i10.i to i32
  %and.i.i.i11.i = and i32 %21, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i11.i)
  %cmp.i.i.i12.i = icmp eq i32 %and.i.i.i11.i, 0
  br i1 %cmp.i.i.i12.i, label %if.end.i.i.i14.i, label %do.end.i.i15.i

if.end.i.i.i14.i:                                 ; preds = %if.end.i.i13.i
  call void @__sanitizer_cov_trace_pc() #6
  %22 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i10.i) #4, !srcloc !111
  %23 = tail call i32 @llvm.bswap.i32(i32 %22) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit17.i

do.end.i.i15.i:                                   ; preds = %if.end.i.i13.i
  call void @__sanitizer_cov_trace_pc() #6
  %24 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %25, ptr noundef nonnull @.str) #7
  br label %dw_pcie_readl_dbi.exit17.i

dw_pcie_readl_dbi.exit17.i:                       ; preds = %do.end.i.i15.i, %if.end.i.i.i14.i, %if.then.i.i8.i
  %retval.0.i.i16.i = phi i32 [ %call.i.i7.i, %if.then.i.i8.i ], [ 0, %do.end.i.i15.i ], [ %23, %if.end.i.i.i14.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %dec22.i3)
  %cmp4.not.i = icmp eq i32 %dec22.i3, 0
  br i1 %cmp4.not.i, label %dw_pcie_readl_dbi.exit17.i.dw_pcie_find_next_ext_capability.exit_crit_edge, label %while.body.i

dw_pcie_readl_dbi.exit17.i.dw_pcie_find_next_ext_capability.exit_crit_edge: ; preds = %dw_pcie_readl_dbi.exit17.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %dw_pcie_find_next_ext_capability.exit

dw_pcie_find_next_ext_capability.exit.loopexit.split.loop.exit: ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #6
  %phi.cast.i.le = trunc i32 %and15.i to i16
  br label %dw_pcie_find_next_ext_capability.exit

dw_pcie_find_next_ext_capability.exit:            ; preds = %dw_pcie_find_next_ext_capability.exit.loopexit.split.loop.exit, %dw_pcie_readl_dbi.exit17.i.dw_pcie_find_next_ext_capability.exit_crit_edge, %if.end14.i.dw_pcie_find_next_ext_capability.exit_crit_edge, %while.cond.preheader.i.dw_pcie_find_next_ext_capability.exit_crit_edge, %dw_pcie_readl_dbi.exit.i.dw_pcie_find_next_ext_capability.exit_crit_edge, %dw_pcie_readl_dbi.exit.thread.i
  %retval.0.i = phi i16 [ 0, %dw_pcie_readl_dbi.exit.i.dw_pcie_find_next_ext_capability.exit_crit_edge ], [ 0, %dw_pcie_readl_dbi.exit.thread.i ], [ 256, %while.cond.preheader.i.dw_pcie_find_next_ext_capability.exit_crit_edge ], [ %phi.cast.i.le, %dw_pcie_find_next_ext_capability.exit.loopexit.split.loop.exit ], [ 0, %dw_pcie_readl_dbi.exit17.i.dw_pcie_find_next_ext_capability.exit_crit_edge ], [ 0, %if.end14.i.dw_pcie_find_next_ext_capability.exit_crit_edge ]
  ret i16 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_read(ptr noundef %addr, i32 noundef %size, ptr nocapture noundef writeonly %val) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %addr to i32
  %sub = add i32 %size, -1
  %and = and i32 %sub, %0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %cmp = icmp eq i32 %and, 0
  br i1 %cmp, label %if.end, label %entry.return_crit_edge

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %return

if.end:                                           ; preds = %entry
  %1 = zext i32 %size to i64
  call void @__sanitizer_cov_trace_switch(i64 %1, ptr @__sancov_gen_cov_switch_values)
  switch i32 %size, label %if.end.return_crit_edge [
    i32 4, label %if.then2
    i32 2, label %if.then5
    i32 1, label %if.then14
  ]

if.end.return_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %return

if.then2:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  %2 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %addr) #4, !srcloc !111
  %3 = tail call i32 @llvm.bswap.i32(i32 %2)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %return

if.then5:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  %4 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %addr) #4, !srcloc !109
  %5 = tail call i16 @llvm.bswap.i16(i16 %4)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !110
  %conv = zext i16 %5 to i32
  br label %return

if.then14:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  %6 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr elementtype(i8) %addr) #4, !srcloc !113
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !114
  %conv20 = zext i8 %6 to i32
  br label %return

return:                                           ; preds = %if.then14, %if.then5, %if.then2, %if.end.return_crit_edge, %entry.return_crit_edge
  %.sink = phi i32 [ %3, %if.then2 ], [ %conv20, %if.then14 ], [ %conv, %if.then5 ], [ 0, %entry.return_crit_edge ], [ 0, %if.end.return_crit_edge ]
  %retval.0 = phi i32 [ 0, %if.then2 ], [ 0, %if.then14 ], [ 0, %if.then5 ], [ 135, %entry.return_crit_edge ], [ 135, %if.end.return_crit_edge ]
  %7 = ptrtoint ptr %val to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %.sink, ptr %val, align 4
  ret i32 %retval.0
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i16 @llvm.bswap.i16(i16) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_write(ptr noundef %addr, i32 noundef %size, i32 noundef %val) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %addr to i32
  %sub = add i32 %size, -1
  %and = and i32 %sub, %0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %cmp = icmp eq i32 %and, 0
  br i1 %cmp, label %if.end, label %entry.return_crit_edge

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %return

if.end:                                           ; preds = %entry
  %1 = zext i32 %size to i64
  call void @__sanitizer_cov_trace_switch(i64 %1, ptr @__sancov_gen_cov_switch_values.39)
  switch i32 %size, label %if.end.return_crit_edge [
    i32 4, label %do.body
    i32 2, label %do.body5
    i32 1, label %do.body11
  ]

if.end.return_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %return

do.body:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %2 = tail call i32 @llvm.bswap.i32(i32 %val)
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %addr, i32 %2) #4, !srcloc !116
  br label %return

do.body5:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !117
  tail call void @arm_heavy_mb() #4
  %conv = trunc i32 %val to i16
  %3 = tail call i16 @llvm.bswap.i16(i16 %conv)
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %addr, i16 %3) #4, !srcloc !118
  br label %return

do.body11:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !119
  tail call void @arm_heavy_mb() #4
  %conv13 = trunc i32 %val to i8
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr elementtype(i8) %addr, i8 %conv13) #4, !srcloc !120
  br label %return

return:                                           ; preds = %do.body11, %do.body5, %do.body, %if.end.return_crit_edge, %entry.return_crit_edge
  %retval.0 = phi i32 [ 135, %entry.return_crit_edge ], [ 135, %if.end.return_crit_edge ], [ 0, %do.body5 ], [ 0, %do.body11 ], [ 0, %do.body ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @arm_heavy_mb() local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_read_dbi(ptr noundef %pci, i32 noundef %reg, i32 noundef %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %ops = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %land.lhs.true

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %read_dbi = getelementptr inbounds %struct.dw_pcie_ops, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %read_dbi to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %read_dbi, align 4
  %tobool2.not = icmp eq ptr %3, null
  br i1 %tobool2.not, label %land.lhs.true.if.end_crit_edge, label %if.then

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %4 = ptrtoint ptr %dbi_base to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dbi_base, align 4
  %call = tail call i32 %3(ptr noundef %pci, ptr noundef %5, i32 noundef %reg, i32 noundef %size) #4
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  %dbi_base5 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %6 = ptrtoint ptr %dbi_base5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dbi_base5, align 4
  %add.ptr = getelementptr i8, ptr %7, i32 %reg
  %8 = ptrtoint ptr %add.ptr to i32
  %sub.i = add i32 %size, -1
  %and.i = and i32 %sub.i, %8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %cmp.i = icmp eq i32 %and.i, 0
  br i1 %cmp.i, label %if.end.i, label %if.end.do.end_crit_edge

if.end.do.end_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

if.end.i:                                         ; preds = %if.end
  %9 = zext i32 %size to i64
  call void @__sanitizer_cov_trace_switch(i64 %9, ptr @__sancov_gen_cov_switch_values.40)
  switch i32 %size, label %if.end.i.do.end_crit_edge [
    i32 4, label %if.then2.i
    i32 2, label %if.then5.i
    i32 1, label %if.then14.i
  ]

if.end.i.do.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

if.then2.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  %10 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr) #4, !srcloc !111
  %11 = tail call i32 @llvm.bswap.i32(i32 %10) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %cleanup

if.then5.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  %12 = tail call i16 asm sideeffect "ldrh $0, $1", "=r,*Q"(ptr elementtype(i16) %add.ptr) #4, !srcloc !109
  %13 = tail call i16 @llvm.bswap.i16(i16 %12) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !110
  %conv.i = zext i16 %13 to i32
  br label %cleanup

if.then14.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  %14 = tail call i8 asm sideeffect "ldrb $0, $1", "=r,*Qo"(ptr elementtype(i8) %add.ptr) #4, !srcloc !113
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !114
  %conv20.i = zext i8 %14 to i32
  br label %cleanup

do.end:                                           ; preds = %if.end.i.do.end_crit_edge, %if.end.do.end_crit_edge
  %15 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %16, ptr noundef nonnull @.str) #7
  br label %cleanup

cleanup:                                          ; preds = %do.end, %if.then14.i, %if.then5.i, %if.then2.i, %if.then
  %retval.0 = phi i32 [ %call, %if.then ], [ 0, %do.end ], [ %conv.i, %if.then5.i ], [ %conv20.i, %if.then14.i ], [ %11, %if.then2.i ]
  ret i32 %retval.0
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_write_dbi(ptr noundef %pci, i32 noundef %reg, i32 noundef %size, i32 noundef %val) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %ops = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %land.lhs.true

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %write_dbi = getelementptr inbounds %struct.dw_pcie_ops, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %write_dbi to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %write_dbi, align 4
  %tobool2.not = icmp eq ptr %3, null
  br i1 %tobool2.not, label %land.lhs.true.if.end_crit_edge, label %if.then

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %4 = ptrtoint ptr %dbi_base to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dbi_base, align 4
  tail call void %3(ptr noundef %pci, ptr noundef %5, i32 noundef %reg, i32 noundef %size, i32 noundef %val) #4
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  %dbi_base5 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %6 = ptrtoint ptr %dbi_base5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dbi_base5, align 4
  %add.ptr = getelementptr i8, ptr %7, i32 %reg
  %8 = ptrtoint ptr %add.ptr to i32
  %sub.i = add i32 %size, -1
  %and.i = and i32 %sub.i, %8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %cmp.i = icmp eq i32 %and.i, 0
  br i1 %cmp.i, label %if.end.i, label %if.end.do.end_crit_edge

if.end.do.end_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

if.end.i:                                         ; preds = %if.end
  %9 = zext i32 %size to i64
  call void @__sanitizer_cov_trace_switch(i64 %9, ptr @__sancov_gen_cov_switch_values.41)
  switch i32 %size, label %if.end.i.do.end_crit_edge [
    i32 4, label %do.body.i
    i32 2, label %do.body5.i
    i32 1, label %do.body11.i
  ]

if.end.i.do.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

do.body.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %10 = tail call i32 @llvm.bswap.i32(i32 %val) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr, i32 %10) #4, !srcloc !116
  br label %cleanup

do.body5.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !117
  tail call void @arm_heavy_mb() #4
  %conv.i = trunc i32 %val to i16
  %11 = tail call i16 @llvm.bswap.i16(i16 %conv.i) #4
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr, i16 %11) #4, !srcloc !118
  br label %cleanup

do.body11.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !119
  tail call void @arm_heavy_mb() #4
  %conv13.i = trunc i32 %val to i8
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr elementtype(i8) %add.ptr, i8 %conv13.i) #4, !srcloc !120
  br label %cleanup

do.end:                                           ; preds = %if.end.i.do.end_crit_edge, %if.end.do.end_crit_edge
  %12 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %13, ptr noundef nonnull @.str.5) #7
  br label %cleanup

cleanup:                                          ; preds = %do.end, %do.body11.i, %do.body5.i, %do.body.i, %if.then
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_write_dbi2(ptr noundef %pci, i32 noundef %reg, i32 noundef %size, i32 noundef %val) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %ops = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %land.lhs.true

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %write_dbi2 = getelementptr inbounds %struct.dw_pcie_ops, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %write_dbi2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %write_dbi2, align 4
  %tobool2.not = icmp eq ptr %3, null
  br i1 %tobool2.not, label %land.lhs.true.if.end_crit_edge, label %if.then

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base2 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 2
  %4 = ptrtoint ptr %dbi_base2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dbi_base2, align 8
  tail call void %3(ptr noundef %pci, ptr noundef %5, i32 noundef %reg, i32 noundef %size, i32 noundef %val) #4
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  %dbi_base25 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 2
  %6 = ptrtoint ptr %dbi_base25 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dbi_base25, align 8
  %add.ptr = getelementptr i8, ptr %7, i32 %reg
  %8 = ptrtoint ptr %add.ptr to i32
  %sub.i = add i32 %size, -1
  %and.i = and i32 %sub.i, %8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %cmp.i = icmp eq i32 %and.i, 0
  br i1 %cmp.i, label %if.end.i, label %if.end.do.end_crit_edge

if.end.do.end_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

if.end.i:                                         ; preds = %if.end
  %9 = zext i32 %size to i64
  call void @__sanitizer_cov_trace_switch(i64 %9, ptr @__sancov_gen_cov_switch_values.42)
  switch i32 %size, label %if.end.i.do.end_crit_edge [
    i32 4, label %do.body.i
    i32 2, label %do.body5.i
    i32 1, label %do.body11.i
  ]

if.end.i.do.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

do.body.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %10 = tail call i32 @llvm.bswap.i32(i32 %val) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr, i32 %10) #4, !srcloc !116
  br label %cleanup

do.body5.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !117
  tail call void @arm_heavy_mb() #4
  %conv.i = trunc i32 %val to i16
  %11 = tail call i16 @llvm.bswap.i16(i16 %conv.i) #4
  tail call void asm sideeffect "strh $1, $0", "*Q,r"(ptr elementtype(i16) %add.ptr, i16 %11) #4, !srcloc !118
  br label %cleanup

do.body11.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !119
  tail call void @arm_heavy_mb() #4
  %conv13.i = trunc i32 %val to i8
  tail call void asm sideeffect "strb $1, $0", "*Qo,r"(ptr elementtype(i8) %add.ptr, i8 %conv13.i) #4, !srcloc !120
  br label %cleanup

do.end:                                           ; preds = %if.end.i.do.end_crit_edge, %if.end.do.end_crit_edge
  %12 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %13, ptr noundef nonnull @.str.7) #7
  br label %cleanup

cleanup:                                          ; preds = %do.end, %do.body11.i, %do.body5.i, %do.body.i, %if.then
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_prog_outbound_atu(ptr noundef %pci, i32 noundef %index, i32 noundef %type, i64 noundef %cpu_addr, i64 noundef %pci_addr, i64 noundef %size) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  tail call fastcc void @__dw_pcie_prog_outbound_atu(ptr noundef %pci, i8 noundef zeroext 0, i32 noundef %index, i32 noundef %type, i64 noundef %cpu_addr, i64 noundef %pci_addr, i64 noundef %size)
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @__dw_pcie_prog_outbound_atu(ptr noundef %pci, i8 noundef zeroext %func_no, i32 noundef %index, i32 noundef %type, i64 noundef %cpu_addr, i64 noundef %pci_addr, i64 noundef %size) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %ops = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %land.lhs.true

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %1, align 4
  %tobool2.not = icmp eq ptr %3, null
  br i1 %tobool2.not, label %land.lhs.true.if.end_crit_edge, label %if.then

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  %call = tail call i64 %3(ptr noundef %pci, i64 noundef %cpu_addr) #4
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  %cpu_addr.addr.0 = phi i64 [ %call, %if.then ], [ %cpu_addr, %land.lhs.true.if.end_crit_edge ], [ %cpu_addr, %entry.if.end_crit_edge ]
  %iatu_unroll_enabled = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 14
  %4 = ptrtoint ptr %iatu_unroll_enabled to i32
  call void @__asan_load1_noabort(i32 %4)
  %bf.load = load i8, ptr %iatu_unroll_enabled, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %bf.load)
  %bf.cast.not = icmp sgt i8 %bf.load, -1
  br i1 %bf.cast.not, label %if.end6, label %if.then5

if.then5:                                         ; preds = %if.end
  %add.i = add i64 %size, -1
  %sub.i = add i64 %cpu_addr.addr.0, %add.i
  %conv.i = trunc i64 %cpu_addr.addr.0 to i32
  %shl.i.i = shl i32 %index, 9
  %add.i.i = or i32 %shl.i.i, 8
  %5 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %ops, align 8
  %tobool.not.i.i.i = icmp eq ptr %6, null
  br i1 %tobool.not.i.i.i, label %if.then5.if.end.i.i.i_crit_edge, label %land.lhs.true.i.i.i

if.then5.if.end.i.i.i_crit_edge:                  ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i

land.lhs.true.i.i.i:                              ; preds = %if.then5
  %write_dbi.i.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %6, i32 0, i32 2
  %7 = ptrtoint ptr %write_dbi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %write_dbi.i.i.i, align 4
  %tobool2.not.i.i.i = icmp eq ptr %8, null
  br i1 %tobool2.not.i.i.i, label %land.lhs.true.i.i.i.if.end.i.i.i_crit_edge, label %if.then.i.i.i

land.lhs.true.i.i.i.if.end.i.i.i_crit_edge:       ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %9 = ptrtoint ptr %atu_base.i.i.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %atu_base.i.i.i, align 4
  tail call void %8(ptr noundef %pci, ptr noundef %10, i32 noundef %add.i.i, i32 noundef 4, i32 noundef %conv.i) #4
  br label %dw_pcie_writel_ob_unroll.exit.i

if.end.i.i.i:                                     ; preds = %land.lhs.true.i.i.i.if.end.i.i.i_crit_edge, %if.then5.if.end.i.i.i_crit_edge
  %atu_base5.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %11 = ptrtoint ptr %atu_base5.i.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %atu_base5.i.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %12, i32 %add.i.i
  %13 = ptrtoint ptr %add.ptr.i.i.i to i32
  %and.i.i.i.i = and i32 %13, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i.i)
  %cmp.i.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.i.i.i, label %dw_pcie_write.exit.thread.i.i.i, label %do.end.i.i.i

dw_pcie_write.exit.thread.i.i.i:                  ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %14 = tail call i32 @llvm.bswap.i32(i32 %conv.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i, i32 %14) #4, !srcloc !116
  br label %dw_pcie_writel_ob_unroll.exit.i

do.end.i.i.i:                                     ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %15 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %16, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ob_unroll.exit.i

dw_pcie_writel_ob_unroll.exit.i:                  ; preds = %do.end.i.i.i, %dw_pcie_write.exit.thread.i.i.i, %if.then.i.i.i
  %shr.i = lshr i64 %cpu_addr.addr.0, 32
  %conv2.i = trunc i64 %shr.i to i32
  %add.i59.i = or i32 %shl.i.i, 12
  %17 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %ops, align 8
  %tobool.not.i.i61.i = icmp eq ptr %18, null
  br i1 %tobool.not.i.i61.i, label %dw_pcie_writel_ob_unroll.exit.i.if.end.i.i71.i_crit_edge, label %land.lhs.true.i.i64.i

dw_pcie_writel_ob_unroll.exit.i.if.end.i.i71.i_crit_edge: ; preds = %dw_pcie_writel_ob_unroll.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i71.i

land.lhs.true.i.i64.i:                            ; preds = %dw_pcie_writel_ob_unroll.exit.i
  %write_dbi.i.i62.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %18, i32 0, i32 2
  %19 = ptrtoint ptr %write_dbi.i.i62.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %write_dbi.i.i62.i, align 4
  %tobool2.not.i.i63.i = icmp eq ptr %20, null
  br i1 %tobool2.not.i.i63.i, label %land.lhs.true.i.i64.i.if.end.i.i71.i_crit_edge, label %if.then.i.i66.i

land.lhs.true.i.i64.i.if.end.i.i71.i_crit_edge:   ; preds = %land.lhs.true.i.i64.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i71.i

if.then.i.i66.i:                                  ; preds = %land.lhs.true.i.i64.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i65.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %21 = ptrtoint ptr %atu_base.i.i65.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %atu_base.i.i65.i, align 4
  tail call void %20(ptr noundef %pci, ptr noundef %22, i32 noundef %add.i59.i, i32 noundef 4, i32 noundef %conv2.i) #4
  br label %dw_pcie_writel_ob_unroll.exit74.i

if.end.i.i71.i:                                   ; preds = %land.lhs.true.i.i64.i.if.end.i.i71.i_crit_edge, %dw_pcie_writel_ob_unroll.exit.i.if.end.i.i71.i_crit_edge
  %atu_base5.i.i67.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %23 = ptrtoint ptr %atu_base5.i.i67.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %atu_base5.i.i67.i, align 4
  %add.ptr.i.i68.i = getelementptr i8, ptr %24, i32 %add.i59.i
  %25 = ptrtoint ptr %add.ptr.i.i68.i to i32
  %and.i.i.i69.i = and i32 %25, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i69.i)
  %cmp.i.i.i70.i = icmp eq i32 %and.i.i.i69.i, 0
  br i1 %cmp.i.i.i70.i, label %dw_pcie_write.exit.thread.i.i72.i, label %do.end.i.i73.i

dw_pcie_write.exit.thread.i.i72.i:                ; preds = %if.end.i.i71.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %26 = tail call i32 @llvm.bswap.i32(i32 %conv2.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i68.i, i32 %26) #4, !srcloc !116
  br label %dw_pcie_writel_ob_unroll.exit74.i

do.end.i.i73.i:                                   ; preds = %if.end.i.i71.i
  call void @__sanitizer_cov_trace_pc() #6
  %27 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %28, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ob_unroll.exit74.i

dw_pcie_writel_ob_unroll.exit74.i:                ; preds = %do.end.i.i73.i, %dw_pcie_write.exit.thread.i.i72.i, %if.then.i.i66.i
  %conv4.i = trunc i64 %sub.i to i32
  %add.i76.i = or i32 %shl.i.i, 16
  %29 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %ops, align 8
  %tobool.not.i.i78.i = icmp eq ptr %30, null
  br i1 %tobool.not.i.i78.i, label %dw_pcie_writel_ob_unroll.exit74.i.if.end.i.i88.i_crit_edge, label %land.lhs.true.i.i81.i

dw_pcie_writel_ob_unroll.exit74.i.if.end.i.i88.i_crit_edge: ; preds = %dw_pcie_writel_ob_unroll.exit74.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i88.i

land.lhs.true.i.i81.i:                            ; preds = %dw_pcie_writel_ob_unroll.exit74.i
  %write_dbi.i.i79.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %30, i32 0, i32 2
  %31 = ptrtoint ptr %write_dbi.i.i79.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %write_dbi.i.i79.i, align 4
  %tobool2.not.i.i80.i = icmp eq ptr %32, null
  br i1 %tobool2.not.i.i80.i, label %land.lhs.true.i.i81.i.if.end.i.i88.i_crit_edge, label %if.then.i.i83.i

land.lhs.true.i.i81.i.if.end.i.i88.i_crit_edge:   ; preds = %land.lhs.true.i.i81.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i88.i

if.then.i.i83.i:                                  ; preds = %land.lhs.true.i.i81.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i82.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %33 = ptrtoint ptr %atu_base.i.i82.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %atu_base.i.i82.i, align 4
  tail call void %32(ptr noundef %pci, ptr noundef %34, i32 noundef %add.i76.i, i32 noundef 4, i32 noundef %conv4.i) #4
  br label %dw_pcie_writel_ob_unroll.exit91.i

if.end.i.i88.i:                                   ; preds = %land.lhs.true.i.i81.i.if.end.i.i88.i_crit_edge, %dw_pcie_writel_ob_unroll.exit74.i.if.end.i.i88.i_crit_edge
  %atu_base5.i.i84.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %35 = ptrtoint ptr %atu_base5.i.i84.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %atu_base5.i.i84.i, align 4
  %add.ptr.i.i85.i = getelementptr i8, ptr %36, i32 %add.i76.i
  %37 = ptrtoint ptr %add.ptr.i.i85.i to i32
  %and.i.i.i86.i = and i32 %37, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i86.i)
  %cmp.i.i.i87.i = icmp eq i32 %and.i.i.i86.i, 0
  br i1 %cmp.i.i.i87.i, label %dw_pcie_write.exit.thread.i.i89.i, label %do.end.i.i90.i

dw_pcie_write.exit.thread.i.i89.i:                ; preds = %if.end.i.i88.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %38 = tail call i32 @llvm.bswap.i32(i32 %conv4.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i85.i, i32 %38) #4, !srcloc !116
  br label %dw_pcie_writel_ob_unroll.exit91.i

do.end.i.i90.i:                                   ; preds = %if.end.i.i88.i
  call void @__sanitizer_cov_trace_pc() #6
  %39 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %40, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ob_unroll.exit91.i

dw_pcie_writel_ob_unroll.exit91.i:                ; preds = %do.end.i.i90.i, %dw_pcie_write.exit.thread.i.i89.i, %if.then.i.i83.i
  %shr5.i = lshr i64 %sub.i, 32
  %conv7.i = trunc i64 %shr5.i to i32
  %add.i93.i = or i32 %shl.i.i, 32
  %41 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %ops, align 8
  %tobool.not.i.i95.i = icmp eq ptr %42, null
  br i1 %tobool.not.i.i95.i, label %dw_pcie_writel_ob_unroll.exit91.i.if.end.i.i105.i_crit_edge, label %land.lhs.true.i.i98.i

dw_pcie_writel_ob_unroll.exit91.i.if.end.i.i105.i_crit_edge: ; preds = %dw_pcie_writel_ob_unroll.exit91.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i105.i

land.lhs.true.i.i98.i:                            ; preds = %dw_pcie_writel_ob_unroll.exit91.i
  %write_dbi.i.i96.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %42, i32 0, i32 2
  %43 = ptrtoint ptr %write_dbi.i.i96.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %write_dbi.i.i96.i, align 4
  %tobool2.not.i.i97.i = icmp eq ptr %44, null
  br i1 %tobool2.not.i.i97.i, label %land.lhs.true.i.i98.i.if.end.i.i105.i_crit_edge, label %if.then.i.i100.i

land.lhs.true.i.i98.i.if.end.i.i105.i_crit_edge:  ; preds = %land.lhs.true.i.i98.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i105.i

if.then.i.i100.i:                                 ; preds = %land.lhs.true.i.i98.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i99.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %45 = ptrtoint ptr %atu_base.i.i99.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %atu_base.i.i99.i, align 4
  tail call void %44(ptr noundef %pci, ptr noundef %46, i32 noundef %add.i93.i, i32 noundef 4, i32 noundef %conv7.i) #4
  br label %dw_pcie_writel_ob_unroll.exit108.i

if.end.i.i105.i:                                  ; preds = %land.lhs.true.i.i98.i.if.end.i.i105.i_crit_edge, %dw_pcie_writel_ob_unroll.exit91.i.if.end.i.i105.i_crit_edge
  %atu_base5.i.i101.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %47 = ptrtoint ptr %atu_base5.i.i101.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %atu_base5.i.i101.i, align 4
  %add.ptr.i.i102.i = getelementptr i8, ptr %48, i32 %add.i93.i
  %49 = ptrtoint ptr %add.ptr.i.i102.i to i32
  %and.i.i.i103.i = and i32 %49, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i103.i)
  %cmp.i.i.i104.i = icmp eq i32 %and.i.i.i103.i, 0
  br i1 %cmp.i.i.i104.i, label %dw_pcie_write.exit.thread.i.i106.i, label %do.end.i.i107.i

dw_pcie_write.exit.thread.i.i106.i:               ; preds = %if.end.i.i105.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %50 = tail call i32 @llvm.bswap.i32(i32 %conv7.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i102.i, i32 %50) #4, !srcloc !116
  br label %dw_pcie_writel_ob_unroll.exit108.i

do.end.i.i107.i:                                  ; preds = %if.end.i.i105.i
  call void @__sanitizer_cov_trace_pc() #6
  %51 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %52, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ob_unroll.exit108.i

dw_pcie_writel_ob_unroll.exit108.i:               ; preds = %do.end.i.i107.i, %dw_pcie_write.exit.thread.i.i106.i, %if.then.i.i100.i
  %conv9.i = trunc i64 %pci_addr to i32
  %add.i110.i = or i32 %shl.i.i, 20
  %53 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %ops, align 8
  %tobool.not.i.i112.i = icmp eq ptr %54, null
  br i1 %tobool.not.i.i112.i, label %dw_pcie_writel_ob_unroll.exit108.i.if.end.i.i122.i_crit_edge, label %land.lhs.true.i.i115.i

dw_pcie_writel_ob_unroll.exit108.i.if.end.i.i122.i_crit_edge: ; preds = %dw_pcie_writel_ob_unroll.exit108.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i122.i

land.lhs.true.i.i115.i:                           ; preds = %dw_pcie_writel_ob_unroll.exit108.i
  %write_dbi.i.i113.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %54, i32 0, i32 2
  %55 = ptrtoint ptr %write_dbi.i.i113.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %write_dbi.i.i113.i, align 4
  %tobool2.not.i.i114.i = icmp eq ptr %56, null
  br i1 %tobool2.not.i.i114.i, label %land.lhs.true.i.i115.i.if.end.i.i122.i_crit_edge, label %if.then.i.i117.i

land.lhs.true.i.i115.i.if.end.i.i122.i_crit_edge: ; preds = %land.lhs.true.i.i115.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i122.i

if.then.i.i117.i:                                 ; preds = %land.lhs.true.i.i115.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i116.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %57 = ptrtoint ptr %atu_base.i.i116.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %atu_base.i.i116.i, align 4
  tail call void %56(ptr noundef %pci, ptr noundef %58, i32 noundef %add.i110.i, i32 noundef 4, i32 noundef %conv9.i) #4
  br label %dw_pcie_writel_ob_unroll.exit125.i

if.end.i.i122.i:                                  ; preds = %land.lhs.true.i.i115.i.if.end.i.i122.i_crit_edge, %dw_pcie_writel_ob_unroll.exit108.i.if.end.i.i122.i_crit_edge
  %atu_base5.i.i118.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %59 = ptrtoint ptr %atu_base5.i.i118.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %atu_base5.i.i118.i, align 4
  %add.ptr.i.i119.i = getelementptr i8, ptr %60, i32 %add.i110.i
  %61 = ptrtoint ptr %add.ptr.i.i119.i to i32
  %and.i.i.i120.i = and i32 %61, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i120.i)
  %cmp.i.i.i121.i = icmp eq i32 %and.i.i.i120.i, 0
  br i1 %cmp.i.i.i121.i, label %dw_pcie_write.exit.thread.i.i123.i, label %do.end.i.i124.i

dw_pcie_write.exit.thread.i.i123.i:               ; preds = %if.end.i.i122.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %62 = tail call i32 @llvm.bswap.i32(i32 %conv9.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i119.i, i32 %62) #4, !srcloc !116
  br label %dw_pcie_writel_ob_unroll.exit125.i

do.end.i.i124.i:                                  ; preds = %if.end.i.i122.i
  call void @__sanitizer_cov_trace_pc() #6
  %63 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %64, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ob_unroll.exit125.i

dw_pcie_writel_ob_unroll.exit125.i:               ; preds = %do.end.i.i124.i, %dw_pcie_write.exit.thread.i.i123.i, %if.then.i.i117.i
  %shr10.i = lshr i64 %pci_addr, 32
  %conv12.i = trunc i64 %shr10.i to i32
  %add.i127.i = or i32 %shl.i.i, 24
  %65 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %ops, align 8
  %tobool.not.i.i129.i = icmp eq ptr %66, null
  br i1 %tobool.not.i.i129.i, label %dw_pcie_writel_ob_unroll.exit125.i.if.end.i.i139.i_crit_edge, label %land.lhs.true.i.i132.i

dw_pcie_writel_ob_unroll.exit125.i.if.end.i.i139.i_crit_edge: ; preds = %dw_pcie_writel_ob_unroll.exit125.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i139.i

land.lhs.true.i.i132.i:                           ; preds = %dw_pcie_writel_ob_unroll.exit125.i
  %write_dbi.i.i130.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %66, i32 0, i32 2
  %67 = ptrtoint ptr %write_dbi.i.i130.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %write_dbi.i.i130.i, align 4
  %tobool2.not.i.i131.i = icmp eq ptr %68, null
  br i1 %tobool2.not.i.i131.i, label %land.lhs.true.i.i132.i.if.end.i.i139.i_crit_edge, label %if.then.i.i134.i

land.lhs.true.i.i132.i.if.end.i.i139.i_crit_edge: ; preds = %land.lhs.true.i.i132.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i139.i

if.then.i.i134.i:                                 ; preds = %land.lhs.true.i.i132.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i133.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %69 = ptrtoint ptr %atu_base.i.i133.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %atu_base.i.i133.i, align 4
  tail call void %68(ptr noundef %pci, ptr noundef %70, i32 noundef %add.i127.i, i32 noundef 4, i32 noundef %conv12.i) #4
  br label %dw_pcie_writel_ob_unroll.exit142.i

if.end.i.i139.i:                                  ; preds = %land.lhs.true.i.i132.i.if.end.i.i139.i_crit_edge, %dw_pcie_writel_ob_unroll.exit125.i.if.end.i.i139.i_crit_edge
  %atu_base5.i.i135.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %71 = ptrtoint ptr %atu_base5.i.i135.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %atu_base5.i.i135.i, align 4
  %add.ptr.i.i136.i = getelementptr i8, ptr %72, i32 %add.i127.i
  %73 = ptrtoint ptr %add.ptr.i.i136.i to i32
  %and.i.i.i137.i = and i32 %73, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i137.i)
  %cmp.i.i.i138.i = icmp eq i32 %and.i.i.i137.i, 0
  br i1 %cmp.i.i.i138.i, label %dw_pcie_write.exit.thread.i.i140.i, label %do.end.i.i141.i

dw_pcie_write.exit.thread.i.i140.i:               ; preds = %if.end.i.i139.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %74 = tail call i32 @llvm.bswap.i32(i32 %conv12.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i136.i, i32 %74) #4, !srcloc !116
  br label %dw_pcie_writel_ob_unroll.exit142.i

do.end.i.i141.i:                                  ; preds = %if.end.i.i139.i
  call void @__sanitizer_cov_trace_pc() #6
  %75 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %76, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ob_unroll.exit142.i

dw_pcie_writel_ob_unroll.exit142.i:               ; preds = %do.end.i.i141.i, %dw_pcie_write.exit.thread.i.i140.i, %if.then.i.i134.i
  %conv13.i = zext i8 %func_no to i32
  %shl.i = shl nuw nsw i32 %conv13.i, 20
  %or.i = or i32 %shl.i, %type
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %add.i)
  %tobool.not.i = icmp ult i64 %add.i, 4294967296
  %or18.i = or i32 %or.i, 8192
  %cond.i = select i1 %tobool.not.i, i32 %or.i, i32 %or18.i
  %version.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 10
  %77 = ptrtoint ptr %version.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %version.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 18698, i32 %78)
  %cmp.i = icmp eq i32 %78, 18698
  %or.i.i = or i32 %cond.i, 256
  %spec.select.i = select i1 %cmp.i, i32 %or.i.i, i32 %cond.i
  %79 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %ops, align 8
  %tobool.not.i.i145.i = icmp eq ptr %80, null
  br i1 %tobool.not.i.i145.i, label %dw_pcie_writel_ob_unroll.exit142.i.if.end.i.i155.i_crit_edge, label %land.lhs.true.i.i148.i

dw_pcie_writel_ob_unroll.exit142.i.if.end.i.i155.i_crit_edge: ; preds = %dw_pcie_writel_ob_unroll.exit142.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i155.i

land.lhs.true.i.i148.i:                           ; preds = %dw_pcie_writel_ob_unroll.exit142.i
  %write_dbi.i.i146.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %80, i32 0, i32 2
  %81 = ptrtoint ptr %write_dbi.i.i146.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %write_dbi.i.i146.i, align 4
  %tobool2.not.i.i147.i = icmp eq ptr %82, null
  br i1 %tobool2.not.i.i147.i, label %land.lhs.true.i.i148.i.if.end.i.i155.i_crit_edge, label %if.then.i.i150.i

land.lhs.true.i.i148.i.if.end.i.i155.i_crit_edge: ; preds = %land.lhs.true.i.i148.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i155.i

if.then.i.i150.i:                                 ; preds = %land.lhs.true.i.i148.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i149.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %83 = ptrtoint ptr %atu_base.i.i149.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %atu_base.i.i149.i, align 4
  tail call void %82(ptr noundef %pci, ptr noundef %84, i32 noundef %shl.i.i, i32 noundef 4, i32 noundef %spec.select.i) #4
  br label %dw_pcie_writel_ob_unroll.exit158.i

if.end.i.i155.i:                                  ; preds = %land.lhs.true.i.i148.i.if.end.i.i155.i_crit_edge, %dw_pcie_writel_ob_unroll.exit142.i.if.end.i.i155.i_crit_edge
  %atu_base5.i.i151.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %85 = ptrtoint ptr %atu_base5.i.i151.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %atu_base5.i.i151.i, align 4
  %add.ptr.i.i152.i = getelementptr i8, ptr %86, i32 %shl.i.i
  %87 = ptrtoint ptr %add.ptr.i.i152.i to i32
  %and.i.i.i153.i = and i32 %87, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i153.i)
  %cmp.i.i.i154.i = icmp eq i32 %and.i.i.i153.i, 0
  br i1 %cmp.i.i.i154.i, label %dw_pcie_write.exit.thread.i.i156.i, label %do.end.i.i157.i

dw_pcie_write.exit.thread.i.i156.i:               ; preds = %if.end.i.i155.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %88 = tail call i32 @llvm.bswap.i32(i32 %spec.select.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i152.i, i32 %88) #4, !srcloc !116
  br label %dw_pcie_writel_ob_unroll.exit158.i

do.end.i.i157.i:                                  ; preds = %if.end.i.i155.i
  call void @__sanitizer_cov_trace_pc() #6
  %89 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %90, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ob_unroll.exit158.i

dw_pcie_writel_ob_unroll.exit158.i:               ; preds = %do.end.i.i157.i, %dw_pcie_write.exit.thread.i.i156.i, %if.then.i.i150.i
  %add.i160.i = or i32 %shl.i.i, 4
  %91 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %ops, align 8
  %tobool.not.i.i162.i = icmp eq ptr %92, null
  br i1 %tobool.not.i.i162.i, label %dw_pcie_writel_ob_unroll.exit158.i.if.end.i.i172.i_crit_edge, label %land.lhs.true.i.i165.i

dw_pcie_writel_ob_unroll.exit158.i.if.end.i.i172.i_crit_edge: ; preds = %dw_pcie_writel_ob_unroll.exit158.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i172.i

land.lhs.true.i.i165.i:                           ; preds = %dw_pcie_writel_ob_unroll.exit158.i
  %write_dbi.i.i163.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %92, i32 0, i32 2
  %93 = ptrtoint ptr %write_dbi.i.i163.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %write_dbi.i.i163.i, align 4
  %tobool2.not.i.i164.i = icmp eq ptr %94, null
  br i1 %tobool2.not.i.i164.i, label %land.lhs.true.i.i165.i.if.end.i.i172.i_crit_edge, label %if.then.i.i167.i

land.lhs.true.i.i165.i.if.end.i.i172.i_crit_edge: ; preds = %land.lhs.true.i.i165.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i172.i

if.then.i.i167.i:                                 ; preds = %land.lhs.true.i.i165.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i166.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %95 = ptrtoint ptr %atu_base.i.i166.i to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %atu_base.i.i166.i, align 4
  tail call void %94(ptr noundef %pci, ptr noundef %96, i32 noundef %add.i160.i, i32 noundef 4, i32 noundef -2147483648) #4
  br label %dw_pcie_writel_ob_unroll.exit175.i

if.end.i.i172.i:                                  ; preds = %land.lhs.true.i.i165.i.if.end.i.i172.i_crit_edge, %dw_pcie_writel_ob_unroll.exit158.i.if.end.i.i172.i_crit_edge
  %atu_base5.i.i168.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %97 = ptrtoint ptr %atu_base5.i.i168.i to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %atu_base5.i.i168.i, align 4
  %add.ptr.i.i169.i = getelementptr i8, ptr %98, i32 %add.i160.i
  %99 = ptrtoint ptr %add.ptr.i.i169.i to i32
  %and.i.i.i170.i = and i32 %99, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i170.i)
  %cmp.i.i.i171.i = icmp eq i32 %and.i.i.i170.i, 0
  br i1 %cmp.i.i.i171.i, label %dw_pcie_write.exit.thread.i.i173.i, label %do.end.i.i174.i

dw_pcie_write.exit.thread.i.i173.i:               ; preds = %if.end.i.i172.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i169.i, i32 128) #4, !srcloc !116
  br label %dw_pcie_writel_ob_unroll.exit175.i

do.end.i.i174.i:                                  ; preds = %if.end.i.i172.i
  call void @__sanitizer_cov_trace_pc() #6
  %100 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %101, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ob_unroll.exit175.i

dw_pcie_writel_ob_unroll.exit175.i:               ; preds = %do.end.i.i174.i, %dw_pcie_write.exit.thread.i.i173.i, %if.then.i.i167.i
  %atu_base.i.i182.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  br label %for.body.i

for.body.i:                                       ; preds = %while.body.preheader.i.for.body.i_crit_edge, %dw_pcie_writel_ob_unroll.exit175.i
  %retries.0191.i = phi i32 [ 0, %dw_pcie_writel_ob_unroll.exit175.i ], [ %inc.i, %while.body.preheader.i.for.body.i_crit_edge ]
  %102 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %ops, align 8
  %tobool.not.i.i179.i = icmp eq ptr %103, null
  br i1 %tobool.not.i.i179.i, label %for.body.i.if.end.i.i188.i_crit_edge, label %land.lhs.true.i.i181.i

for.body.i.if.end.i.i188.i_crit_edge:             ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i188.i

land.lhs.true.i.i181.i:                           ; preds = %for.body.i
  %read_dbi.i.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %103, i32 0, i32 1
  %104 = ptrtoint ptr %read_dbi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %read_dbi.i.i.i, align 4
  %tobool2.not.i.i180.i = icmp eq ptr %105, null
  br i1 %tobool2.not.i.i180.i, label %land.lhs.true.i.i181.i.if.end.i.i188.i_crit_edge, label %if.then.i.i183.i

land.lhs.true.i.i181.i.if.end.i.i188.i_crit_edge: ; preds = %land.lhs.true.i.i181.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i188.i

if.then.i.i183.i:                                 ; preds = %land.lhs.true.i.i181.i
  call void @__sanitizer_cov_trace_pc() #6
  %106 = ptrtoint ptr %atu_base.i.i182.i to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %atu_base.i.i182.i, align 4
  %call.i.i.i = tail call i32 %105(ptr noundef %pci, ptr noundef %107, i32 noundef %add.i160.i, i32 noundef 4) #4
  br label %dw_pcie_readl_ob_unroll.exit.i

if.end.i.i188.i:                                  ; preds = %land.lhs.true.i.i181.i.if.end.i.i188.i_crit_edge, %for.body.i.if.end.i.i188.i_crit_edge
  %108 = ptrtoint ptr %atu_base.i.i182.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %atu_base.i.i182.i, align 4
  %add.ptr.i.i185.i = getelementptr i8, ptr %109, i32 %add.i160.i
  %110 = ptrtoint ptr %add.ptr.i.i185.i to i32
  %and.i.i.i186.i = and i32 %110, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i186.i)
  %cmp.i.i.i187.i = icmp eq i32 %and.i.i.i186.i, 0
  br i1 %cmp.i.i.i187.i, label %dw_pcie_read.exit.thread.i.i.i, label %dw_pcie_readl_ob_unroll.exit.thread.i

dw_pcie_read.exit.thread.i.i.i:                   ; preds = %if.end.i.i188.i
  call void @__sanitizer_cov_trace_pc() #6
  %111 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i185.i) #4, !srcloc !111
  %112 = tail call i32 @llvm.bswap.i32(i32 %111) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_ob_unroll.exit.i

dw_pcie_readl_ob_unroll.exit.thread.i:            ; preds = %if.end.i.i188.i
  call void @__sanitizer_cov_trace_pc() #6
  %113 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %114, ptr noundef nonnull @.str.36) #7
  br label %while.body.preheader.i

dw_pcie_readl_ob_unroll.exit.i:                   ; preds = %dw_pcie_read.exit.thread.i.i.i, %if.then.i.i183.i
  %retval.0.i.i.i = phi i32 [ %call.i.i.i, %if.then.i.i183.i ], [ %112, %dw_pcie_read.exit.thread.i.i.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %retval.0.i.i.i)
  %tobool24.not.i = icmp sgt i32 %retval.0.i.i.i, -1
  br i1 %tobool24.not.i, label %dw_pcie_readl_ob_unroll.exit.i.while.body.preheader.i_crit_edge, label %dw_pcie_readl_ob_unroll.exit.i.cleanup_crit_edge

dw_pcie_readl_ob_unroll.exit.i.cleanup_crit_edge: ; preds = %dw_pcie_readl_ob_unroll.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

dw_pcie_readl_ob_unroll.exit.i.while.body.preheader.i_crit_edge: ; preds = %dw_pcie_readl_ob_unroll.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %while.body.preheader.i

while.body.preheader.i:                           ; preds = %dw_pcie_readl_ob_unroll.exit.i.while.body.preheader.i_crit_edge, %dw_pcie_readl_ob_unroll.exit.thread.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %115 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %115(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %116 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %116(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %117 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %117(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %118 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %118(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %119 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %119(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %120 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %120(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %121 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %121(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %122 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %122(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %123 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %123(i32 noundef 214748000) #4
  %inc.i = add nuw nsw i32 %retries.0191.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 5
  br i1 %exitcond.not.i, label %while.body.preheader.i.cleanup.sink.split_crit_edge, label %while.body.preheader.i.for.body.i_crit_edge

while.body.preheader.i.for.body.i_crit_edge:      ; preds = %while.body.preheader.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body.i

while.body.preheader.i.cleanup.sink.split_crit_edge: ; preds = %while.body.preheader.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup.sink.split

if.end6:                                          ; preds = %if.end
  %124 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %ops, align 8
  %tobool.not.i.i = icmp eq ptr %125, null
  br i1 %tobool.not.i.i, label %if.end6.if.end.i.i_crit_edge, label %land.lhs.true.i.i

if.end6.if.end.i.i_crit_edge:                     ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

land.lhs.true.i.i:                                ; preds = %if.end6
  %write_dbi.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %125, i32 0, i32 2
  %126 = ptrtoint ptr %write_dbi.i.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %write_dbi.i.i, align 4
  %tobool2.not.i.i = icmp eq ptr %127, null
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.if.end.i.i_crit_edge, label %if.then.i.i

land.lhs.true.i.i.if.end.i.i_crit_edge:           ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

if.then.i.i:                                      ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %128 = ptrtoint ptr %dbi_base.i.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %dbi_base.i.i, align 4
  tail call void %127(ptr noundef %pci, ptr noundef %129, i32 noundef 2304, i32 noundef 4, i32 noundef %index) #4
  br label %dw_pcie_writel_dbi.exit

if.end.i.i:                                       ; preds = %land.lhs.true.i.i.if.end.i.i_crit_edge, %if.end6.if.end.i.i_crit_edge
  %dbi_base5.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %130 = ptrtoint ptr %dbi_base5.i.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %dbi_base5.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %131, i32 2304
  %132 = ptrtoint ptr %add.ptr.i.i to i32
  %and.i.i.i = and i32 %132, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %cmp.i.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.i.i, label %if.end.i.i.i89, label %do.end.i.i

if.end.i.i.i89:                                   ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %133 = tail call i32 @llvm.bswap.i32(i32 %index) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i, i32 %133) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit

do.end.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %134 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %135, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit

dw_pcie_writel_dbi.exit:                          ; preds = %do.end.i.i, %if.end.i.i.i89, %if.then.i.i
  %conv = trunc i64 %cpu_addr.addr.0 to i32
  %136 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %ops, align 8
  %tobool.not.i.i91 = icmp eq ptr %137, null
  br i1 %tobool.not.i.i91, label %dw_pcie_writel_dbi.exit.if.end.i.i101_crit_edge, label %land.lhs.true.i.i94

dw_pcie_writel_dbi.exit.if.end.i.i101_crit_edge:  ; preds = %dw_pcie_writel_dbi.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i101

land.lhs.true.i.i94:                              ; preds = %dw_pcie_writel_dbi.exit
  %write_dbi.i.i92 = getelementptr inbounds %struct.dw_pcie_ops, ptr %137, i32 0, i32 2
  %138 = ptrtoint ptr %write_dbi.i.i92 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %write_dbi.i.i92, align 4
  %tobool2.not.i.i93 = icmp eq ptr %139, null
  br i1 %tobool2.not.i.i93, label %land.lhs.true.i.i94.if.end.i.i101_crit_edge, label %if.then.i.i96

land.lhs.true.i.i94.if.end.i.i101_crit_edge:      ; preds = %land.lhs.true.i.i94
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i101

if.then.i.i96:                                    ; preds = %land.lhs.true.i.i94
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i95 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %140 = ptrtoint ptr %dbi_base.i.i95 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %dbi_base.i.i95, align 4
  tail call void %139(ptr noundef %pci, ptr noundef %141, i32 noundef 2316, i32 noundef 4, i32 noundef %conv) #4
  br label %dw_pcie_writel_dbi.exit104

if.end.i.i101:                                    ; preds = %land.lhs.true.i.i94.if.end.i.i101_crit_edge, %dw_pcie_writel_dbi.exit.if.end.i.i101_crit_edge
  %dbi_base5.i.i97 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %142 = ptrtoint ptr %dbi_base5.i.i97 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %dbi_base5.i.i97, align 4
  %add.ptr.i.i98 = getelementptr i8, ptr %143, i32 2316
  %144 = ptrtoint ptr %add.ptr.i.i98 to i32
  %and.i.i.i99 = and i32 %144, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i99)
  %cmp.i.i.i100 = icmp eq i32 %and.i.i.i99, 0
  br i1 %cmp.i.i.i100, label %if.end.i.i.i102, label %do.end.i.i103

if.end.i.i.i102:                                  ; preds = %if.end.i.i101
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %145 = tail call i32 @llvm.bswap.i32(i32 %conv) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i98, i32 %145) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit104

do.end.i.i103:                                    ; preds = %if.end.i.i101
  call void @__sanitizer_cov_trace_pc() #6
  %146 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %147, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit104

dw_pcie_writel_dbi.exit104:                       ; preds = %do.end.i.i103, %if.end.i.i.i102, %if.then.i.i96
  %shr = lshr i64 %cpu_addr.addr.0, 32
  %conv8 = trunc i64 %shr to i32
  %148 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %ops, align 8
  %tobool.not.i.i106 = icmp eq ptr %149, null
  br i1 %tobool.not.i.i106, label %dw_pcie_writel_dbi.exit104.if.end.i.i116_crit_edge, label %land.lhs.true.i.i109

dw_pcie_writel_dbi.exit104.if.end.i.i116_crit_edge: ; preds = %dw_pcie_writel_dbi.exit104
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i116

land.lhs.true.i.i109:                             ; preds = %dw_pcie_writel_dbi.exit104
  %write_dbi.i.i107 = getelementptr inbounds %struct.dw_pcie_ops, ptr %149, i32 0, i32 2
  %150 = ptrtoint ptr %write_dbi.i.i107 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %write_dbi.i.i107, align 4
  %tobool2.not.i.i108 = icmp eq ptr %151, null
  br i1 %tobool2.not.i.i108, label %land.lhs.true.i.i109.if.end.i.i116_crit_edge, label %if.then.i.i111

land.lhs.true.i.i109.if.end.i.i116_crit_edge:     ; preds = %land.lhs.true.i.i109
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i116

if.then.i.i111:                                   ; preds = %land.lhs.true.i.i109
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i110 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %152 = ptrtoint ptr %dbi_base.i.i110 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %dbi_base.i.i110, align 4
  tail call void %151(ptr noundef %pci, ptr noundef %153, i32 noundef 2320, i32 noundef 4, i32 noundef %conv8) #4
  br label %dw_pcie_writel_dbi.exit119

if.end.i.i116:                                    ; preds = %land.lhs.true.i.i109.if.end.i.i116_crit_edge, %dw_pcie_writel_dbi.exit104.if.end.i.i116_crit_edge
  %dbi_base5.i.i112 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %154 = ptrtoint ptr %dbi_base5.i.i112 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %dbi_base5.i.i112, align 4
  %add.ptr.i.i113 = getelementptr i8, ptr %155, i32 2320
  %156 = ptrtoint ptr %add.ptr.i.i113 to i32
  %and.i.i.i114 = and i32 %156, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i114)
  %cmp.i.i.i115 = icmp eq i32 %and.i.i.i114, 0
  br i1 %cmp.i.i.i115, label %if.end.i.i.i117, label %do.end.i.i118

if.end.i.i.i117:                                  ; preds = %if.end.i.i116
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %157 = tail call i32 @llvm.bswap.i32(i32 %conv8) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i113, i32 %157) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit119

do.end.i.i118:                                    ; preds = %if.end.i.i116
  call void @__sanitizer_cov_trace_pc() #6
  %158 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %159, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit119

dw_pcie_writel_dbi.exit119:                       ; preds = %do.end.i.i118, %if.end.i.i.i117, %if.then.i.i111
  %add = add i64 %size, -1
  %sub = add i64 %add, %cpu_addr.addr.0
  %conv10 = trunc i64 %sub to i32
  %160 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %ops, align 8
  %tobool.not.i.i121 = icmp eq ptr %161, null
  br i1 %tobool.not.i.i121, label %dw_pcie_writel_dbi.exit119.if.end.i.i131_crit_edge, label %land.lhs.true.i.i124

dw_pcie_writel_dbi.exit119.if.end.i.i131_crit_edge: ; preds = %dw_pcie_writel_dbi.exit119
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i131

land.lhs.true.i.i124:                             ; preds = %dw_pcie_writel_dbi.exit119
  %write_dbi.i.i122 = getelementptr inbounds %struct.dw_pcie_ops, ptr %161, i32 0, i32 2
  %162 = ptrtoint ptr %write_dbi.i.i122 to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %write_dbi.i.i122, align 4
  %tobool2.not.i.i123 = icmp eq ptr %163, null
  br i1 %tobool2.not.i.i123, label %land.lhs.true.i.i124.if.end.i.i131_crit_edge, label %if.then.i.i126

land.lhs.true.i.i124.if.end.i.i131_crit_edge:     ; preds = %land.lhs.true.i.i124
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i131

if.then.i.i126:                                   ; preds = %land.lhs.true.i.i124
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i125 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %164 = ptrtoint ptr %dbi_base.i.i125 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %dbi_base.i.i125, align 4
  tail call void %163(ptr noundef %pci, ptr noundef %165, i32 noundef 2324, i32 noundef 4, i32 noundef %conv10) #4
  br label %dw_pcie_writel_dbi.exit134

if.end.i.i131:                                    ; preds = %land.lhs.true.i.i124.if.end.i.i131_crit_edge, %dw_pcie_writel_dbi.exit119.if.end.i.i131_crit_edge
  %dbi_base5.i.i127 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %166 = ptrtoint ptr %dbi_base5.i.i127 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %dbi_base5.i.i127, align 4
  %add.ptr.i.i128 = getelementptr i8, ptr %167, i32 2324
  %168 = ptrtoint ptr %add.ptr.i.i128 to i32
  %and.i.i.i129 = and i32 %168, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i129)
  %cmp.i.i.i130 = icmp eq i32 %and.i.i.i129, 0
  br i1 %cmp.i.i.i130, label %if.end.i.i.i132, label %do.end.i.i133

if.end.i.i.i132:                                  ; preds = %if.end.i.i131
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %169 = tail call i32 @llvm.bswap.i32(i32 %conv10) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i128, i32 %169) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit134

do.end.i.i133:                                    ; preds = %if.end.i.i131
  call void @__sanitizer_cov_trace_pc() #6
  %170 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %171, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit134

dw_pcie_writel_dbi.exit134:                       ; preds = %do.end.i.i133, %if.end.i.i.i132, %if.then.i.i126
  %version = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 10
  %172 = ptrtoint ptr %version to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %version, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 17929, i32 %173)
  %cmp = icmp ugt i32 %173, 17929
  br i1 %cmp, label %if.then12, label %dw_pcie_writel_dbi.exit134.if.end18_crit_edge

dw_pcie_writel_dbi.exit134.if.end18_crit_edge:    ; preds = %dw_pcie_writel_dbi.exit134
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end18

if.then12:                                        ; preds = %dw_pcie_writel_dbi.exit134
  %shr15 = lshr i64 %sub, 32
  %conv17 = trunc i64 %shr15 to i32
  %174 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %ops, align 8
  %tobool.not.i.i136 = icmp eq ptr %175, null
  br i1 %tobool.not.i.i136, label %if.then12.if.end.i.i146_crit_edge, label %land.lhs.true.i.i139

if.then12.if.end.i.i146_crit_edge:                ; preds = %if.then12
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i146

land.lhs.true.i.i139:                             ; preds = %if.then12
  %write_dbi.i.i137 = getelementptr inbounds %struct.dw_pcie_ops, ptr %175, i32 0, i32 2
  %176 = ptrtoint ptr %write_dbi.i.i137 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %write_dbi.i.i137, align 4
  %tobool2.not.i.i138 = icmp eq ptr %177, null
  br i1 %tobool2.not.i.i138, label %land.lhs.true.i.i139.if.end.i.i146_crit_edge, label %if.then.i.i141

land.lhs.true.i.i139.if.end.i.i146_crit_edge:     ; preds = %land.lhs.true.i.i139
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i146

if.then.i.i141:                                   ; preds = %land.lhs.true.i.i139
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i140 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %178 = ptrtoint ptr %dbi_base.i.i140 to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %dbi_base.i.i140, align 4
  tail call void %177(ptr noundef %pci, ptr noundef %179, i32 noundef 2340, i32 noundef 4, i32 noundef %conv17) #4
  br label %if.end18

if.end.i.i146:                                    ; preds = %land.lhs.true.i.i139.if.end.i.i146_crit_edge, %if.then12.if.end.i.i146_crit_edge
  %dbi_base5.i.i142 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %180 = ptrtoint ptr %dbi_base5.i.i142 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %dbi_base5.i.i142, align 4
  %add.ptr.i.i143 = getelementptr i8, ptr %181, i32 2340
  %182 = ptrtoint ptr %add.ptr.i.i143 to i32
  %and.i.i.i144 = and i32 %182, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i144)
  %cmp.i.i.i145 = icmp eq i32 %and.i.i.i144, 0
  br i1 %cmp.i.i.i145, label %if.end.i.i.i147, label %do.end.i.i148

if.end.i.i.i147:                                  ; preds = %if.end.i.i146
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %183 = tail call i32 @llvm.bswap.i32(i32 %conv17) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i143, i32 %183) #4, !srcloc !116
  br label %if.end18

do.end.i.i148:                                    ; preds = %if.end.i.i146
  call void @__sanitizer_cov_trace_pc() #6
  %184 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %185, ptr noundef nonnull @.str.5) #7
  br label %if.end18

if.end18:                                         ; preds = %do.end.i.i148, %if.end.i.i.i147, %if.then.i.i141, %dw_pcie_writel_dbi.exit134.if.end18_crit_edge
  %conv20 = trunc i64 %pci_addr to i32
  %186 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load ptr, ptr %ops, align 8
  %tobool.not.i.i151 = icmp eq ptr %187, null
  br i1 %tobool.not.i.i151, label %if.end18.if.end.i.i161_crit_edge, label %land.lhs.true.i.i154

if.end18.if.end.i.i161_crit_edge:                 ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i161

land.lhs.true.i.i154:                             ; preds = %if.end18
  %write_dbi.i.i152 = getelementptr inbounds %struct.dw_pcie_ops, ptr %187, i32 0, i32 2
  %188 = ptrtoint ptr %write_dbi.i.i152 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %write_dbi.i.i152, align 4
  %tobool2.not.i.i153 = icmp eq ptr %189, null
  br i1 %tobool2.not.i.i153, label %land.lhs.true.i.i154.if.end.i.i161_crit_edge, label %if.then.i.i156

land.lhs.true.i.i154.if.end.i.i161_crit_edge:     ; preds = %land.lhs.true.i.i154
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i161

if.then.i.i156:                                   ; preds = %land.lhs.true.i.i154
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i155 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %190 = ptrtoint ptr %dbi_base.i.i155 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %dbi_base.i.i155, align 4
  tail call void %189(ptr noundef %pci, ptr noundef %191, i32 noundef 2328, i32 noundef 4, i32 noundef %conv20) #4
  br label %dw_pcie_writel_dbi.exit164

if.end.i.i161:                                    ; preds = %land.lhs.true.i.i154.if.end.i.i161_crit_edge, %if.end18.if.end.i.i161_crit_edge
  %dbi_base5.i.i157 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %192 = ptrtoint ptr %dbi_base5.i.i157 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %dbi_base5.i.i157, align 4
  %add.ptr.i.i158 = getelementptr i8, ptr %193, i32 2328
  %194 = ptrtoint ptr %add.ptr.i.i158 to i32
  %and.i.i.i159 = and i32 %194, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i159)
  %cmp.i.i.i160 = icmp eq i32 %and.i.i.i159, 0
  br i1 %cmp.i.i.i160, label %if.end.i.i.i162, label %do.end.i.i163

if.end.i.i.i162:                                  ; preds = %if.end.i.i161
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %195 = tail call i32 @llvm.bswap.i32(i32 %conv20) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i158, i32 %195) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit164

do.end.i.i163:                                    ; preds = %if.end.i.i161
  call void @__sanitizer_cov_trace_pc() #6
  %196 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %197, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit164

dw_pcie_writel_dbi.exit164:                       ; preds = %do.end.i.i163, %if.end.i.i.i162, %if.then.i.i156
  %shr21 = lshr i64 %pci_addr, 32
  %conv23 = trunc i64 %shr21 to i32
  %198 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %ops, align 8
  %tobool.not.i.i166 = icmp eq ptr %199, null
  br i1 %tobool.not.i.i166, label %dw_pcie_writel_dbi.exit164.if.end.i.i176_crit_edge, label %land.lhs.true.i.i169

dw_pcie_writel_dbi.exit164.if.end.i.i176_crit_edge: ; preds = %dw_pcie_writel_dbi.exit164
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i176

land.lhs.true.i.i169:                             ; preds = %dw_pcie_writel_dbi.exit164
  %write_dbi.i.i167 = getelementptr inbounds %struct.dw_pcie_ops, ptr %199, i32 0, i32 2
  %200 = ptrtoint ptr %write_dbi.i.i167 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %write_dbi.i.i167, align 4
  %tobool2.not.i.i168 = icmp eq ptr %201, null
  br i1 %tobool2.not.i.i168, label %land.lhs.true.i.i169.if.end.i.i176_crit_edge, label %if.then.i.i171

land.lhs.true.i.i169.if.end.i.i176_crit_edge:     ; preds = %land.lhs.true.i.i169
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i176

if.then.i.i171:                                   ; preds = %land.lhs.true.i.i169
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i170 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %202 = ptrtoint ptr %dbi_base.i.i170 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %dbi_base.i.i170, align 4
  tail call void %201(ptr noundef %pci, ptr noundef %203, i32 noundef 2332, i32 noundef 4, i32 noundef %conv23) #4
  br label %dw_pcie_writel_dbi.exit179

if.end.i.i176:                                    ; preds = %land.lhs.true.i.i169.if.end.i.i176_crit_edge, %dw_pcie_writel_dbi.exit164.if.end.i.i176_crit_edge
  %dbi_base5.i.i172 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %204 = ptrtoint ptr %dbi_base5.i.i172 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %dbi_base5.i.i172, align 4
  %add.ptr.i.i173 = getelementptr i8, ptr %205, i32 2332
  %206 = ptrtoint ptr %add.ptr.i.i173 to i32
  %and.i.i.i174 = and i32 %206, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i174)
  %cmp.i.i.i175 = icmp eq i32 %and.i.i.i174, 0
  br i1 %cmp.i.i.i175, label %if.end.i.i.i177, label %do.end.i.i178

if.end.i.i.i177:                                  ; preds = %if.end.i.i176
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %207 = tail call i32 @llvm.bswap.i32(i32 %conv23) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i173, i32 %207) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit179

do.end.i.i178:                                    ; preds = %if.end.i.i176
  call void @__sanitizer_cov_trace_pc() #6
  %208 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %209, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit179

dw_pcie_writel_dbi.exit179:                       ; preds = %do.end.i.i178, %if.end.i.i.i177, %if.then.i.i171
  %conv24 = zext i8 %func_no to i32
  %shl = shl nuw nsw i32 %conv24, 20
  %or25 = or i32 %shl, %type
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %add)
  %tobool30.not = icmp ult i64 %add, 4294967296
  %210 = ptrtoint ptr %version to i32
  call void @__asan_load4_noabort(i32 %210)
  %.pr = load i32, ptr %version, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 17929, i32 %.pr)
  %cmp33 = icmp ugt i32 %.pr, 17929
  %or35 = or i32 %or25, 8192
  %spec.select = select i1 %cmp33, i32 %or35, i32 %or25
  %cond = select i1 %tobool30.not, i32 %or25, i32 %spec.select
  call void @__sanitizer_cov_trace_const_cmp4(i32 18698, i32 %.pr)
  %cmp37 = icmp eq i32 %.pr, 18698
  %or.i180 = or i32 %cond, 256
  %spec.select224 = select i1 %cmp37, i32 %or.i180, i32 %cond
  %211 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load ptr, ptr %ops, align 8
  %tobool.not.i.i182 = icmp eq ptr %212, null
  br i1 %tobool.not.i.i182, label %dw_pcie_writel_dbi.exit179.if.end.i.i192_crit_edge, label %land.lhs.true.i.i185

dw_pcie_writel_dbi.exit179.if.end.i.i192_crit_edge: ; preds = %dw_pcie_writel_dbi.exit179
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i192

land.lhs.true.i.i185:                             ; preds = %dw_pcie_writel_dbi.exit179
  %write_dbi.i.i183 = getelementptr inbounds %struct.dw_pcie_ops, ptr %212, i32 0, i32 2
  %213 = ptrtoint ptr %write_dbi.i.i183 to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load ptr, ptr %write_dbi.i.i183, align 4
  %tobool2.not.i.i184 = icmp eq ptr %214, null
  br i1 %tobool2.not.i.i184, label %land.lhs.true.i.i185.if.end.i.i192_crit_edge, label %if.then.i.i187

land.lhs.true.i.i185.if.end.i.i192_crit_edge:     ; preds = %land.lhs.true.i.i185
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i192

if.then.i.i187:                                   ; preds = %land.lhs.true.i.i185
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i186 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %215 = ptrtoint ptr %dbi_base.i.i186 to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load ptr, ptr %dbi_base.i.i186, align 4
  tail call void %214(ptr noundef %pci, ptr noundef %216, i32 noundef 2308, i32 noundef 4, i32 noundef %spec.select224) #4
  br label %dw_pcie_writel_dbi.exit195

if.end.i.i192:                                    ; preds = %land.lhs.true.i.i185.if.end.i.i192_crit_edge, %dw_pcie_writel_dbi.exit179.if.end.i.i192_crit_edge
  %dbi_base5.i.i188 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %217 = ptrtoint ptr %dbi_base5.i.i188 to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load ptr, ptr %dbi_base5.i.i188, align 4
  %add.ptr.i.i189 = getelementptr i8, ptr %218, i32 2308
  %219 = ptrtoint ptr %add.ptr.i.i189 to i32
  %and.i.i.i190 = and i32 %219, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i190)
  %cmp.i.i.i191 = icmp eq i32 %and.i.i.i190, 0
  br i1 %cmp.i.i.i191, label %if.end.i.i.i193, label %do.end.i.i194

if.end.i.i.i193:                                  ; preds = %if.end.i.i192
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %220 = tail call i32 @llvm.bswap.i32(i32 %spec.select224) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i189, i32 %220) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit195

do.end.i.i194:                                    ; preds = %if.end.i.i192
  call void @__sanitizer_cov_trace_pc() #6
  %221 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %222, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit195

dw_pcie_writel_dbi.exit195:                       ; preds = %do.end.i.i194, %if.end.i.i.i193, %if.then.i.i187
  %223 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load ptr, ptr %ops, align 8
  %tobool.not.i.i197 = icmp eq ptr %224, null
  br i1 %tobool.not.i.i197, label %dw_pcie_writel_dbi.exit195.if.end.i.i207_crit_edge, label %land.lhs.true.i.i200

dw_pcie_writel_dbi.exit195.if.end.i.i207_crit_edge: ; preds = %dw_pcie_writel_dbi.exit195
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i207

land.lhs.true.i.i200:                             ; preds = %dw_pcie_writel_dbi.exit195
  %write_dbi.i.i198 = getelementptr inbounds %struct.dw_pcie_ops, ptr %224, i32 0, i32 2
  %225 = ptrtoint ptr %write_dbi.i.i198 to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load ptr, ptr %write_dbi.i.i198, align 4
  %tobool2.not.i.i199 = icmp eq ptr %226, null
  br i1 %tobool2.not.i.i199, label %land.lhs.true.i.i200.if.end.i.i207_crit_edge, label %if.then.i.i202

land.lhs.true.i.i200.if.end.i.i207_crit_edge:     ; preds = %land.lhs.true.i.i200
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i207

if.then.i.i202:                                   ; preds = %land.lhs.true.i.i200
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i201 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %227 = ptrtoint ptr %dbi_base.i.i201 to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load ptr, ptr %dbi_base.i.i201, align 4
  tail call void %226(ptr noundef %pci, ptr noundef %228, i32 noundef 2312, i32 noundef 4, i32 noundef -2147483648) #4
  br label %dw_pcie_writel_dbi.exit210

if.end.i.i207:                                    ; preds = %land.lhs.true.i.i200.if.end.i.i207_crit_edge, %dw_pcie_writel_dbi.exit195.if.end.i.i207_crit_edge
  %dbi_base5.i.i203 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %229 = ptrtoint ptr %dbi_base5.i.i203 to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load ptr, ptr %dbi_base5.i.i203, align 4
  %add.ptr.i.i204 = getelementptr i8, ptr %230, i32 2312
  %231 = ptrtoint ptr %add.ptr.i.i204 to i32
  %and.i.i.i205 = and i32 %231, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i205)
  %cmp.i.i.i206 = icmp eq i32 %and.i.i.i205, 0
  br i1 %cmp.i.i.i206, label %if.end.i.i.i208, label %do.end.i.i209

if.end.i.i.i208:                                  ; preds = %if.end.i.i207
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i204, i32 128) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit210

do.end.i.i209:                                    ; preds = %if.end.i.i207
  call void @__sanitizer_cov_trace_pc() #6
  %232 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %233, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit210

dw_pcie_writel_dbi.exit210:                       ; preds = %do.end.i.i209, %if.end.i.i.i208, %if.then.i.i202
  %dbi_base.i.i215 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  br label %for.body

for.body:                                         ; preds = %while.body.preheader.for.body_crit_edge, %dw_pcie_writel_dbi.exit210
  %retries.0227 = phi i32 [ 0, %dw_pcie_writel_dbi.exit210 ], [ %inc, %while.body.preheader.for.body_crit_edge ]
  %234 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load ptr, ptr %ops, align 8
  %tobool.not.i.i212 = icmp eq ptr %235, null
  br i1 %tobool.not.i.i212, label %for.body.if.end.i.i221_crit_edge, label %land.lhs.true.i.i214

for.body.if.end.i.i221_crit_edge:                 ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i221

land.lhs.true.i.i214:                             ; preds = %for.body
  %read_dbi.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %235, i32 0, i32 1
  %236 = ptrtoint ptr %read_dbi.i.i to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load ptr, ptr %read_dbi.i.i, align 4
  %tobool2.not.i.i213 = icmp eq ptr %237, null
  br i1 %tobool2.not.i.i213, label %land.lhs.true.i.i214.if.end.i.i221_crit_edge, label %if.then.i.i216

land.lhs.true.i.i214.if.end.i.i221_crit_edge:     ; preds = %land.lhs.true.i.i214
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i221

if.then.i.i216:                                   ; preds = %land.lhs.true.i.i214
  call void @__sanitizer_cov_trace_pc() #6
  %238 = ptrtoint ptr %dbi_base.i.i215 to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load ptr, ptr %dbi_base.i.i215, align 4
  %call.i.i = tail call i32 %237(ptr noundef %pci, ptr noundef %239, i32 noundef 2312, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit

if.end.i.i221:                                    ; preds = %land.lhs.true.i.i214.if.end.i.i221_crit_edge, %for.body.if.end.i.i221_crit_edge
  %240 = ptrtoint ptr %dbi_base.i.i215 to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load ptr, ptr %dbi_base.i.i215, align 4
  %add.ptr.i.i218 = getelementptr i8, ptr %241, i32 2312
  %242 = ptrtoint ptr %add.ptr.i.i218 to i32
  %and.i.i.i219 = and i32 %242, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i219)
  %cmp.i.i.i220 = icmp eq i32 %and.i.i.i219, 0
  br i1 %cmp.i.i.i220, label %if.end.i.i.i222, label %dw_pcie_readl_dbi.exit.thread

if.end.i.i.i222:                                  ; preds = %if.end.i.i221
  call void @__sanitizer_cov_trace_pc() #6
  %243 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i218) #4, !srcloc !111
  %244 = tail call i32 @llvm.bswap.i32(i32 %243) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit

dw_pcie_readl_dbi.exit.thread:                    ; preds = %if.end.i.i221
  call void @__sanitizer_cov_trace_pc() #6
  %245 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %246, ptr noundef nonnull @.str) #7
  br label %while.body.preheader

dw_pcie_readl_dbi.exit:                           ; preds = %if.end.i.i.i222, %if.then.i.i216
  %retval.0.i.i = phi i32 [ %call.i.i, %if.then.i.i216 ], [ %244, %if.end.i.i.i222 ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %retval.0.i.i)
  %tobool46.not = icmp sgt i32 %retval.0.i.i, -1
  br i1 %tobool46.not, label %dw_pcie_readl_dbi.exit.while.body.preheader_crit_edge, label %dw_pcie_readl_dbi.exit.cleanup_crit_edge

dw_pcie_readl_dbi.exit.cleanup_crit_edge:         ; preds = %dw_pcie_readl_dbi.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

dw_pcie_readl_dbi.exit.while.body.preheader_crit_edge: ; preds = %dw_pcie_readl_dbi.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %while.body.preheader

while.body.preheader:                             ; preds = %dw_pcie_readl_dbi.exit.while.body.preheader_crit_edge, %dw_pcie_readl_dbi.exit.thread
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %247 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %247(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %248 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %248(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %249 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %249(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %250 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %250(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %251 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %251(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %252 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %252(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %253 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %253(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %254 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %254(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %255 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %255(i32 noundef 214748000) #4
  %inc = add nuw nsw i32 %retries.0227, 1
  %exitcond.not = icmp eq i32 %inc, 5
  br i1 %exitcond.not, label %while.body.preheader.cleanup.sink.split_crit_edge, label %while.body.preheader.for.body_crit_edge

while.body.preheader.for.body_crit_edge:          ; preds = %while.body.preheader
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body

while.body.preheader.cleanup.sink.split_crit_edge: ; preds = %while.body.preheader
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %while.body.preheader.cleanup.sink.split_crit_edge, %while.body.preheader.i.cleanup.sink.split_crit_edge
  %256 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %257, ptr noundef nonnull @.str.31) #7
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %dw_pcie_readl_dbi.exit.cleanup_crit_edge, %dw_pcie_readl_ob_unroll.exit.i.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_prog_ep_outbound_atu(ptr noundef %pci, i8 noundef zeroext %func_no, i32 noundef %index, i32 noundef %type, i64 noundef %cpu_addr, i64 noundef %pci_addr, i64 noundef %size) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  tail call fastcc void @__dw_pcie_prog_outbound_atu(ptr noundef %pci, i8 noundef zeroext %func_no, i32 noundef %index, i32 noundef %type, i64 noundef %cpu_addr, i64 noundef %pci_addr, i64 noundef %size)
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_prog_inbound_atu(ptr noundef %pci, i8 noundef zeroext %func_no, i32 noundef %index, i32 noundef %bar, i64 noundef %cpu_addr, i32 noundef %as_type) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %iatu_unroll_enabled = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 14
  %0 = ptrtoint ptr %iatu_unroll_enabled to i32
  call void @__asan_load1_noabort(i32 %0)
  %bf.load = load i8, ptr %iatu_unroll_enabled, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %bf.load)
  %bf.cast.not = icmp sgt i8 %bf.load, -1
  br i1 %bf.cast.not, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %conv.i = trunc i64 %cpu_addr to i32
  %shl.i.i = shl i32 %index, 9
  %or.i.i = or i32 %shl.i.i, 256
  %add.i.i = or i32 %shl.i.i, 276
  %ops.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %1 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i.i = icmp eq ptr %2, null
  br i1 %tobool.not.i.i.i, label %if.then.if.end.i.i.i_crit_edge, label %land.lhs.true.i.i.i

if.then.if.end.i.i.i_crit_edge:                   ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i

land.lhs.true.i.i.i:                              ; preds = %if.then
  %write_dbi.i.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %2, i32 0, i32 2
  %3 = ptrtoint ptr %write_dbi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %write_dbi.i.i.i, align 4
  %tobool2.not.i.i.i = icmp eq ptr %4, null
  br i1 %tobool2.not.i.i.i, label %land.lhs.true.i.i.i.if.end.i.i.i_crit_edge, label %if.then.i.i.i

land.lhs.true.i.i.i.if.end.i.i.i_crit_edge:       ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %5 = ptrtoint ptr %atu_base.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %atu_base.i.i.i, align 4
  tail call void %4(ptr noundef %pci, ptr noundef %6, i32 noundef %add.i.i, i32 noundef 4, i32 noundef %conv.i) #4
  br label %dw_pcie_writel_ib_unroll.exit.i

if.end.i.i.i:                                     ; preds = %land.lhs.true.i.i.i.if.end.i.i.i_crit_edge, %if.then.if.end.i.i.i_crit_edge
  %atu_base5.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %7 = ptrtoint ptr %atu_base5.i.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %atu_base5.i.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %8, i32 %add.i.i
  %9 = ptrtoint ptr %add.ptr.i.i.i to i32
  %and.i.i.i.i = and i32 %9, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i.i)
  %cmp.i.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.i.i.i, label %dw_pcie_write.exit.thread.i.i.i, label %do.end.i.i.i

dw_pcie_write.exit.thread.i.i.i:                  ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %10 = tail call i32 @llvm.bswap.i32(i32 %conv.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i, i32 %10) #4, !srcloc !116
  br label %dw_pcie_writel_ib_unroll.exit.i

do.end.i.i.i:                                     ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %11 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %12, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ib_unroll.exit.i

dw_pcie_writel_ib_unroll.exit.i:                  ; preds = %do.end.i.i.i, %dw_pcie_write.exit.thread.i.i.i, %if.then.i.i.i
  %shr.i = lshr i64 %cpu_addr, 32
  %conv2.i = trunc i64 %shr.i to i32
  %add.i25.i = or i32 %shl.i.i, 280
  %13 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i27.i = icmp eq ptr %14, null
  br i1 %tobool.not.i.i27.i, label %dw_pcie_writel_ib_unroll.exit.i.if.end.i.i37.i_crit_edge, label %land.lhs.true.i.i30.i

dw_pcie_writel_ib_unroll.exit.i.if.end.i.i37.i_crit_edge: ; preds = %dw_pcie_writel_ib_unroll.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i37.i

land.lhs.true.i.i30.i:                            ; preds = %dw_pcie_writel_ib_unroll.exit.i
  %write_dbi.i.i28.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %14, i32 0, i32 2
  %15 = ptrtoint ptr %write_dbi.i.i28.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %write_dbi.i.i28.i, align 4
  %tobool2.not.i.i29.i = icmp eq ptr %16, null
  br i1 %tobool2.not.i.i29.i, label %land.lhs.true.i.i30.i.if.end.i.i37.i_crit_edge, label %if.then.i.i32.i

land.lhs.true.i.i30.i.if.end.i.i37.i_crit_edge:   ; preds = %land.lhs.true.i.i30.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i37.i

if.then.i.i32.i:                                  ; preds = %land.lhs.true.i.i30.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i31.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %17 = ptrtoint ptr %atu_base.i.i31.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %atu_base.i.i31.i, align 4
  tail call void %16(ptr noundef %pci, ptr noundef %18, i32 noundef %add.i25.i, i32 noundef 4, i32 noundef %conv2.i) #4
  br label %dw_pcie_writel_ib_unroll.exit40.i

if.end.i.i37.i:                                   ; preds = %land.lhs.true.i.i30.i.if.end.i.i37.i_crit_edge, %dw_pcie_writel_ib_unroll.exit.i.if.end.i.i37.i_crit_edge
  %atu_base5.i.i33.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %19 = ptrtoint ptr %atu_base5.i.i33.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %atu_base5.i.i33.i, align 4
  %add.ptr.i.i34.i = getelementptr i8, ptr %20, i32 %add.i25.i
  %21 = ptrtoint ptr %add.ptr.i.i34.i to i32
  %and.i.i.i35.i = and i32 %21, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i35.i)
  %cmp.i.i.i36.i = icmp eq i32 %and.i.i.i35.i, 0
  br i1 %cmp.i.i.i36.i, label %dw_pcie_write.exit.thread.i.i38.i, label %do.end.i.i39.i

dw_pcie_write.exit.thread.i.i38.i:                ; preds = %if.end.i.i37.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %22 = tail call i32 @llvm.bswap.i32(i32 %conv2.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i34.i, i32 %22) #4, !srcloc !116
  br label %dw_pcie_writel_ib_unroll.exit40.i

do.end.i.i39.i:                                   ; preds = %if.end.i.i37.i
  call void @__sanitizer_cov_trace_pc() #6
  %23 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %24, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ib_unroll.exit40.i

dw_pcie_writel_ib_unroll.exit40.i:                ; preds = %do.end.i.i39.i, %dw_pcie_write.exit.thread.i.i38.i, %if.then.i.i32.i
  %25 = zext i32 %as_type to i64
  call void @__sanitizer_cov_trace_switch(i64 %25, ptr @__sancov_gen_cov_switch_values.43)
  switch i32 %as_type, label %dw_pcie_writel_ib_unroll.exit40.i.cleanup_crit_edge [
    i32 1, label %dw_pcie_writel_ib_unroll.exit40.i.sw.epilog.i_crit_edge
    i32 2, label %sw.bb3.i
  ]

dw_pcie_writel_ib_unroll.exit40.i.sw.epilog.i_crit_edge: ; preds = %dw_pcie_writel_ib_unroll.exit40.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog.i

dw_pcie_writel_ib_unroll.exit40.i.cleanup_crit_edge: ; preds = %dw_pcie_writel_ib_unroll.exit40.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

sw.bb3.i:                                         ; preds = %dw_pcie_writel_ib_unroll.exit40.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog.i

sw.epilog.i:                                      ; preds = %sw.bb3.i, %dw_pcie_writel_ib_unroll.exit40.i.sw.epilog.i_crit_edge
  %type.0.i = phi i32 [ 2, %sw.bb3.i ], [ 0, %dw_pcie_writel_ib_unroll.exit40.i.sw.epilog.i_crit_edge ]
  %conv4.i = zext i8 %func_no to i32
  %shl.i = shl nuw nsw i32 %conv4.i, 20
  %or.i = or i32 %type.0.i, %shl.i
  %26 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i44.i = icmp eq ptr %27, null
  br i1 %tobool.not.i.i44.i, label %sw.epilog.i.if.end.i.i54.i_crit_edge, label %land.lhs.true.i.i47.i

sw.epilog.i.if.end.i.i54.i_crit_edge:             ; preds = %sw.epilog.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i54.i

land.lhs.true.i.i47.i:                            ; preds = %sw.epilog.i
  %write_dbi.i.i45.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %27, i32 0, i32 2
  %28 = ptrtoint ptr %write_dbi.i.i45.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %write_dbi.i.i45.i, align 4
  %tobool2.not.i.i46.i = icmp eq ptr %29, null
  br i1 %tobool2.not.i.i46.i, label %land.lhs.true.i.i47.i.if.end.i.i54.i_crit_edge, label %if.then.i.i49.i

land.lhs.true.i.i47.i.if.end.i.i54.i_crit_edge:   ; preds = %land.lhs.true.i.i47.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i54.i

if.then.i.i49.i:                                  ; preds = %land.lhs.true.i.i47.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i48.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %30 = ptrtoint ptr %atu_base.i.i48.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %atu_base.i.i48.i, align 4
  tail call void %29(ptr noundef %pci, ptr noundef %31, i32 noundef %or.i.i, i32 noundef 4, i32 noundef %or.i) #4
  br label %dw_pcie_writel_ib_unroll.exit57.i

if.end.i.i54.i:                                   ; preds = %land.lhs.true.i.i47.i.if.end.i.i54.i_crit_edge, %sw.epilog.i.if.end.i.i54.i_crit_edge
  %atu_base5.i.i50.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %32 = ptrtoint ptr %atu_base5.i.i50.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %atu_base5.i.i50.i, align 4
  %add.ptr.i.i51.i = getelementptr i8, ptr %33, i32 %or.i.i
  %34 = ptrtoint ptr %add.ptr.i.i51.i to i32
  %and.i.i.i52.i = and i32 %34, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i52.i)
  %cmp.i.i.i53.i = icmp eq i32 %and.i.i.i52.i, 0
  br i1 %cmp.i.i.i53.i, label %dw_pcie_write.exit.thread.i.i55.i, label %do.end.i.i56.i

dw_pcie_write.exit.thread.i.i55.i:                ; preds = %if.end.i.i54.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %35 = tail call i32 @llvm.bswap.i32(i32 %or.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i51.i, i32 %35) #4, !srcloc !116
  br label %dw_pcie_writel_ib_unroll.exit57.i

do.end.i.i56.i:                                   ; preds = %if.end.i.i54.i
  call void @__sanitizer_cov_trace_pc() #6
  %36 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %37, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ib_unroll.exit57.i

dw_pcie_writel_ib_unroll.exit57.i:                ; preds = %do.end.i.i56.i, %dw_pcie_write.exit.thread.i.i55.i, %if.then.i.i49.i
  %shl5.i = shl i32 %bar, 8
  %or6.i = or i32 %shl5.i, -1073217536
  %add.i60.i = or i32 %shl.i.i, 260
  %38 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i62.i = icmp eq ptr %39, null
  br i1 %tobool.not.i.i62.i, label %dw_pcie_writel_ib_unroll.exit57.i.if.end.i.i72.i_crit_edge, label %land.lhs.true.i.i65.i

dw_pcie_writel_ib_unroll.exit57.i.if.end.i.i72.i_crit_edge: ; preds = %dw_pcie_writel_ib_unroll.exit57.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i72.i

land.lhs.true.i.i65.i:                            ; preds = %dw_pcie_writel_ib_unroll.exit57.i
  %write_dbi.i.i63.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %39, i32 0, i32 2
  %40 = ptrtoint ptr %write_dbi.i.i63.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %write_dbi.i.i63.i, align 4
  %tobool2.not.i.i64.i = icmp eq ptr %41, null
  br i1 %tobool2.not.i.i64.i, label %land.lhs.true.i.i65.i.if.end.i.i72.i_crit_edge, label %if.then.i.i67.i

land.lhs.true.i.i65.i.if.end.i.i72.i_crit_edge:   ; preds = %land.lhs.true.i.i65.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i72.i

if.then.i.i67.i:                                  ; preds = %land.lhs.true.i.i65.i
  call void @__sanitizer_cov_trace_pc() #6
  %atu_base.i.i66.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %42 = ptrtoint ptr %atu_base.i.i66.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %atu_base.i.i66.i, align 4
  tail call void %41(ptr noundef %pci, ptr noundef %43, i32 noundef %add.i60.i, i32 noundef 4, i32 noundef %or6.i) #4
  br label %dw_pcie_writel_ib_unroll.exit75.i

if.end.i.i72.i:                                   ; preds = %land.lhs.true.i.i65.i.if.end.i.i72.i_crit_edge, %dw_pcie_writel_ib_unroll.exit57.i.if.end.i.i72.i_crit_edge
  %atu_base5.i.i68.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %44 = ptrtoint ptr %atu_base5.i.i68.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %atu_base5.i.i68.i, align 4
  %add.ptr.i.i69.i = getelementptr i8, ptr %45, i32 %add.i60.i
  %46 = ptrtoint ptr %add.ptr.i.i69.i to i32
  %and.i.i.i70.i = and i32 %46, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i70.i)
  %cmp.i.i.i71.i = icmp eq i32 %and.i.i.i70.i, 0
  br i1 %cmp.i.i.i71.i, label %dw_pcie_write.exit.thread.i.i73.i, label %do.end.i.i74.i

dw_pcie_write.exit.thread.i.i73.i:                ; preds = %if.end.i.i72.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %47 = tail call i32 @llvm.bswap.i32(i32 %or6.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i69.i, i32 %47) #4, !srcloc !116
  br label %dw_pcie_writel_ib_unroll.exit75.i

do.end.i.i74.i:                                   ; preds = %if.end.i.i72.i
  call void @__sanitizer_cov_trace_pc() #6
  %48 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %49, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ib_unroll.exit75.i

dw_pcie_writel_ib_unroll.exit75.i:                ; preds = %do.end.i.i74.i, %dw_pcie_write.exit.thread.i.i73.i, %if.then.i.i67.i
  %atu_base.i.i83.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  br label %for.body.i

for.body.i:                                       ; preds = %while.body.preheader.i.for.body.i_crit_edge, %dw_pcie_writel_ib_unroll.exit75.i
  %retries.092.i = phi i32 [ 0, %dw_pcie_writel_ib_unroll.exit75.i ], [ %inc.i, %while.body.preheader.i.for.body.i_crit_edge ]
  %50 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i80.i = icmp eq ptr %51, null
  br i1 %tobool.not.i.i80.i, label %for.body.i.if.end.i.i89.i_crit_edge, label %land.lhs.true.i.i82.i

for.body.i.if.end.i.i89.i_crit_edge:              ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i89.i

land.lhs.true.i.i82.i:                            ; preds = %for.body.i
  %read_dbi.i.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %51, i32 0, i32 1
  %52 = ptrtoint ptr %read_dbi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %read_dbi.i.i.i, align 4
  %tobool2.not.i.i81.i = icmp eq ptr %53, null
  br i1 %tobool2.not.i.i81.i, label %land.lhs.true.i.i82.i.if.end.i.i89.i_crit_edge, label %if.then.i.i84.i

land.lhs.true.i.i82.i.if.end.i.i89.i_crit_edge:   ; preds = %land.lhs.true.i.i82.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i89.i

if.then.i.i84.i:                                  ; preds = %land.lhs.true.i.i82.i
  call void @__sanitizer_cov_trace_pc() #6
  %54 = ptrtoint ptr %atu_base.i.i83.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %atu_base.i.i83.i, align 4
  %call.i.i.i = tail call i32 %53(ptr noundef %pci, ptr noundef %55, i32 noundef %add.i60.i, i32 noundef 4) #4
  br label %dw_pcie_readl_ib_unroll.exit.i

if.end.i.i89.i:                                   ; preds = %land.lhs.true.i.i82.i.if.end.i.i89.i_crit_edge, %for.body.i.if.end.i.i89.i_crit_edge
  %56 = ptrtoint ptr %atu_base.i.i83.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %atu_base.i.i83.i, align 4
  %add.ptr.i.i86.i = getelementptr i8, ptr %57, i32 %add.i60.i
  %58 = ptrtoint ptr %add.ptr.i.i86.i to i32
  %and.i.i.i87.i = and i32 %58, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i87.i)
  %cmp.i.i.i88.i = icmp eq i32 %and.i.i.i87.i, 0
  br i1 %cmp.i.i.i88.i, label %dw_pcie_read.exit.thread.i.i.i, label %dw_pcie_readl_ib_unroll.exit.thread.i

dw_pcie_read.exit.thread.i.i.i:                   ; preds = %if.end.i.i89.i
  call void @__sanitizer_cov_trace_pc() #6
  %59 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i86.i) #4, !srcloc !111
  %60 = tail call i32 @llvm.bswap.i32(i32 %59) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_ib_unroll.exit.i

dw_pcie_readl_ib_unroll.exit.thread.i:            ; preds = %if.end.i.i89.i
  call void @__sanitizer_cov_trace_pc() #6
  %61 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %62, ptr noundef nonnull @.str.36) #7
  br label %while.body.preheader.i

dw_pcie_readl_ib_unroll.exit.i:                   ; preds = %dw_pcie_read.exit.thread.i.i.i, %if.then.i.i84.i
  %retval.0.i.i.i = phi i32 [ %call.i.i.i, %if.then.i.i84.i ], [ %60, %dw_pcie_read.exit.thread.i.i.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %retval.0.i.i.i)
  %tobool.not.i = icmp sgt i32 %retval.0.i.i.i, -1
  br i1 %tobool.not.i, label %dw_pcie_readl_ib_unroll.exit.i.while.body.preheader.i_crit_edge, label %dw_pcie_readl_ib_unroll.exit.i.cleanup_crit_edge

dw_pcie_readl_ib_unroll.exit.i.cleanup_crit_edge: ; preds = %dw_pcie_readl_ib_unroll.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

dw_pcie_readl_ib_unroll.exit.i.while.body.preheader.i_crit_edge: ; preds = %dw_pcie_readl_ib_unroll.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %while.body.preheader.i

while.body.preheader.i:                           ; preds = %dw_pcie_readl_ib_unroll.exit.i.while.body.preheader.i_crit_edge, %dw_pcie_readl_ib_unroll.exit.thread.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %63 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %63(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %64 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %64(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %65 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %65(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %66 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %66(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %67 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %67(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %68 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %68(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %69 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %69(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %70 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %70(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %71 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %71(i32 noundef 214748000) #4
  %inc.i = add nuw nsw i32 %retries.092.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, 5
  br i1 %exitcond.not.i, label %while.body.preheader.i.cleanup.sink.split_crit_edge, label %while.body.preheader.i.for.body.i_crit_edge

while.body.preheader.i.for.body.i_crit_edge:      ; preds = %while.body.preheader.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body.i

while.body.preheader.i.cleanup.sink.split_crit_edge: ; preds = %while.body.preheader.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup.sink.split

if.end:                                           ; preds = %entry
  %or = or i32 %index, -2147483648
  %ops.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %72 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i = icmp eq ptr %73, null
  br i1 %tobool.not.i.i, label %if.end.if.end.i.i_crit_edge, label %land.lhs.true.i.i

if.end.if.end.i.i_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

land.lhs.true.i.i:                                ; preds = %if.end
  %write_dbi.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %73, i32 0, i32 2
  %74 = ptrtoint ptr %write_dbi.i.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %write_dbi.i.i, align 4
  %tobool2.not.i.i = icmp eq ptr %75, null
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.if.end.i.i_crit_edge, label %if.then.i.i

land.lhs.true.i.i.if.end.i.i_crit_edge:           ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

if.then.i.i:                                      ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %76 = ptrtoint ptr %dbi_base.i.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %dbi_base.i.i, align 4
  tail call void %75(ptr noundef %pci, ptr noundef %77, i32 noundef 2304, i32 noundef 4, i32 noundef %or) #4
  br label %dw_pcie_writel_dbi.exit

if.end.i.i:                                       ; preds = %land.lhs.true.i.i.if.end.i.i_crit_edge, %if.end.if.end.i.i_crit_edge
  %dbi_base5.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %78 = ptrtoint ptr %dbi_base5.i.i to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %dbi_base5.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %79, i32 2304
  %80 = ptrtoint ptr %add.ptr.i.i to i32
  %and.i.i.i = and i32 %80, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %cmp.i.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.i.i, label %if.end.i.i.i31, label %do.end.i.i

if.end.i.i.i31:                                   ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %81 = tail call i32 @llvm.bswap.i32(i32 %or) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i, i32 %81) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit

do.end.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %82 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %83, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit

dw_pcie_writel_dbi.exit:                          ; preds = %do.end.i.i, %if.end.i.i.i31, %if.then.i.i
  %conv = trunc i64 %cpu_addr to i32
  %84 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i33 = icmp eq ptr %85, null
  br i1 %tobool.not.i.i33, label %dw_pcie_writel_dbi.exit.if.end.i.i43_crit_edge, label %land.lhs.true.i.i36

dw_pcie_writel_dbi.exit.if.end.i.i43_crit_edge:   ; preds = %dw_pcie_writel_dbi.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i43

land.lhs.true.i.i36:                              ; preds = %dw_pcie_writel_dbi.exit
  %write_dbi.i.i34 = getelementptr inbounds %struct.dw_pcie_ops, ptr %85, i32 0, i32 2
  %86 = ptrtoint ptr %write_dbi.i.i34 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %write_dbi.i.i34, align 4
  %tobool2.not.i.i35 = icmp eq ptr %87, null
  br i1 %tobool2.not.i.i35, label %land.lhs.true.i.i36.if.end.i.i43_crit_edge, label %if.then.i.i38

land.lhs.true.i.i36.if.end.i.i43_crit_edge:       ; preds = %land.lhs.true.i.i36
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i43

if.then.i.i38:                                    ; preds = %land.lhs.true.i.i36
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i37 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %88 = ptrtoint ptr %dbi_base.i.i37 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %dbi_base.i.i37, align 4
  tail call void %87(ptr noundef %pci, ptr noundef %89, i32 noundef 2328, i32 noundef 4, i32 noundef %conv) #4
  br label %dw_pcie_writel_dbi.exit46

if.end.i.i43:                                     ; preds = %land.lhs.true.i.i36.if.end.i.i43_crit_edge, %dw_pcie_writel_dbi.exit.if.end.i.i43_crit_edge
  %dbi_base5.i.i39 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %90 = ptrtoint ptr %dbi_base5.i.i39 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %dbi_base5.i.i39, align 4
  %add.ptr.i.i40 = getelementptr i8, ptr %91, i32 2328
  %92 = ptrtoint ptr %add.ptr.i.i40 to i32
  %and.i.i.i41 = and i32 %92, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i41)
  %cmp.i.i.i42 = icmp eq i32 %and.i.i.i41, 0
  br i1 %cmp.i.i.i42, label %if.end.i.i.i44, label %do.end.i.i45

if.end.i.i.i44:                                   ; preds = %if.end.i.i43
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %93 = tail call i32 @llvm.bswap.i32(i32 %conv) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i40, i32 %93) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit46

do.end.i.i45:                                     ; preds = %if.end.i.i43
  call void @__sanitizer_cov_trace_pc() #6
  %94 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %95, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit46

dw_pcie_writel_dbi.exit46:                        ; preds = %do.end.i.i45, %if.end.i.i.i44, %if.then.i.i38
  %shr = lshr i64 %cpu_addr, 32
  %conv2 = trunc i64 %shr to i32
  %96 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i48 = icmp eq ptr %97, null
  br i1 %tobool.not.i.i48, label %dw_pcie_writel_dbi.exit46.if.end.i.i58_crit_edge, label %land.lhs.true.i.i51

dw_pcie_writel_dbi.exit46.if.end.i.i58_crit_edge: ; preds = %dw_pcie_writel_dbi.exit46
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i58

land.lhs.true.i.i51:                              ; preds = %dw_pcie_writel_dbi.exit46
  %write_dbi.i.i49 = getelementptr inbounds %struct.dw_pcie_ops, ptr %97, i32 0, i32 2
  %98 = ptrtoint ptr %write_dbi.i.i49 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %write_dbi.i.i49, align 4
  %tobool2.not.i.i50 = icmp eq ptr %99, null
  br i1 %tobool2.not.i.i50, label %land.lhs.true.i.i51.if.end.i.i58_crit_edge, label %if.then.i.i53

land.lhs.true.i.i51.if.end.i.i58_crit_edge:       ; preds = %land.lhs.true.i.i51
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i58

if.then.i.i53:                                    ; preds = %land.lhs.true.i.i51
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i52 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %100 = ptrtoint ptr %dbi_base.i.i52 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %dbi_base.i.i52, align 4
  tail call void %99(ptr noundef %pci, ptr noundef %101, i32 noundef 2332, i32 noundef 4, i32 noundef %conv2) #4
  br label %dw_pcie_writel_dbi.exit61

if.end.i.i58:                                     ; preds = %land.lhs.true.i.i51.if.end.i.i58_crit_edge, %dw_pcie_writel_dbi.exit46.if.end.i.i58_crit_edge
  %dbi_base5.i.i54 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %102 = ptrtoint ptr %dbi_base5.i.i54 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %dbi_base5.i.i54, align 4
  %add.ptr.i.i55 = getelementptr i8, ptr %103, i32 2332
  %104 = ptrtoint ptr %add.ptr.i.i55 to i32
  %and.i.i.i56 = and i32 %104, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i56)
  %cmp.i.i.i57 = icmp eq i32 %and.i.i.i56, 0
  br i1 %cmp.i.i.i57, label %if.end.i.i.i59, label %do.end.i.i60

if.end.i.i.i59:                                   ; preds = %if.end.i.i58
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %105 = tail call i32 @llvm.bswap.i32(i32 %conv2) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i55, i32 %105) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit61

do.end.i.i60:                                     ; preds = %if.end.i.i58
  call void @__sanitizer_cov_trace_pc() #6
  %106 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %107, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit61

dw_pcie_writel_dbi.exit61:                        ; preds = %do.end.i.i60, %if.end.i.i.i59, %if.then.i.i53
  %108 = zext i32 %as_type to i64
  call void @__sanitizer_cov_trace_switch(i64 %108, ptr @__sancov_gen_cov_switch_values.44)
  switch i32 %as_type, label %dw_pcie_writel_dbi.exit61.cleanup_crit_edge [
    i32 1, label %dw_pcie_writel_dbi.exit61.sw.epilog_crit_edge
    i32 2, label %sw.bb3
  ]

dw_pcie_writel_dbi.exit61.sw.epilog_crit_edge:    ; preds = %dw_pcie_writel_dbi.exit61
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog

dw_pcie_writel_dbi.exit61.cleanup_crit_edge:      ; preds = %dw_pcie_writel_dbi.exit61
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

sw.bb3:                                           ; preds = %dw_pcie_writel_dbi.exit61
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb3, %dw_pcie_writel_dbi.exit61.sw.epilog_crit_edge
  %type.0 = phi i32 [ 2, %sw.bb3 ], [ 0, %dw_pcie_writel_dbi.exit61.sw.epilog_crit_edge ]
  %conv4 = zext i8 %func_no to i32
  %shl = shl nuw nsw i32 %conv4, 20
  %or5 = or i32 %type.0, %shl
  %109 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i63 = icmp eq ptr %110, null
  br i1 %tobool.not.i.i63, label %sw.epilog.if.end.i.i73_crit_edge, label %land.lhs.true.i.i66

sw.epilog.if.end.i.i73_crit_edge:                 ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i73

land.lhs.true.i.i66:                              ; preds = %sw.epilog
  %write_dbi.i.i64 = getelementptr inbounds %struct.dw_pcie_ops, ptr %110, i32 0, i32 2
  %111 = ptrtoint ptr %write_dbi.i.i64 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %write_dbi.i.i64, align 4
  %tobool2.not.i.i65 = icmp eq ptr %112, null
  br i1 %tobool2.not.i.i65, label %land.lhs.true.i.i66.if.end.i.i73_crit_edge, label %if.then.i.i68

land.lhs.true.i.i66.if.end.i.i73_crit_edge:       ; preds = %land.lhs.true.i.i66
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i73

if.then.i.i68:                                    ; preds = %land.lhs.true.i.i66
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i67 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %113 = ptrtoint ptr %dbi_base.i.i67 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %dbi_base.i.i67, align 4
  tail call void %112(ptr noundef %pci, ptr noundef %114, i32 noundef 2308, i32 noundef 4, i32 noundef %or5) #4
  br label %dw_pcie_writel_dbi.exit76

if.end.i.i73:                                     ; preds = %land.lhs.true.i.i66.if.end.i.i73_crit_edge, %sw.epilog.if.end.i.i73_crit_edge
  %dbi_base5.i.i69 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %115 = ptrtoint ptr %dbi_base5.i.i69 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load ptr, ptr %dbi_base5.i.i69, align 4
  %add.ptr.i.i70 = getelementptr i8, ptr %116, i32 2308
  %117 = ptrtoint ptr %add.ptr.i.i70 to i32
  %and.i.i.i71 = and i32 %117, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i71)
  %cmp.i.i.i72 = icmp eq i32 %and.i.i.i71, 0
  br i1 %cmp.i.i.i72, label %if.end.i.i.i74, label %do.end.i.i75

if.end.i.i.i74:                                   ; preds = %if.end.i.i73
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %118 = tail call i32 @llvm.bswap.i32(i32 %or5) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i70, i32 %118) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit76

do.end.i.i75:                                     ; preds = %if.end.i.i73
  call void @__sanitizer_cov_trace_pc() #6
  %119 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %120, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit76

dw_pcie_writel_dbi.exit76:                        ; preds = %do.end.i.i75, %if.end.i.i.i74, %if.then.i.i68
  %shl6 = shl i32 %bar, 8
  %or7 = or i32 %shl6, -1073217536
  %121 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i78 = icmp eq ptr %122, null
  br i1 %tobool.not.i.i78, label %dw_pcie_writel_dbi.exit76.if.end.i.i88_crit_edge, label %land.lhs.true.i.i81

dw_pcie_writel_dbi.exit76.if.end.i.i88_crit_edge: ; preds = %dw_pcie_writel_dbi.exit76
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i88

land.lhs.true.i.i81:                              ; preds = %dw_pcie_writel_dbi.exit76
  %write_dbi.i.i79 = getelementptr inbounds %struct.dw_pcie_ops, ptr %122, i32 0, i32 2
  %123 = ptrtoint ptr %write_dbi.i.i79 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %write_dbi.i.i79, align 4
  %tobool2.not.i.i80 = icmp eq ptr %124, null
  br i1 %tobool2.not.i.i80, label %land.lhs.true.i.i81.if.end.i.i88_crit_edge, label %if.then.i.i83

land.lhs.true.i.i81.if.end.i.i88_crit_edge:       ; preds = %land.lhs.true.i.i81
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i88

if.then.i.i83:                                    ; preds = %land.lhs.true.i.i81
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i82 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %125 = ptrtoint ptr %dbi_base.i.i82 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %dbi_base.i.i82, align 4
  tail call void %124(ptr noundef %pci, ptr noundef %126, i32 noundef 2312, i32 noundef 4, i32 noundef %or7) #4
  br label %dw_pcie_writel_dbi.exit91

if.end.i.i88:                                     ; preds = %land.lhs.true.i.i81.if.end.i.i88_crit_edge, %dw_pcie_writel_dbi.exit76.if.end.i.i88_crit_edge
  %dbi_base5.i.i84 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %127 = ptrtoint ptr %dbi_base5.i.i84 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %dbi_base5.i.i84, align 4
  %add.ptr.i.i85 = getelementptr i8, ptr %128, i32 2312
  %129 = ptrtoint ptr %add.ptr.i.i85 to i32
  %and.i.i.i86 = and i32 %129, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i86)
  %cmp.i.i.i87 = icmp eq i32 %and.i.i.i86, 0
  br i1 %cmp.i.i.i87, label %if.end.i.i.i89, label %do.end.i.i90

if.end.i.i.i89:                                   ; preds = %if.end.i.i88
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %130 = tail call i32 @llvm.bswap.i32(i32 %or7) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i85, i32 %130) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit91

do.end.i.i90:                                     ; preds = %if.end.i.i88
  call void @__sanitizer_cov_trace_pc() #6
  %131 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %132, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit91

dw_pcie_writel_dbi.exit91:                        ; preds = %do.end.i.i90, %if.end.i.i.i89, %if.then.i.i83
  %dbi_base.i.i96 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  br label %for.body

for.body:                                         ; preds = %while.body.preheader.for.body_crit_edge, %dw_pcie_writel_dbi.exit91
  %retries.0107 = phi i32 [ 0, %dw_pcie_writel_dbi.exit91 ], [ %inc, %while.body.preheader.for.body_crit_edge ]
  %133 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i93 = icmp eq ptr %134, null
  br i1 %tobool.not.i.i93, label %for.body.if.end.i.i102_crit_edge, label %land.lhs.true.i.i95

for.body.if.end.i.i102_crit_edge:                 ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i102

land.lhs.true.i.i95:                              ; preds = %for.body
  %read_dbi.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %134, i32 0, i32 1
  %135 = ptrtoint ptr %read_dbi.i.i to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load ptr, ptr %read_dbi.i.i, align 4
  %tobool2.not.i.i94 = icmp eq ptr %136, null
  br i1 %tobool2.not.i.i94, label %land.lhs.true.i.i95.if.end.i.i102_crit_edge, label %if.then.i.i97

land.lhs.true.i.i95.if.end.i.i102_crit_edge:      ; preds = %land.lhs.true.i.i95
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i102

if.then.i.i97:                                    ; preds = %land.lhs.true.i.i95
  call void @__sanitizer_cov_trace_pc() #6
  %137 = ptrtoint ptr %dbi_base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load ptr, ptr %dbi_base.i.i96, align 4
  %call.i.i = tail call i32 %136(ptr noundef %pci, ptr noundef %138, i32 noundef 2312, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit

if.end.i.i102:                                    ; preds = %land.lhs.true.i.i95.if.end.i.i102_crit_edge, %for.body.if.end.i.i102_crit_edge
  %139 = ptrtoint ptr %dbi_base.i.i96 to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load ptr, ptr %dbi_base.i.i96, align 4
  %add.ptr.i.i99 = getelementptr i8, ptr %140, i32 2312
  %141 = ptrtoint ptr %add.ptr.i.i99 to i32
  %and.i.i.i100 = and i32 %141, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i100)
  %cmp.i.i.i101 = icmp eq i32 %and.i.i.i100, 0
  br i1 %cmp.i.i.i101, label %if.end.i.i.i103, label %dw_pcie_readl_dbi.exit.thread

if.end.i.i.i103:                                  ; preds = %if.end.i.i102
  call void @__sanitizer_cov_trace_pc() #6
  %142 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i99) #4, !srcloc !111
  %143 = tail call i32 @llvm.bswap.i32(i32 %142) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit

dw_pcie_readl_dbi.exit.thread:                    ; preds = %if.end.i.i102
  call void @__sanitizer_cov_trace_pc() #6
  %144 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %145, ptr noundef nonnull @.str) #7
  br label %while.body.preheader

dw_pcie_readl_dbi.exit:                           ; preds = %if.end.i.i.i103, %if.then.i.i97
  %retval.0.i.i = phi i32 [ %call.i.i, %if.then.i.i97 ], [ %143, %if.end.i.i.i103 ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %retval.0.i.i)
  %tobool.not = icmp sgt i32 %retval.0.i.i, -1
  br i1 %tobool.not, label %dw_pcie_readl_dbi.exit.while.body.preheader_crit_edge, label %dw_pcie_readl_dbi.exit.cleanup_crit_edge

dw_pcie_readl_dbi.exit.cleanup_crit_edge:         ; preds = %dw_pcie_readl_dbi.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

dw_pcie_readl_dbi.exit.while.body.preheader_crit_edge: ; preds = %dw_pcie_readl_dbi.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %while.body.preheader

while.body.preheader:                             ; preds = %dw_pcie_readl_dbi.exit.while.body.preheader_crit_edge, %dw_pcie_readl_dbi.exit.thread
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %146 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %146(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %147 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %147(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %148 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %148(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %149 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %149(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %150 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %150(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %151 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %151(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %152 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %152(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %153 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %153(i32 noundef 214748000) #4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %154 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %154(i32 noundef 214748000) #4
  %inc = add nuw nsw i32 %retries.0107, 1
  %exitcond.not = icmp eq i32 %inc, 5
  br i1 %exitcond.not, label %while.body.preheader.cleanup.sink.split_crit_edge, label %while.body.preheader.for.body_crit_edge

while.body.preheader.for.body_crit_edge:          ; preds = %while.body.preheader
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body

while.body.preheader.cleanup.sink.split_crit_edge: ; preds = %while.body.preheader
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup.sink.split

cleanup.sink.split:                               ; preds = %while.body.preheader.cleanup.sink.split_crit_edge, %while.body.preheader.i.cleanup.sink.split_crit_edge
  %155 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %156, ptr noundef nonnull @.str.9) #7
  br label %cleanup

cleanup:                                          ; preds = %cleanup.sink.split, %dw_pcie_readl_dbi.exit.cleanup_crit_edge, %dw_pcie_writel_dbi.exit61.cleanup_crit_edge, %dw_pcie_readl_ib_unroll.exit.i.cleanup_crit_edge, %dw_pcie_writel_ib_unroll.exit40.i.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %dw_pcie_writel_dbi.exit61.cleanup_crit_edge ], [ -22, %dw_pcie_writel_ib_unroll.exit40.i.cleanup_crit_edge ], [ -16, %cleanup.sink.split ], [ 0, %dw_pcie_readl_dbi.exit.cleanup_crit_edge ], [ 0, %dw_pcie_readl_ib_unroll.exit.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_disable_atu(ptr noundef %pci, i32 noundef %index, i32 noundef %type) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values.45)
  switch i32 %type, label %entry.cleanup_crit_edge [
    i32 1, label %entry.sw.epilog_crit_edge
    i32 2, label %sw.bb1
  ]

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

sw.bb1:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb1, %entry.sw.epilog_crit_edge
  %region.0 = phi i32 [ 0, %sw.bb1 ], [ -2147483648, %entry.sw.epilog_crit_edge ]
  %or = or i32 %region.0, %index
  %ops.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %1 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i = icmp eq ptr %2, null
  br i1 %tobool.not.i.i, label %sw.epilog.if.end.i.i_crit_edge, label %land.lhs.true.i.i

sw.epilog.if.end.i.i_crit_edge:                   ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

land.lhs.true.i.i:                                ; preds = %sw.epilog
  %write_dbi.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %2, i32 0, i32 2
  %3 = ptrtoint ptr %write_dbi.i.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %write_dbi.i.i, align 4
  %tobool2.not.i.i = icmp eq ptr %4, null
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.if.end.i.i_crit_edge, label %if.then.i.i

land.lhs.true.i.i.if.end.i.i_crit_edge:           ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

if.then.i.i:                                      ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %5 = ptrtoint ptr %dbi_base.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %dbi_base.i.i, align 4
  tail call void %4(ptr noundef %pci, ptr noundef %6, i32 noundef 2304, i32 noundef 4, i32 noundef %or) #4
  br label %dw_pcie_writel_dbi.exit

if.end.i.i:                                       ; preds = %land.lhs.true.i.i.if.end.i.i_crit_edge, %sw.epilog.if.end.i.i_crit_edge
  %dbi_base5.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %7 = ptrtoint ptr %dbi_base5.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %dbi_base5.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %8, i32 2304
  %9 = ptrtoint ptr %add.ptr.i.i to i32
  %and.i.i.i = and i32 %9, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %cmp.i.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.i.i, label %if.end.i.i.i, label %do.end.i.i

if.end.i.i.i:                                     ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %10 = tail call i32 @llvm.bswap.i32(i32 %or) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i, i32 %10) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit

do.end.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %11 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %12, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit

dw_pcie_writel_dbi.exit:                          ; preds = %do.end.i.i, %if.end.i.i.i, %if.then.i.i
  %13 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i4 = icmp eq ptr %14, null
  br i1 %tobool.not.i.i4, label %dw_pcie_writel_dbi.exit.if.end.i.i14_crit_edge, label %land.lhs.true.i.i7

dw_pcie_writel_dbi.exit.if.end.i.i14_crit_edge:   ; preds = %dw_pcie_writel_dbi.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i14

land.lhs.true.i.i7:                               ; preds = %dw_pcie_writel_dbi.exit
  %write_dbi.i.i5 = getelementptr inbounds %struct.dw_pcie_ops, ptr %14, i32 0, i32 2
  %15 = ptrtoint ptr %write_dbi.i.i5 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %write_dbi.i.i5, align 4
  %tobool2.not.i.i6 = icmp eq ptr %16, null
  br i1 %tobool2.not.i.i6, label %land.lhs.true.i.i7.if.end.i.i14_crit_edge, label %if.then.i.i9

land.lhs.true.i.i7.if.end.i.i14_crit_edge:        ; preds = %land.lhs.true.i.i7
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i14

if.then.i.i9:                                     ; preds = %land.lhs.true.i.i7
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i8 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %17 = ptrtoint ptr %dbi_base.i.i8 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %dbi_base.i.i8, align 4
  tail call void %16(ptr noundef %pci, ptr noundef %18, i32 noundef 2312, i32 noundef 4, i32 noundef 2147483647) #4
  br label %cleanup

if.end.i.i14:                                     ; preds = %land.lhs.true.i.i7.if.end.i.i14_crit_edge, %dw_pcie_writel_dbi.exit.if.end.i.i14_crit_edge
  %dbi_base5.i.i10 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %19 = ptrtoint ptr %dbi_base5.i.i10 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %dbi_base5.i.i10, align 4
  %add.ptr.i.i11 = getelementptr i8, ptr %20, i32 2312
  %21 = ptrtoint ptr %add.ptr.i.i11 to i32
  %and.i.i.i12 = and i32 %21, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i12)
  %cmp.i.i.i13 = icmp eq i32 %and.i.i.i12, 0
  br i1 %cmp.i.i.i13, label %if.end.i.i.i15, label %do.end.i.i16

if.end.i.i.i15:                                   ; preds = %if.end.i.i14
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i11, i32 -129) #4, !srcloc !116
  br label %cleanup

do.end.i.i16:                                     ; preds = %if.end.i.i14
  call void @__sanitizer_cov_trace_pc() #6
  %22 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %23, ptr noundef nonnull @.str.5) #7
  br label %cleanup

cleanup:                                          ; preds = %do.end.i.i16, %if.end.i.i.i15, %if.then.i.i9, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_wait_for_link(ptr noundef %pci) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %ops.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %dbi_base.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  br label %for.body

for.body:                                         ; preds = %if.end.for.body_crit_edge, %entry
  %retries.010 = phi i32 [ 0, %entry ], [ %inc, %if.end.for.body_crit_edge ]
  %0 = ptrtoint ptr %ops.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops.i, align 8
  %tobool.not.i = icmp eq ptr %1, null
  br i1 %tobool.not.i, label %for.body.if.end.i_crit_edge, label %land.lhs.true.i

for.body.if.end.i_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %for.body
  %link_up.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %1, i32 0, i32 4
  %2 = ptrtoint ptr %link_up.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %link_up.i, align 4
  %tobool2.not.i = icmp eq ptr %3, null
  br i1 %tobool2.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i

if.then.i:                                        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #6
  %call.i = tail call i32 %3(ptr noundef %pci) #4
  br label %dw_pcie_link_up.exit

if.end.i:                                         ; preds = %land.lhs.true.i.if.end.i_crit_edge, %for.body.if.end.i_crit_edge
  %4 = ptrtoint ptr %dbi_base.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dbi_base.i, align 4
  %add.ptr.i = getelementptr i8, ptr %5, i32 1836
  %6 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i) #4, !srcloc !111
  %7 = tail call i32 @llvm.bswap.i32(i32 %6) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !121
  %and.i = and i32 %7, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool7.not.i = icmp eq i32 %and.i, 0
  %and8.i = lshr i32 %7, 29
  %and8.lobit.i = and i32 %and8.i, 1
  %8 = xor i32 %and8.lobit.i, 1
  br i1 %tobool7.not.i, label %if.end.i.if.end_crit_edge, label %if.end.i.dw_pcie_link_up.exit_crit_edge

if.end.i.dw_pcie_link_up.exit_crit_edge:          ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %dw_pcie_link_up.exit

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

dw_pcie_link_up.exit:                             ; preds = %if.end.i.dw_pcie_link_up.exit_crit_edge, %if.then.i
  %retval.0.i = phi i32 [ %call.i, %if.then.i ], [ %8, %if.end.i.dw_pcie_link_up.exit_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %retval.0.i)
  %tobool.not = icmp eq i32 %retval.0.i, 0
  br i1 %tobool.not, label %dw_pcie_link_up.exit.if.end_crit_edge, label %dw_pcie_link_up.exit.cleanup_crit_edge

dw_pcie_link_up.exit.cleanup_crit_edge:           ; preds = %dw_pcie_link_up.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

dw_pcie_link_up.exit.if.end_crit_edge:            ; preds = %dw_pcie_link_up.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

if.end:                                           ; preds = %dw_pcie_link_up.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge
  tail call void @usleep_range_state(i32 noundef 90000, i32 noundef 100000, i32 noundef 2) #4
  %inc = add nuw nsw i32 %retries.010, 1
  %exitcond.not = icmp eq i32 %inc, 10
  br i1 %exitcond.not, label %if.end.cleanup_crit_edge, label %if.end.for.body_crit_edge

if.end.for.body_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

cleanup:                                          ; preds = %if.end.cleanup_crit_edge, %dw_pcie_link_up.exit.cleanup_crit_edge
  %.str.15.sink = phi ptr [ @.str.11, %dw_pcie_link_up.exit.cleanup_crit_edge ], [ @.str.15, %if.end.cleanup_crit_edge ]
  %retval.0 = phi i32 [ 0, %dw_pcie_link_up.exit.cleanup_crit_edge ], [ -110, %if.end.cleanup_crit_edge ]
  %9 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %10, ptr noundef nonnull %.str.15.sink) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dw_pcie_link_up(ptr noundef %pci) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %ops = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %0 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops, align 8
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %land.lhs.true

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %link_up = getelementptr inbounds %struct.dw_pcie_ops, ptr %1, i32 0, i32 4
  %2 = ptrtoint ptr %link_up to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %link_up, align 4
  %tobool2.not = icmp eq ptr %3, null
  br i1 %tobool2.not, label %land.lhs.true.if.end_crit_edge, label %if.then

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  %call = tail call i32 %3(ptr noundef %pci) #4
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  %dbi_base = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %4 = ptrtoint ptr %dbi_base to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dbi_base, align 4
  %add.ptr = getelementptr i8, ptr %5, i32 1836
  %6 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr) #4, !srcloc !111
  %7 = tail call i32 @llvm.bswap.i32(i32 %6)
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !121
  %and = and i32 %7, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool7.not = icmp eq i32 %and, 0
  %and8 = lshr i32 %7, 29
  %and8.lobit = and i32 %and8, 1
  %8 = xor i32 %and8.lobit, 1
  %9 = select i1 %tobool7.not, i32 0, i32 %8
  br label %cleanup

cleanup:                                          ; preds = %if.end, %if.then
  %retval.0 = phi i32 [ %call, %if.then ], [ %9, %if.end ]
  ret i32 %retval.0
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_info(ptr noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_upconfig_setup(ptr noundef %pci) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %ops.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %0 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i = icmp eq ptr %1, null
  br i1 %tobool.not.i.i, label %entry.if.end.i.i_crit_edge, label %land.lhs.true.i.i

entry.if.end.i.i_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

land.lhs.true.i.i:                                ; preds = %entry
  %read_dbi.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %read_dbi.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %read_dbi.i.i, align 4
  %tobool2.not.i.i = icmp eq ptr %3, null
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.if.end.i.i_crit_edge, label %if.then.i.i

land.lhs.true.i.i.if.end.i.i_crit_edge:           ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

if.then.i.i:                                      ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %4 = ptrtoint ptr %dbi_base.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dbi_base.i.i, align 4
  %call.i.i = tail call i32 %3(ptr noundef %pci, ptr noundef %5, i32 noundef 2240, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit

if.end.i.i:                                       ; preds = %land.lhs.true.i.i.if.end.i.i_crit_edge, %entry.if.end.i.i_crit_edge
  %dbi_base5.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %6 = ptrtoint ptr %dbi_base5.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dbi_base5.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %7, i32 2240
  %8 = ptrtoint ptr %add.ptr.i.i to i32
  %and.i.i.i = and i32 %8, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %cmp.i.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.i.i, label %if.end.i.i.i, label %do.end.i.i

if.end.i.i.i:                                     ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %9 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #4, !srcloc !111
  %10 = tail call i32 @llvm.bswap.i32(i32 %9) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit

do.end.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %11 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %12, ptr noundef nonnull @.str) #7
  br label %dw_pcie_readl_dbi.exit

dw_pcie_readl_dbi.exit:                           ; preds = %do.end.i.i, %if.end.i.i.i, %if.then.i.i
  %retval.0.i.i = phi i32 [ %call.i.i, %if.then.i.i ], [ 0, %do.end.i.i ], [ %10, %if.end.i.i.i ]
  %or = or i32 %retval.0.i.i, 128
  %13 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i4 = icmp eq ptr %14, null
  br i1 %tobool.not.i.i4, label %dw_pcie_readl_dbi.exit.if.end.i.i13_crit_edge, label %land.lhs.true.i.i6

dw_pcie_readl_dbi.exit.if.end.i.i13_crit_edge:    ; preds = %dw_pcie_readl_dbi.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i13

land.lhs.true.i.i6:                               ; preds = %dw_pcie_readl_dbi.exit
  %write_dbi.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %14, i32 0, i32 2
  %15 = ptrtoint ptr %write_dbi.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %write_dbi.i.i, align 4
  %tobool2.not.i.i5 = icmp eq ptr %16, null
  br i1 %tobool2.not.i.i5, label %land.lhs.true.i.i6.if.end.i.i13_crit_edge, label %if.then.i.i8

land.lhs.true.i.i6.if.end.i.i13_crit_edge:        ; preds = %land.lhs.true.i.i6
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i13

if.then.i.i8:                                     ; preds = %land.lhs.true.i.i6
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i7 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %17 = ptrtoint ptr %dbi_base.i.i7 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %dbi_base.i.i7, align 4
  tail call void %16(ptr noundef %pci, ptr noundef %18, i32 noundef 2240, i32 noundef 4, i32 noundef %or) #4
  br label %dw_pcie_writel_dbi.exit

if.end.i.i13:                                     ; preds = %land.lhs.true.i.i6.if.end.i.i13_crit_edge, %dw_pcie_readl_dbi.exit.if.end.i.i13_crit_edge
  %dbi_base5.i.i9 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %19 = ptrtoint ptr %dbi_base5.i.i9 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %dbi_base5.i.i9, align 4
  %add.ptr.i.i10 = getelementptr i8, ptr %20, i32 2240
  %21 = ptrtoint ptr %add.ptr.i.i10 to i32
  %and.i.i.i11 = and i32 %21, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i11)
  %cmp.i.i.i12 = icmp eq i32 %and.i.i.i11, 0
  br i1 %cmp.i.i.i12, label %if.end.i.i.i14, label %do.end.i.i15

if.end.i.i.i14:                                   ; preds = %if.end.i.i13
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %22 = tail call i32 @llvm.bswap.i32(i32 %or) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i10, i32 %22) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit

do.end.i.i15:                                     ; preds = %if.end.i.i13
  call void @__sanitizer_cov_trace_pc() #6
  %23 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %24, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit

dw_pcie_writel_dbi.exit:                          ; preds = %do.end.i.i15, %if.end.i.i.i14, %if.then.i.i8
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_iatu_detect(ptr noundef %pci) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pci, align 8
  %add.ptr = getelementptr i8, ptr %1, i32 -16
  %version = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 10
  %2 = ptrtoint ptr %version to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %version, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 18441, i32 %3)
  %cmp = icmp ugt i32 %3, 18441
  br i1 %cmp, label %entry.if.then_crit_edge, label %lor.lhs.false

entry.if.then_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.then

lor.lhs.false:                                    ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %tobool.not = icmp eq i32 %3, 0
  br i1 %tobool.not, label %land.lhs.true, label %lor.lhs.false.if.else_crit_edge

lor.lhs.false.if.else_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.else

land.lhs.true:                                    ; preds = %lor.lhs.false
  %ops.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %4 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i.i = icmp eq ptr %5, null
  br i1 %tobool.not.i.i.i, label %land.lhs.true.if.end.i.i.i_crit_edge, label %land.lhs.true.i.i.i

land.lhs.true.if.end.i.i.i_crit_edge:             ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i

land.lhs.true.i.i.i:                              ; preds = %land.lhs.true
  %read_dbi.i.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %5, i32 0, i32 1
  %6 = ptrtoint ptr %read_dbi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %read_dbi.i.i.i, align 4
  %tobool2.not.i.i.i = icmp eq ptr %7, null
  br i1 %tobool2.not.i.i.i, label %land.lhs.true.i.i.i.if.end.i.i.i_crit_edge, label %if.then.i.i.i

land.lhs.true.i.i.i.if.end.i.i.i_crit_edge:       ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %8 = ptrtoint ptr %dbi_base.i.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %dbi_base.i.i.i, align 4
  %call.i.i.i = tail call i32 %7(ptr noundef %pci, ptr noundef %9, i32 noundef 2304, i32 noundef 4) #4
  br label %dw_pcie_iatu_unroll_enabled.exit

if.end.i.i.i:                                     ; preds = %land.lhs.true.i.i.i.if.end.i.i.i_crit_edge, %land.lhs.true.if.end.i.i.i_crit_edge
  %dbi_base5.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %10 = ptrtoint ptr %dbi_base5.i.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %dbi_base5.i.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %11, i32 2304
  %12 = ptrtoint ptr %add.ptr.i.i.i to i32
  %and.i.i.i.i = and i32 %12, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i.i)
  %cmp.i.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.i.i.i, label %if.end.i.i.i.i, label %dw_pcie_iatu_unroll_enabled.exit.thread

if.end.i.i.i.i:                                   ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %13 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i.i) #4, !srcloc !111
  %14 = tail call i32 @llvm.bswap.i32(i32 %13) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_iatu_unroll_enabled.exit

dw_pcie_iatu_unroll_enabled.exit.thread:          ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %1, ptr noundef nonnull @.str) #7
  br label %if.else

dw_pcie_iatu_unroll_enabled.exit:                 ; preds = %if.end.i.i.i.i, %if.then.i.i.i
  %retval.0.i.i.i = phi i32 [ %call.i.i.i, %if.then.i.i.i ], [ %14, %if.end.i.i.i.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %retval.0.i.i.i)
  %cmp.i.not = icmp eq i32 %retval.0.i.i.i, -1
  br i1 %cmp.i.not, label %dw_pcie_iatu_unroll_enabled.exit.if.then_crit_edge, label %dw_pcie_iatu_unroll_enabled.exit.if.else_crit_edge

dw_pcie_iatu_unroll_enabled.exit.if.else_crit_edge: ; preds = %dw_pcie_iatu_unroll_enabled.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.else

dw_pcie_iatu_unroll_enabled.exit.if.then_crit_edge: ; preds = %dw_pcie_iatu_unroll_enabled.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.then

if.then:                                          ; preds = %dw_pcie_iatu_unroll_enabled.exit.if.then_crit_edge, %entry.if.then_crit_edge
  %iatu_unroll_enabled = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 14
  %15 = ptrtoint ptr %iatu_unroll_enabled to i32
  call void @__asan_load1_noabort(i32 %15)
  %bf.load = load i8, ptr %iatu_unroll_enabled, align 2
  %bf.set = or i8 %bf.load, -128
  store i8 %bf.set, ptr %iatu_unroll_enabled, align 2
  %atu_base = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 3
  %16 = ptrtoint ptr %atu_base to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %atu_base, align 4
  %tobool4.not = icmp eq ptr %17, null
  br i1 %tobool4.not, label %if.then5, label %if.then.if.end22_crit_edge

if.then.if.end22_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end22

if.then5:                                         ; preds = %if.then
  %call6 = tail call ptr @platform_get_resource_byname(ptr noundef %add.ptr, i32 noundef 512, ptr noundef nonnull @.str.17) #4
  %tobool7.not = icmp eq ptr %call6, null
  br i1 %tobool7.not, label %if.endthread-pre-split, label %if.then8

if.then8:                                         ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #6
  %end.i = getelementptr inbounds %struct.resource, ptr %call6, i32 0, i32 1
  %18 = ptrtoint ptr %end.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %end.i, align 4
  %20 = ptrtoint ptr %call6 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %call6, align 4
  %sub.i = add i32 %19, 1
  %add.i = sub i32 %sub.i, %21
  %atu_size = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 4
  %22 = ptrtoint ptr %atu_size to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %add.i, ptr %atu_size, align 8
  %call10 = tail call ptr @devm_ioremap_resource(ptr noundef %1, ptr noundef nonnull %call6) #4
  %23 = ptrtoint ptr %atu_base to i32
  call void @__asan_store4_noabort(i32 %23)
  store ptr %call10, ptr %atu_base, align 4
  br label %if.end

if.endthread-pre-split:                           ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #6
  %24 = ptrtoint ptr %atu_base to i32
  call void @__asan_load4_noabort(i32 %24)
  %.pr = load ptr, ptr %atu_base, align 4
  br label %if.end

if.end:                                           ; preds = %if.endthread-pre-split, %if.then8
  %25 = phi ptr [ %.pr, %if.endthread-pre-split ], [ %call10, %if.then8 ]
  %tobool13.not = icmp eq ptr %25, null
  %cmp.i61 = icmp ugt ptr %25, inttoptr (i32 -4096 to ptr)
  %or.cond = or i1 %tobool13.not, %cmp.i61
  br i1 %or.cond, label %if.then18, label %if.end.if.end22_crit_edge

if.end.if.end22_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end22

if.then18:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %26 = ptrtoint ptr %dbi_base to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %dbi_base, align 4
  %add.ptr19 = getelementptr i8, ptr %27, i32 3145728
  %28 = ptrtoint ptr %atu_base to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %add.ptr19, ptr %atu_base, align 4
  br label %if.end22

if.end22:                                         ; preds = %if.then18, %if.end.if.end22_crit_edge, %if.then.if.end22_crit_edge
  %atu_size23 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 4
  %29 = ptrtoint ptr %atu_size23 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %atu_size23, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %30)
  %tobool24.not = icmp eq i32 %30, 0
  br i1 %tobool24.not, label %if.then25, label %if.end22.if.end27_crit_edge

if.end22.if.end27_crit_edge:                      ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end27

if.then25:                                        ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #6
  %31 = ptrtoint ptr %atu_size23 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 4096, ptr %atu_size23, align 8
  br label %if.end27

if.end27:                                         ; preds = %if.then25, %if.end22.if.end27_crit_edge
  %32 = ptrtoint ptr %atu_size23 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %atu_size23, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 131072, i32 %33)
  %cmp.i62 = icmp slt i32 %33, 131072
  %div.i = sdiv i32 %33, 512
  %cond.i = select i1 %cmp.i62, i32 %div.i, i32 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %cond.i)
  %cmp192.i = icmp sgt i32 %cond.i, 0
  br i1 %cmp192.i, label %for.body.lr.ph.i, label %if.end27.do.end_crit_edge

if.end27.do.end_crit_edge:                        ; preds = %if.end27
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

for.body.lr.ph.i:                                 ; preds = %if.end27
  %ops.i.i.i63 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  br label %for.body.i

for.body.i:                                       ; preds = %if.then.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %ob.094.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %if.then.i.for.body.i_crit_edge ]
  %shl.i.i = shl i32 %ob.094.i, 9
  %add.i.i = or i32 %shl.i.i, 20
  %34 = ptrtoint ptr %ops.i.i.i63 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %ops.i.i.i63, align 8
  %tobool.not.i.i.i64 = icmp eq ptr %35, null
  br i1 %tobool.not.i.i.i64, label %for.body.i.if.end.i.i.i71_crit_edge, label %land.lhs.true.i.i.i66

for.body.i.if.end.i.i.i71_crit_edge:              ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i71

land.lhs.true.i.i.i66:                            ; preds = %for.body.i
  %write_dbi.i.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %35, i32 0, i32 2
  %36 = ptrtoint ptr %write_dbi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %write_dbi.i.i.i, align 4
  %tobool2.not.i.i.i65 = icmp eq ptr %37, null
  br i1 %tobool2.not.i.i.i65, label %land.lhs.true.i.i.i66.if.end.i.i.i71_crit_edge, label %if.then.i.i.i67

land.lhs.true.i.i.i66.if.end.i.i.i71_crit_edge:   ; preds = %land.lhs.true.i.i.i66
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i71

if.then.i.i.i67:                                  ; preds = %land.lhs.true.i.i.i66
  call void @__sanitizer_cov_trace_pc() #6
  %38 = ptrtoint ptr %atu_base to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %atu_base, align 4
  tail call void %37(ptr noundef %pci, ptr noundef %39, i32 noundef %add.i.i, i32 noundef 4, i32 noundef 286326784) #4
  br label %dw_pcie_writel_ob_unroll.exit.i

if.end.i.i.i71:                                   ; preds = %land.lhs.true.i.i.i66.if.end.i.i.i71_crit_edge, %for.body.i.if.end.i.i.i71_crit_edge
  %40 = ptrtoint ptr %atu_base to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %atu_base, align 4
  %add.ptr.i.i.i68 = getelementptr i8, ptr %41, i32 %add.i.i
  %42 = ptrtoint ptr %add.ptr.i.i.i68 to i32
  %and.i.i.i.i69 = and i32 %42, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i.i69)
  %cmp.i.i.i.i70 = icmp eq i32 %and.i.i.i.i69, 0
  br i1 %cmp.i.i.i.i70, label %dw_pcie_write.exit.thread.i.i.i, label %do.end.i.i.i

dw_pcie_write.exit.thread.i.i.i:                  ; preds = %if.end.i.i.i71
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i68, i32 4369) #4, !srcloc !116
  br label %dw_pcie_writel_ob_unroll.exit.i

do.end.i.i.i:                                     ; preds = %if.end.i.i.i71
  call void @__sanitizer_cov_trace_pc() #6
  %43 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %44, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ob_unroll.exit.i

dw_pcie_writel_ob_unroll.exit.i:                  ; preds = %do.end.i.i.i, %dw_pcie_write.exit.thread.i.i.i, %if.then.i.i.i67
  %45 = ptrtoint ptr %ops.i.i.i63 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %ops.i.i.i63, align 8
  %tobool.not.i.i38.i = icmp eq ptr %46, null
  br i1 %tobool.not.i.i38.i, label %dw_pcie_writel_ob_unroll.exit.i.if.end.i.i47.i_crit_edge, label %land.lhs.true.i.i40.i

dw_pcie_writel_ob_unroll.exit.i.if.end.i.i47.i_crit_edge: ; preds = %dw_pcie_writel_ob_unroll.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i47.i

land.lhs.true.i.i40.i:                            ; preds = %dw_pcie_writel_ob_unroll.exit.i
  %read_dbi.i.i.i72 = getelementptr inbounds %struct.dw_pcie_ops, ptr %46, i32 0, i32 1
  %47 = ptrtoint ptr %read_dbi.i.i.i72 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %read_dbi.i.i.i72, align 4
  %tobool2.not.i.i39.i = icmp eq ptr %48, null
  br i1 %tobool2.not.i.i39.i, label %land.lhs.true.i.i40.i.if.end.i.i47.i_crit_edge, label %if.then.i.i42.i

land.lhs.true.i.i40.i.if.end.i.i47.i_crit_edge:   ; preds = %land.lhs.true.i.i40.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i47.i

if.then.i.i42.i:                                  ; preds = %land.lhs.true.i.i40.i
  call void @__sanitizer_cov_trace_pc() #6
  %49 = ptrtoint ptr %atu_base to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %atu_base, align 4
  %call.i.i.i73 = tail call i32 %48(ptr noundef %pci, ptr noundef %50, i32 noundef %add.i.i, i32 noundef 4) #4
  br label %dw_pcie_readl_ob_unroll.exit.i

if.end.i.i47.i:                                   ; preds = %land.lhs.true.i.i40.i.if.end.i.i47.i_crit_edge, %dw_pcie_writel_ob_unroll.exit.i.if.end.i.i47.i_crit_edge
  %51 = ptrtoint ptr %atu_base to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %atu_base, align 4
  %add.ptr.i.i44.i = getelementptr i8, ptr %52, i32 %add.i.i
  %53 = ptrtoint ptr %add.ptr.i.i44.i to i32
  %and.i.i.i45.i = and i32 %53, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i45.i)
  %cmp.i.i.i46.i = icmp eq i32 %and.i.i.i45.i, 0
  br i1 %cmp.i.i.i46.i, label %dw_pcie_read.exit.thread.i.i.i, label %dw_pcie_readl_ob_unroll.exit.thread.i

dw_pcie_read.exit.thread.i.i.i:                   ; preds = %if.end.i.i47.i
  call void @__sanitizer_cov_trace_pc() #6
  %54 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i44.i) #4, !srcloc !111
  %55 = tail call i32 @llvm.bswap.i32(i32 %54) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_ob_unroll.exit.i

dw_pcie_readl_ob_unroll.exit.thread.i:            ; preds = %if.end.i.i47.i
  call void @__sanitizer_cov_trace_pc() #6
  %56 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %57, ptr noundef nonnull @.str.36) #7
  br label %for.body6.lr.ph.i

dw_pcie_readl_ob_unroll.exit.i:                   ; preds = %dw_pcie_read.exit.thread.i.i.i, %if.then.i.i42.i
  %retval.0.i.i.i74 = phi i32 [ %call.i.i.i73, %if.then.i.i42.i ], [ %55, %dw_pcie_read.exit.thread.i.i.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 286326784, i32 %retval.0.i.i.i74)
  %cmp2.i = icmp eq i32 %retval.0.i.i.i74, 286326784
  br i1 %cmp2.i, label %if.then.i, label %dw_pcie_readl_ob_unroll.exit.i.for.body6.lr.ph.i_crit_edge

dw_pcie_readl_ob_unroll.exit.i.for.body6.lr.ph.i_crit_edge: ; preds = %dw_pcie_readl_ob_unroll.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body6.lr.ph.i

if.then.i:                                        ; preds = %dw_pcie_readl_ob_unroll.exit.i
  %inc.i = add nuw nsw i32 %ob.094.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %cond.i
  br i1 %exitcond.not.i, label %if.then.i.for.body6.lr.ph.i_crit_edge, label %if.then.i.for.body.i_crit_edge

if.then.i.for.body.i_crit_edge:                   ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body.i

if.then.i.for.body6.lr.ph.i_crit_edge:            ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body6.lr.ph.i

for.body6.lr.ph.i:                                ; preds = %if.then.i.for.body6.lr.ph.i_crit_edge, %dw_pcie_readl_ob_unroll.exit.i.for.body6.lr.ph.i_crit_edge, %dw_pcie_readl_ob_unroll.exit.thread.i
  %ob.091.i = phi i32 [ %ob.094.i, %dw_pcie_readl_ob_unroll.exit.thread.i ], [ %ob.094.i, %dw_pcie_readl_ob_unroll.exit.i.for.body6.lr.ph.i_crit_edge ], [ %cond.i, %if.then.i.for.body6.lr.ph.i_crit_edge ]
  br label %for.body6.i

for.body6.i:                                      ; preds = %if.then9.i.for.body6.i_crit_edge, %for.body6.lr.ph.i
  %ib.098.i = phi i32 [ 0, %for.body6.lr.ph.i ], [ %inc10.i, %if.then9.i.for.body6.i_crit_edge ]
  %shl.i49.i = shl i32 %ib.098.i, 9
  %add.i50.i = or i32 %shl.i49.i, 276
  %58 = ptrtoint ptr %ops.i.i.i63 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %ops.i.i.i63, align 8
  %tobool.not.i.i52.i = icmp eq ptr %59, null
  br i1 %tobool.not.i.i52.i, label %for.body6.i.if.end.i.i62.i_crit_edge, label %land.lhs.true.i.i55.i

for.body6.i.if.end.i.i62.i_crit_edge:             ; preds = %for.body6.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i62.i

land.lhs.true.i.i55.i:                            ; preds = %for.body6.i
  %write_dbi.i.i53.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %59, i32 0, i32 2
  %60 = ptrtoint ptr %write_dbi.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %write_dbi.i.i53.i, align 4
  %tobool2.not.i.i54.i = icmp eq ptr %61, null
  br i1 %tobool2.not.i.i54.i, label %land.lhs.true.i.i55.i.if.end.i.i62.i_crit_edge, label %if.then.i.i57.i

land.lhs.true.i.i55.i.if.end.i.i62.i_crit_edge:   ; preds = %land.lhs.true.i.i55.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i62.i

if.then.i.i57.i:                                  ; preds = %land.lhs.true.i.i55.i
  call void @__sanitizer_cov_trace_pc() #6
  %62 = ptrtoint ptr %atu_base to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %atu_base, align 4
  tail call void %61(ptr noundef %pci, ptr noundef %63, i32 noundef %add.i50.i, i32 noundef 4, i32 noundef 286326784) #4
  br label %dw_pcie_writel_ib_unroll.exit.i

if.end.i.i62.i:                                   ; preds = %land.lhs.true.i.i55.i.if.end.i.i62.i_crit_edge, %for.body6.i.if.end.i.i62.i_crit_edge
  %64 = ptrtoint ptr %atu_base to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %atu_base, align 4
  %add.ptr.i.i59.i = getelementptr i8, ptr %65, i32 %add.i50.i
  %66 = ptrtoint ptr %add.ptr.i.i59.i to i32
  %and.i.i.i60.i = and i32 %66, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i60.i)
  %cmp.i.i.i61.i = icmp eq i32 %and.i.i.i60.i, 0
  br i1 %cmp.i.i.i61.i, label %dw_pcie_write.exit.thread.i.i63.i, label %do.end.i.i64.i

dw_pcie_write.exit.thread.i.i63.i:                ; preds = %if.end.i.i62.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i59.i, i32 4369) #4, !srcloc !116
  br label %dw_pcie_writel_ib_unroll.exit.i

do.end.i.i64.i:                                   ; preds = %if.end.i.i62.i
  call void @__sanitizer_cov_trace_pc() #6
  %67 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %68, ptr noundef nonnull @.str.34) #7
  br label %dw_pcie_writel_ib_unroll.exit.i

dw_pcie_writel_ib_unroll.exit.i:                  ; preds = %do.end.i.i64.i, %dw_pcie_write.exit.thread.i.i63.i, %if.then.i.i57.i
  %69 = ptrtoint ptr %ops.i.i.i63 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %ops.i.i.i63, align 8
  %tobool.not.i.i69.i = icmp eq ptr %70, null
  br i1 %tobool.not.i.i69.i, label %dw_pcie_writel_ib_unroll.exit.i.if.end.i.i80.i_crit_edge, label %land.lhs.true.i.i72.i

dw_pcie_writel_ib_unroll.exit.i.if.end.i.i80.i_crit_edge: ; preds = %dw_pcie_writel_ib_unroll.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i80.i

land.lhs.true.i.i72.i:                            ; preds = %dw_pcie_writel_ib_unroll.exit.i
  %read_dbi.i.i70.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %70, i32 0, i32 1
  %71 = ptrtoint ptr %read_dbi.i.i70.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %read_dbi.i.i70.i, align 4
  %tobool2.not.i.i71.i = icmp eq ptr %72, null
  br i1 %tobool2.not.i.i71.i, label %land.lhs.true.i.i72.i.if.end.i.i80.i_crit_edge, label %if.then.i.i75.i

land.lhs.true.i.i72.i.if.end.i.i80.i_crit_edge:   ; preds = %land.lhs.true.i.i72.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i80.i

if.then.i.i75.i:                                  ; preds = %land.lhs.true.i.i72.i
  call void @__sanitizer_cov_trace_pc() #6
  %73 = ptrtoint ptr %atu_base to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %atu_base, align 4
  %call.i.i74.i = tail call i32 %72(ptr noundef %pci, ptr noundef %74, i32 noundef %add.i50.i, i32 noundef 4) #4
  br label %dw_pcie_readl_ib_unroll.exit.i

if.end.i.i80.i:                                   ; preds = %land.lhs.true.i.i72.i.if.end.i.i80.i_crit_edge, %dw_pcie_writel_ib_unroll.exit.i.if.end.i.i80.i_crit_edge
  %75 = ptrtoint ptr %atu_base to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %atu_base, align 4
  %add.ptr.i.i77.i = getelementptr i8, ptr %76, i32 %add.i50.i
  %77 = ptrtoint ptr %add.ptr.i.i77.i to i32
  %and.i.i.i78.i = and i32 %77, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i78.i)
  %cmp.i.i.i79.i = icmp eq i32 %and.i.i.i78.i, 0
  br i1 %cmp.i.i.i79.i, label %dw_pcie_read.exit.thread.i.i81.i, label %if.end.i.i80.i.do.end.sink.split_crit_edge

if.end.i.i80.i.do.end.sink.split_crit_edge:       ; preds = %if.end.i.i80.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end.sink.split

dw_pcie_read.exit.thread.i.i81.i:                 ; preds = %if.end.i.i80.i
  call void @__sanitizer_cov_trace_pc() #6
  %78 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i77.i) #4, !srcloc !111
  %79 = tail call i32 @llvm.bswap.i32(i32 %78) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_ib_unroll.exit.i

dw_pcie_readl_ib_unroll.exit.i:                   ; preds = %dw_pcie_read.exit.thread.i.i81.i, %if.then.i.i75.i
  %retval.0.i.i83.i = phi i32 [ %call.i.i74.i, %if.then.i.i75.i ], [ %79, %dw_pcie_read.exit.thread.i.i81.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 286326784, i32 %retval.0.i.i83.i)
  %cmp8.i = icmp eq i32 %retval.0.i.i83.i, 286326784
  br i1 %cmp8.i, label %if.then9.i, label %dw_pcie_readl_ib_unroll.exit.i.do.end_crit_edge

dw_pcie_readl_ib_unroll.exit.i.do.end_crit_edge:  ; preds = %dw_pcie_readl_ib_unroll.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

if.then9.i:                                       ; preds = %dw_pcie_readl_ib_unroll.exit.i
  %inc10.i = add nuw nsw i32 %ib.098.i, 1
  %exitcond103.not.i = icmp eq i32 %inc10.i, %cond.i
  br i1 %exitcond103.not.i, label %if.then9.i.do.end_crit_edge, label %if.then9.i.for.body6.i_crit_edge

if.then9.i.for.body6.i_crit_edge:                 ; preds = %if.then9.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body6.i

if.then9.i.do.end_crit_edge:                      ; preds = %if.then9.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

if.else:                                          ; preds = %dw_pcie_iatu_unroll_enabled.exit.if.else_crit_edge, %dw_pcie_iatu_unroll_enabled.exit.thread, %lor.lhs.false.if.else_crit_edge
  %ops.i.i.i75 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %80 = ptrtoint ptr %ops.i.i.i75 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %ops.i.i.i75, align 8
  %tobool.not.i.i.i76 = icmp eq ptr %81, null
  br i1 %tobool.not.i.i.i76, label %if.else.if.end.i.i.i86_crit_edge, label %land.lhs.true.i.i.i79

if.else.if.end.i.i.i86_crit_edge:                 ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i86

land.lhs.true.i.i.i79:                            ; preds = %if.else
  %write_dbi.i.i.i77 = getelementptr inbounds %struct.dw_pcie_ops, ptr %81, i32 0, i32 2
  %82 = ptrtoint ptr %write_dbi.i.i.i77 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %write_dbi.i.i.i77, align 4
  %tobool2.not.i.i.i78 = icmp eq ptr %83, null
  br i1 %tobool2.not.i.i.i78, label %land.lhs.true.i.i.i79.if.end.i.i.i86_crit_edge, label %if.then.i.i.i81

land.lhs.true.i.i.i79.if.end.i.i.i86_crit_edge:   ; preds = %land.lhs.true.i.i.i79
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i86

if.then.i.i.i81:                                  ; preds = %land.lhs.true.i.i.i79
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i.i80 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %84 = ptrtoint ptr %dbi_base.i.i.i80 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %dbi_base.i.i.i80, align 4
  tail call void %83(ptr noundef %pci, ptr noundef %85, i32 noundef 2304, i32 noundef 4, i32 noundef 255) #4
  br label %dw_pcie_writel_dbi.exit.i

if.end.i.i.i86:                                   ; preds = %land.lhs.true.i.i.i79.if.end.i.i.i86_crit_edge, %if.else.if.end.i.i.i86_crit_edge
  %dbi_base5.i.i.i82 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %86 = ptrtoint ptr %dbi_base5.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %dbi_base5.i.i.i82, align 4
  %add.ptr.i.i.i83 = getelementptr i8, ptr %87, i32 2304
  %88 = ptrtoint ptr %add.ptr.i.i.i83 to i32
  %and.i.i.i.i84 = and i32 %88, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i.i84)
  %cmp.i.i.i.i85 = icmp eq i32 %and.i.i.i.i84, 0
  br i1 %cmp.i.i.i.i85, label %if.end.i.i.i.i87, label %do.end.i.i.i88

if.end.i.i.i.i87:                                 ; preds = %if.end.i.i.i86
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i.i83, i32 -16777216) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit.i

do.end.i.i.i88:                                   ; preds = %if.end.i.i.i86
  call void @__sanitizer_cov_trace_pc() #6
  %89 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %90, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit.i

dw_pcie_writel_dbi.exit.i:                        ; preds = %do.end.i.i.i88, %if.end.i.i.i.i87, %if.then.i.i.i81
  %91 = ptrtoint ptr %ops.i.i.i75 to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %ops.i.i.i75, align 8
  %tobool.not.i.i36.i = icmp eq ptr %92, null
  br i1 %tobool.not.i.i36.i, label %dw_pcie_writel_dbi.exit.i.if.end.i.i45.i_crit_edge, label %land.lhs.true.i.i38.i

dw_pcie_writel_dbi.exit.i.if.end.i.i45.i_crit_edge: ; preds = %dw_pcie_writel_dbi.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i45.i

land.lhs.true.i.i38.i:                            ; preds = %dw_pcie_writel_dbi.exit.i
  %read_dbi.i.i.i89 = getelementptr inbounds %struct.dw_pcie_ops, ptr %92, i32 0, i32 1
  %93 = ptrtoint ptr %read_dbi.i.i.i89 to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %read_dbi.i.i.i89, align 4
  %tobool2.not.i.i37.i = icmp eq ptr %94, null
  br i1 %tobool2.not.i.i37.i, label %land.lhs.true.i.i38.i.if.end.i.i45.i_crit_edge, label %if.then.i.i40.i

land.lhs.true.i.i38.i.if.end.i.i45.i_crit_edge:   ; preds = %land.lhs.true.i.i38.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i45.i

if.then.i.i40.i:                                  ; preds = %land.lhs.true.i.i38.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i39.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %95 = ptrtoint ptr %dbi_base.i.i39.i to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %dbi_base.i.i39.i, align 4
  %call.i.i.i90 = tail call i32 %94(ptr noundef %pci, ptr noundef %96, i32 noundef 2304, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit.i94

if.end.i.i45.i:                                   ; preds = %land.lhs.true.i.i38.i.if.end.i.i45.i_crit_edge, %dw_pcie_writel_dbi.exit.i.if.end.i.i45.i_crit_edge
  %dbi_base5.i.i41.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %97 = ptrtoint ptr %dbi_base5.i.i41.i to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %dbi_base5.i.i41.i, align 4
  %add.ptr.i.i42.i = getelementptr i8, ptr %98, i32 2304
  %99 = ptrtoint ptr %add.ptr.i.i42.i to i32
  %and.i.i.i43.i = and i32 %99, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i43.i)
  %cmp.i.i.i44.i = icmp eq i32 %and.i.i.i43.i, 0
  br i1 %cmp.i.i.i44.i, label %if.end.i.i.i46.i, label %dw_pcie_readl_dbi.exit.thread.i91

if.end.i.i.i46.i:                                 ; preds = %if.end.i.i45.i
  call void @__sanitizer_cov_trace_pc() #6
  %100 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i42.i) #4, !srcloc !111
  %101 = tail call i32 @llvm.bswap.i32(i32 %100) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit.i94

dw_pcie_readl_dbi.exit.thread.i91:                ; preds = %if.end.i.i45.i
  call void @__sanitizer_cov_trace_pc() #6
  %102 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %103, ptr noundef nonnull @.str) #7
  br label %for.body.lr.ph.i95

dw_pcie_readl_dbi.exit.i94:                       ; preds = %if.end.i.i.i46.i, %if.then.i.i40.i
  %retval.0.i.i.i92 = phi i32 [ %call.i.i.i90, %if.then.i.i40.i ], [ %101, %if.end.i.i.i46.i ]
  %add.i93 = add i32 %retval.0.i.i.i92, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 2147483647, i32 %retval.0.i.i.i92)
  %cmp150.i = icmp ult i32 %retval.0.i.i.i92, 2147483647
  br i1 %cmp150.i, label %dw_pcie_readl_dbi.exit.i94.for.body.lr.ph.i95_crit_edge, label %dw_pcie_readl_dbi.exit.i94.do.end_crit_edge

dw_pcie_readl_dbi.exit.i94.do.end_crit_edge:      ; preds = %dw_pcie_readl_dbi.exit.i94
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

dw_pcie_readl_dbi.exit.i94.for.body.lr.ph.i95_crit_edge: ; preds = %dw_pcie_readl_dbi.exit.i94
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body.lr.ph.i95

for.body.lr.ph.i95:                               ; preds = %dw_pcie_readl_dbi.exit.i94.for.body.lr.ph.i95_crit_edge, %dw_pcie_readl_dbi.exit.thread.i91
  %add167.i = phi i32 [ 1, %dw_pcie_readl_dbi.exit.thread.i91 ], [ %add.i93, %dw_pcie_readl_dbi.exit.i94.for.body.lr.ph.i95_crit_edge ]
  %dbi_base.i.i53.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  br label %for.body.i96

for.body.i96:                                     ; preds = %if.then.i100.for.body.i96_crit_edge, %for.body.lr.ph.i95
  %ob.0153.i = phi i32 [ 0, %for.body.lr.ph.i95 ], [ %inc.i98, %if.then.i100.for.body.i96_crit_edge ]
  %104 = ptrtoint ptr %ops.i.i.i75 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %ops.i.i.i75, align 8
  %tobool.not.i.i49.i = icmp eq ptr %105, null
  br i1 %tobool.not.i.i49.i, label %for.body.i96.if.end.i.i59.i_crit_edge, label %land.lhs.true.i.i52.i

for.body.i96.if.end.i.i59.i_crit_edge:            ; preds = %for.body.i96
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i59.i

land.lhs.true.i.i52.i:                            ; preds = %for.body.i96
  %write_dbi.i.i50.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %105, i32 0, i32 2
  %106 = ptrtoint ptr %write_dbi.i.i50.i to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %write_dbi.i.i50.i, align 4
  %tobool2.not.i.i51.i = icmp eq ptr %107, null
  br i1 %tobool2.not.i.i51.i, label %land.lhs.true.i.i52.i.if.end.i.i59.i_crit_edge, label %if.then.i.i54.i

land.lhs.true.i.i52.i.if.end.i.i59.i_crit_edge:   ; preds = %land.lhs.true.i.i52.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i59.i

if.then.i.i54.i:                                  ; preds = %land.lhs.true.i.i52.i
  call void @__sanitizer_cov_trace_pc() #6
  %108 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %dbi_base.i.i53.i, align 4
  tail call void %107(ptr noundef %pci, ptr noundef %109, i32 noundef 2304, i32 noundef 4, i32 noundef %ob.0153.i) #4
  br label %dw_pcie_writel_dbi.exit62.i

if.end.i.i59.i:                                   ; preds = %land.lhs.true.i.i52.i.if.end.i.i59.i_crit_edge, %for.body.i96.if.end.i.i59.i_crit_edge
  %110 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %dbi_base.i.i53.i, align 4
  %add.ptr.i.i56.i = getelementptr i8, ptr %111, i32 2304
  %112 = ptrtoint ptr %add.ptr.i.i56.i to i32
  %and.i.i.i57.i = and i32 %112, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i57.i)
  %cmp.i.i.i58.i = icmp eq i32 %and.i.i.i57.i, 0
  br i1 %cmp.i.i.i58.i, label %if.end.i.i.i60.i, label %do.end.i.i61.i

if.end.i.i.i60.i:                                 ; preds = %if.end.i.i59.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %113 = tail call i32 @llvm.bswap.i32(i32 %ob.0153.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i56.i, i32 %113) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit62.i

do.end.i.i61.i:                                   ; preds = %if.end.i.i59.i
  call void @__sanitizer_cov_trace_pc() #6
  %114 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %115, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit62.i

dw_pcie_writel_dbi.exit62.i:                      ; preds = %do.end.i.i61.i, %if.end.i.i.i60.i, %if.then.i.i54.i
  %116 = ptrtoint ptr %ops.i.i.i75 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %ops.i.i.i75, align 8
  %tobool.not.i.i64.i = icmp eq ptr %117, null
  br i1 %tobool.not.i.i64.i, label %dw_pcie_writel_dbi.exit62.i.if.end.i.i74.i_crit_edge, label %land.lhs.true.i.i67.i

dw_pcie_writel_dbi.exit62.i.if.end.i.i74.i_crit_edge: ; preds = %dw_pcie_writel_dbi.exit62.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i74.i

land.lhs.true.i.i67.i:                            ; preds = %dw_pcie_writel_dbi.exit62.i
  %write_dbi.i.i65.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %117, i32 0, i32 2
  %118 = ptrtoint ptr %write_dbi.i.i65.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %write_dbi.i.i65.i, align 4
  %tobool2.not.i.i66.i = icmp eq ptr %119, null
  br i1 %tobool2.not.i.i66.i, label %land.lhs.true.i.i67.i.if.end.i.i74.i_crit_edge, label %if.then.i.i69.i

land.lhs.true.i.i67.i.if.end.i.i74.i_crit_edge:   ; preds = %land.lhs.true.i.i67.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i74.i

if.then.i.i69.i:                                  ; preds = %land.lhs.true.i.i67.i
  call void @__sanitizer_cov_trace_pc() #6
  %120 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %dbi_base.i.i53.i, align 4
  tail call void %119(ptr noundef %pci, ptr noundef %121, i32 noundef 2328, i32 noundef 4, i32 noundef 286326784) #4
  br label %dw_pcie_writel_dbi.exit77.i

if.end.i.i74.i:                                   ; preds = %land.lhs.true.i.i67.i.if.end.i.i74.i_crit_edge, %dw_pcie_writel_dbi.exit62.i.if.end.i.i74.i_crit_edge
  %122 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %dbi_base.i.i53.i, align 4
  %add.ptr.i.i71.i = getelementptr i8, ptr %123, i32 2328
  %124 = ptrtoint ptr %add.ptr.i.i71.i to i32
  %and.i.i.i72.i = and i32 %124, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i72.i)
  %cmp.i.i.i73.i = icmp eq i32 %and.i.i.i72.i, 0
  br i1 %cmp.i.i.i73.i, label %if.end.i.i.i75.i, label %do.end.i.i76.i

if.end.i.i.i75.i:                                 ; preds = %if.end.i.i74.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i71.i, i32 4369) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit77.i

do.end.i.i76.i:                                   ; preds = %if.end.i.i74.i
  call void @__sanitizer_cov_trace_pc() #6
  %125 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %126, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit77.i

dw_pcie_writel_dbi.exit77.i:                      ; preds = %do.end.i.i76.i, %if.end.i.i.i75.i, %if.then.i.i69.i
  %127 = ptrtoint ptr %ops.i.i.i75 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %ops.i.i.i75, align 8
  %tobool.not.i.i79.i = icmp eq ptr %128, null
  br i1 %tobool.not.i.i79.i, label %dw_pcie_writel_dbi.exit77.i.if.end.i.i90.i_crit_edge, label %land.lhs.true.i.i82.i

dw_pcie_writel_dbi.exit77.i.if.end.i.i90.i_crit_edge: ; preds = %dw_pcie_writel_dbi.exit77.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i90.i

land.lhs.true.i.i82.i:                            ; preds = %dw_pcie_writel_dbi.exit77.i
  %read_dbi.i.i80.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %128, i32 0, i32 1
  %129 = ptrtoint ptr %read_dbi.i.i80.i to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %read_dbi.i.i80.i, align 4
  %tobool2.not.i.i81.i = icmp eq ptr %130, null
  br i1 %tobool2.not.i.i81.i, label %land.lhs.true.i.i82.i.if.end.i.i90.i_crit_edge, label %if.then.i.i85.i

land.lhs.true.i.i82.i.if.end.i.i90.i_crit_edge:   ; preds = %land.lhs.true.i.i82.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i90.i

if.then.i.i85.i:                                  ; preds = %land.lhs.true.i.i82.i
  call void @__sanitizer_cov_trace_pc() #6
  %131 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %dbi_base.i.i53.i, align 4
  %call.i.i84.i = tail call i32 %130(ptr noundef %pci, ptr noundef %132, i32 noundef 2328, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit94.i

if.end.i.i90.i:                                   ; preds = %land.lhs.true.i.i82.i.if.end.i.i90.i_crit_edge, %dw_pcie_writel_dbi.exit77.i.if.end.i.i90.i_crit_edge
  %133 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %dbi_base.i.i53.i, align 4
  %add.ptr.i.i87.i = getelementptr i8, ptr %134, i32 2328
  %135 = ptrtoint ptr %add.ptr.i.i87.i to i32
  %and.i.i.i88.i = and i32 %135, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i88.i)
  %cmp.i.i.i89.i = icmp eq i32 %and.i.i.i88.i, 0
  br i1 %cmp.i.i.i89.i, label %if.end.i.i.i91.i, label %dw_pcie_readl_dbi.exit94.thread.i

if.end.i.i.i91.i:                                 ; preds = %if.end.i.i90.i
  call void @__sanitizer_cov_trace_pc() #6
  %136 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i87.i) #4, !srcloc !111
  %137 = tail call i32 @llvm.bswap.i32(i32 %136) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit94.i

dw_pcie_readl_dbi.exit94.thread.i:                ; preds = %if.end.i.i90.i
  call void @__sanitizer_cov_trace_pc() #6
  %138 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %139, ptr noundef nonnull @.str) #7
  br label %for.body6.lr.ph.i101

dw_pcie_readl_dbi.exit94.i:                       ; preds = %if.end.i.i.i91.i, %if.then.i.i85.i
  %retval.0.i.i93.i = phi i32 [ %call.i.i84.i, %if.then.i.i85.i ], [ %137, %if.end.i.i.i91.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 286326784, i32 %retval.0.i.i93.i)
  %cmp2.i97 = icmp eq i32 %retval.0.i.i93.i, 286326784
  br i1 %cmp2.i97, label %if.then.i100, label %dw_pcie_readl_dbi.exit94.i.for.body6.lr.ph.i101_crit_edge

dw_pcie_readl_dbi.exit94.i.for.body6.lr.ph.i101_crit_edge: ; preds = %dw_pcie_readl_dbi.exit94.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body6.lr.ph.i101

if.then.i100:                                     ; preds = %dw_pcie_readl_dbi.exit94.i
  %inc.i98 = add nuw nsw i32 %ob.0153.i, 1
  %exitcond.not.i99 = icmp eq i32 %inc.i98, %add167.i
  br i1 %exitcond.not.i99, label %if.then.i100.for.body6.lr.ph.i101_crit_edge, label %if.then.i100.for.body.i96_crit_edge

if.then.i100.for.body.i96_crit_edge:              ; preds = %if.then.i100
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body.i96

if.then.i100.for.body6.lr.ph.i101_crit_edge:      ; preds = %if.then.i100
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body6.lr.ph.i101

for.body6.lr.ph.i101:                             ; preds = %if.then.i100.for.body6.lr.ph.i101_crit_edge, %dw_pcie_readl_dbi.exit94.i.for.body6.lr.ph.i101_crit_edge, %dw_pcie_readl_dbi.exit94.thread.i
  %ob.0149176.i = phi i32 [ %ob.0153.i, %dw_pcie_readl_dbi.exit94.thread.i ], [ %add167.i, %if.then.i100.for.body6.lr.ph.i101_crit_edge ], [ %ob.0153.i, %dw_pcie_readl_dbi.exit94.i.for.body6.lr.ph.i101_crit_edge ]
  %smax162.i = tail call i32 @llvm.smax.i32(i32 %add167.i, i32 1) #4
  br label %for.body6.i102

for.body6.i102:                                   ; preds = %if.then10.i.for.body6.i102_crit_edge, %for.body6.lr.ph.i101
  %ib.0157.i = phi i32 [ 0, %for.body6.lr.ph.i101 ], [ %inc11.i, %if.then10.i.for.body6.i102_crit_edge ]
  %or7.i = or i32 %ib.0157.i, -2147483648
  %140 = ptrtoint ptr %ops.i.i.i75 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %ops.i.i.i75, align 8
  %tobool.not.i.i96.i = icmp eq ptr %141, null
  br i1 %tobool.not.i.i96.i, label %for.body6.i102.if.end.i.i106.i_crit_edge, label %land.lhs.true.i.i99.i

for.body6.i102.if.end.i.i106.i_crit_edge:         ; preds = %for.body6.i102
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i106.i

land.lhs.true.i.i99.i:                            ; preds = %for.body6.i102
  %write_dbi.i.i97.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %141, i32 0, i32 2
  %142 = ptrtoint ptr %write_dbi.i.i97.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %write_dbi.i.i97.i, align 4
  %tobool2.not.i.i98.i = icmp eq ptr %143, null
  br i1 %tobool2.not.i.i98.i, label %land.lhs.true.i.i99.i.if.end.i.i106.i_crit_edge, label %if.then.i.i101.i

land.lhs.true.i.i99.i.if.end.i.i106.i_crit_edge:  ; preds = %land.lhs.true.i.i99.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i106.i

if.then.i.i101.i:                                 ; preds = %land.lhs.true.i.i99.i
  call void @__sanitizer_cov_trace_pc() #6
  %144 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %dbi_base.i.i53.i, align 4
  tail call void %143(ptr noundef %pci, ptr noundef %145, i32 noundef 2304, i32 noundef 4, i32 noundef %or7.i) #4
  br label %dw_pcie_writel_dbi.exit109.i

if.end.i.i106.i:                                  ; preds = %land.lhs.true.i.i99.i.if.end.i.i106.i_crit_edge, %for.body6.i102.if.end.i.i106.i_crit_edge
  %146 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %dbi_base.i.i53.i, align 4
  %add.ptr.i.i103.i = getelementptr i8, ptr %147, i32 2304
  %148 = ptrtoint ptr %add.ptr.i.i103.i to i32
  %and.i.i.i104.i = and i32 %148, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i104.i)
  %cmp.i.i.i105.i = icmp eq i32 %and.i.i.i104.i, 0
  br i1 %cmp.i.i.i105.i, label %if.end.i.i.i107.i, label %do.end.i.i108.i

if.end.i.i.i107.i:                                ; preds = %if.end.i.i106.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %149 = tail call i32 @llvm.bswap.i32(i32 %or7.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i103.i, i32 %149) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit109.i

do.end.i.i108.i:                                  ; preds = %if.end.i.i106.i
  call void @__sanitizer_cov_trace_pc() #6
  %150 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %151, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit109.i

dw_pcie_writel_dbi.exit109.i:                     ; preds = %do.end.i.i108.i, %if.end.i.i.i107.i, %if.then.i.i101.i
  %152 = ptrtoint ptr %ops.i.i.i75 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %ops.i.i.i75, align 8
  %tobool.not.i.i111.i = icmp eq ptr %153, null
  br i1 %tobool.not.i.i111.i, label %dw_pcie_writel_dbi.exit109.i.if.end.i.i121.i_crit_edge, label %land.lhs.true.i.i114.i

dw_pcie_writel_dbi.exit109.i.if.end.i.i121.i_crit_edge: ; preds = %dw_pcie_writel_dbi.exit109.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i121.i

land.lhs.true.i.i114.i:                           ; preds = %dw_pcie_writel_dbi.exit109.i
  %write_dbi.i.i112.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %153, i32 0, i32 2
  %154 = ptrtoint ptr %write_dbi.i.i112.i to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %write_dbi.i.i112.i, align 4
  %tobool2.not.i.i113.i = icmp eq ptr %155, null
  br i1 %tobool2.not.i.i113.i, label %land.lhs.true.i.i114.i.if.end.i.i121.i_crit_edge, label %if.then.i.i116.i

land.lhs.true.i.i114.i.if.end.i.i121.i_crit_edge: ; preds = %land.lhs.true.i.i114.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i121.i

if.then.i.i116.i:                                 ; preds = %land.lhs.true.i.i114.i
  call void @__sanitizer_cov_trace_pc() #6
  %156 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %dbi_base.i.i53.i, align 4
  tail call void %155(ptr noundef %pci, ptr noundef %157, i32 noundef 2328, i32 noundef 4, i32 noundef 286326784) #4
  br label %dw_pcie_writel_dbi.exit124.i

if.end.i.i121.i:                                  ; preds = %land.lhs.true.i.i114.i.if.end.i.i121.i_crit_edge, %dw_pcie_writel_dbi.exit109.i.if.end.i.i121.i_crit_edge
  %158 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %dbi_base.i.i53.i, align 4
  %add.ptr.i.i118.i = getelementptr i8, ptr %159, i32 2328
  %160 = ptrtoint ptr %add.ptr.i.i118.i to i32
  %and.i.i.i119.i = and i32 %160, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i119.i)
  %cmp.i.i.i120.i = icmp eq i32 %and.i.i.i119.i, 0
  br i1 %cmp.i.i.i120.i, label %if.end.i.i.i122.i, label %do.end.i.i123.i

if.end.i.i.i122.i:                                ; preds = %if.end.i.i121.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i118.i, i32 4369) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit124.i

do.end.i.i123.i:                                  ; preds = %if.end.i.i121.i
  call void @__sanitizer_cov_trace_pc() #6
  %161 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %162, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit124.i

dw_pcie_writel_dbi.exit124.i:                     ; preds = %do.end.i.i123.i, %if.end.i.i.i122.i, %if.then.i.i116.i
  %163 = ptrtoint ptr %ops.i.i.i75 to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load ptr, ptr %ops.i.i.i75, align 8
  %tobool.not.i.i126.i = icmp eq ptr %164, null
  br i1 %tobool.not.i.i126.i, label %dw_pcie_writel_dbi.exit124.i.if.end.i.i137.i_crit_edge, label %land.lhs.true.i.i129.i

dw_pcie_writel_dbi.exit124.i.if.end.i.i137.i_crit_edge: ; preds = %dw_pcie_writel_dbi.exit124.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i137.i

land.lhs.true.i.i129.i:                           ; preds = %dw_pcie_writel_dbi.exit124.i
  %read_dbi.i.i127.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %164, i32 0, i32 1
  %165 = ptrtoint ptr %read_dbi.i.i127.i to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load ptr, ptr %read_dbi.i.i127.i, align 4
  %tobool2.not.i.i128.i = icmp eq ptr %166, null
  br i1 %tobool2.not.i.i128.i, label %land.lhs.true.i.i129.i.if.end.i.i137.i_crit_edge, label %if.then.i.i132.i

land.lhs.true.i.i129.i.if.end.i.i137.i_crit_edge: ; preds = %land.lhs.true.i.i129.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i137.i

if.then.i.i132.i:                                 ; preds = %land.lhs.true.i.i129.i
  call void @__sanitizer_cov_trace_pc() #6
  %167 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load ptr, ptr %dbi_base.i.i53.i, align 4
  %call.i.i131.i = tail call i32 %166(ptr noundef %pci, ptr noundef %168, i32 noundef 2328, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit141.i

if.end.i.i137.i:                                  ; preds = %land.lhs.true.i.i129.i.if.end.i.i137.i_crit_edge, %dw_pcie_writel_dbi.exit124.i.if.end.i.i137.i_crit_edge
  %169 = ptrtoint ptr %dbi_base.i.i53.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load ptr, ptr %dbi_base.i.i53.i, align 4
  %add.ptr.i.i134.i = getelementptr i8, ptr %170, i32 2328
  %171 = ptrtoint ptr %add.ptr.i.i134.i to i32
  %and.i.i.i135.i = and i32 %171, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i135.i)
  %cmp.i.i.i136.i = icmp eq i32 %and.i.i.i135.i, 0
  br i1 %cmp.i.i.i136.i, label %if.end.i.i.i138.i, label %if.end.i.i137.i.do.end.sink.split_crit_edge

if.end.i.i137.i.do.end.sink.split_crit_edge:      ; preds = %if.end.i.i137.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end.sink.split

if.end.i.i.i138.i:                                ; preds = %if.end.i.i137.i
  call void @__sanitizer_cov_trace_pc() #6
  %172 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i134.i) #4, !srcloc !111
  %173 = tail call i32 @llvm.bswap.i32(i32 %172) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit141.i

dw_pcie_readl_dbi.exit141.i:                      ; preds = %if.end.i.i.i138.i, %if.then.i.i132.i
  %retval.0.i.i140.i = phi i32 [ %call.i.i131.i, %if.then.i.i132.i ], [ %173, %if.end.i.i.i138.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 286326784, i32 %retval.0.i.i140.i)
  %cmp9.i = icmp eq i32 %retval.0.i.i140.i, 286326784
  br i1 %cmp9.i, label %if.then10.i, label %dw_pcie_readl_dbi.exit141.i.do.end_crit_edge

dw_pcie_readl_dbi.exit141.i.do.end_crit_edge:     ; preds = %dw_pcie_readl_dbi.exit141.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

if.then10.i:                                      ; preds = %dw_pcie_readl_dbi.exit141.i
  %inc11.i = add nuw nsw i32 %ib.0157.i, 1
  %exitcond163.not.i = icmp eq i32 %inc11.i, %smax162.i
  br i1 %exitcond163.not.i, label %if.then10.i.do.end_crit_edge, label %if.then10.i.for.body6.i102_crit_edge

if.then10.i.for.body6.i102_crit_edge:             ; preds = %if.then10.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %for.body6.i102

if.then10.i.do.end_crit_edge:                     ; preds = %if.then10.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end

do.end.sink.split:                                ; preds = %if.end.i.i137.i.do.end.sink.split_crit_edge, %if.end.i.i80.i.do.end.sink.split_crit_edge
  %.str.sink = phi ptr [ @.str.36, %if.end.i.i80.i.do.end.sink.split_crit_edge ], [ @.str, %if.end.i.i137.i.do.end.sink.split_crit_edge ]
  %ib.089.i.sink.ph = phi i32 [ %ib.098.i, %if.end.i.i80.i.do.end.sink.split_crit_edge ], [ %ib.0157.i, %if.end.i.i137.i.do.end.sink.split_crit_edge ]
  %ob.091105.i.sink.ph = phi i32 [ %ob.091.i, %if.end.i.i80.i.do.end.sink.split_crit_edge ], [ %ob.0149176.i, %if.end.i.i137.i.do.end.sink.split_crit_edge ]
  %174 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %175, ptr noundef nonnull %.str.sink) #7
  br label %do.end

do.end:                                           ; preds = %do.end.sink.split, %if.then10.i.do.end_crit_edge, %dw_pcie_readl_dbi.exit141.i.do.end_crit_edge, %dw_pcie_readl_dbi.exit.i94.do.end_crit_edge, %if.then9.i.do.end_crit_edge, %dw_pcie_readl_ib_unroll.exit.i.do.end_crit_edge, %if.end27.do.end_crit_edge
  %ib.089.i.sink = phi i32 [ 0, %if.end27.do.end_crit_edge ], [ 0, %dw_pcie_readl_dbi.exit.i94.do.end_crit_edge ], [ %ib.089.i.sink.ph, %do.end.sink.split ], [ %cond.i, %if.then9.i.do.end_crit_edge ], [ %ib.098.i, %dw_pcie_readl_ib_unroll.exit.i.do.end_crit_edge ], [ %smax162.i, %if.then10.i.do.end_crit_edge ], [ %ib.0157.i, %dw_pcie_readl_dbi.exit141.i.do.end_crit_edge ]
  %ob.091105.i.sink = phi i32 [ 0, %if.end27.do.end_crit_edge ], [ 0, %dw_pcie_readl_dbi.exit.i94.do.end_crit_edge ], [ %ob.091105.i.sink.ph, %do.end.sink.split ], [ %ob.091.i, %dw_pcie_readl_ib_unroll.exit.i.do.end_crit_edge ], [ %ob.091.i, %if.then9.i.do.end_crit_edge ], [ %ob.0149176.i, %dw_pcie_readl_dbi.exit141.i.do.end_crit_edge ], [ %ob.0149176.i, %if.then10.i.do.end_crit_edge ]
  %num_ib_windows.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 5
  %176 = ptrtoint ptr %num_ib_windows.i to i32
  call void @__asan_store4_noabort(i32 %176)
  store i32 %ib.089.i.sink, ptr %num_ib_windows.i, align 4
  %num_ob_windows.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 6
  %177 = ptrtoint ptr %num_ob_windows.i to i32
  call void @__asan_store4_noabort(i32 %177)
  store i32 %ob.091105.i.sink, ptr %num_ob_windows.i, align 8
  %178 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %pci, align 8
  %iatu_unroll_enabled30 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 14
  %180 = ptrtoint ptr %iatu_unroll_enabled30 to i32
  call void @__asan_load1_noabort(i32 %180)
  %bf.load31 = load i8, ptr %iatu_unroll_enabled30, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %bf.load31)
  %bf.cast.not = icmp sgt i8 %bf.load31, -1
  %cond = select i1 %bf.cast.not, ptr @.str.21, ptr @.str.20
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %179, ptr noundef nonnull @.str.18, ptr noundef nonnull %cond) #7
  %181 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load ptr, ptr %pci, align 8
  %num_ob_windows = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 6
  %183 = ptrtoint ptr %num_ob_windows to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load i32, ptr %num_ob_windows, align 8
  %num_ib_windows = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 5
  %185 = ptrtoint ptr %num_ib_windows to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %num_ib_windows, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %182, ptr noundef nonnull @.str.23, i32 noundef %184, i32 noundef %186) #7
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @platform_get_resource_byname(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @devm_ioremap_resource(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dw_pcie_setup(ptr noundef %pci) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #6
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pci, align 8
  %of_node = getelementptr inbounds %struct.device, ptr %1, i32 0, i32 27
  %2 = ptrtoint ptr %of_node to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %of_node, align 8
  %link_gen = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 12
  %4 = ptrtoint ptr %link_gen to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %link_gen, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %cmp = icmp sgt i32 %5, 0
  br i1 %cmp, label %if.then, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end

if.then:                                          ; preds = %entry
  %call.i = tail call zeroext i8 @dw_pcie_find_capability(ptr noundef %pci, i8 noundef zeroext 16) #4
  %conv.i = zext i8 %call.i to i32
  %add.i = add nuw nsw i32 %conv.i, 12
  %ops.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %6 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i.i = icmp eq ptr %7, null
  br i1 %tobool.not.i.i.i, label %if.then.if.end.i.i.i_crit_edge, label %land.lhs.true.i.i.i

if.then.if.end.i.i.i_crit_edge:                   ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i

land.lhs.true.i.i.i:                              ; preds = %if.then
  %read_dbi.i.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %7, i32 0, i32 1
  %8 = ptrtoint ptr %read_dbi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %read_dbi.i.i.i, align 4
  %tobool2.not.i.i.i = icmp eq ptr %9, null
  br i1 %tobool2.not.i.i.i, label %land.lhs.true.i.i.i.if.end.i.i.i_crit_edge, label %if.then.i.i.i

land.lhs.true.i.i.i.if.end.i.i.i_crit_edge:       ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i.i

if.then.i.i.i:                                    ; preds = %land.lhs.true.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %10 = ptrtoint ptr %dbi_base.i.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %dbi_base.i.i.i, align 4
  %call.i.i.i = tail call i32 %9(ptr noundef %pci, ptr noundef %11, i32 noundef %add.i, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit.i

if.end.i.i.i:                                     ; preds = %land.lhs.true.i.i.i.if.end.i.i.i_crit_edge, %if.then.if.end.i.i.i_crit_edge
  %dbi_base5.i.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %12 = ptrtoint ptr %dbi_base5.i.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dbi_base5.i.i.i, align 4
  %add.ptr.i.i.i = getelementptr i8, ptr %13, i32 %add.i
  %14 = ptrtoint ptr %add.ptr.i.i.i to i32
  %and.i.i.i.i = and i32 %14, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i.i)
  %cmp.i.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %cmp.i.i.i.i, label %if.end.i.i.i.i, label %do.end.i.i.i

if.end.i.i.i.i:                                   ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %15 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i.i) #4, !srcloc !111
  %16 = tail call i32 @llvm.bswap.i32(i32 %15) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit.i

do.end.i.i.i:                                     ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %17 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %18, ptr noundef nonnull @.str) #7
  br label %dw_pcie_readl_dbi.exit.i

dw_pcie_readl_dbi.exit.i:                         ; preds = %do.end.i.i.i, %if.end.i.i.i.i, %if.then.i.i.i
  %retval.0.i.i.i = phi i32 [ %call.i.i.i, %if.then.i.i.i ], [ 0, %do.end.i.i.i ], [ %16, %if.end.i.i.i.i ]
  %add3.i = add nuw nsw i32 %conv.i, 48
  %19 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i42.i = icmp eq ptr %20, null
  br i1 %tobool.not.i.i42.i, label %dw_pcie_readl_dbi.exit.i.if.end.i.i53.i_crit_edge, label %land.lhs.true.i.i45.i

dw_pcie_readl_dbi.exit.i.if.end.i.i53.i_crit_edge: ; preds = %dw_pcie_readl_dbi.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i53.i

land.lhs.true.i.i45.i:                            ; preds = %dw_pcie_readl_dbi.exit.i
  %read_dbi.i.i43.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %20, i32 0, i32 1
  %21 = ptrtoint ptr %read_dbi.i.i43.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %read_dbi.i.i43.i, align 4
  %tobool2.not.i.i44.i = icmp eq ptr %22, null
  br i1 %tobool2.not.i.i44.i, label %land.lhs.true.i.i45.i.if.end.i.i53.i_crit_edge, label %if.then.i.i48.i

land.lhs.true.i.i45.i.if.end.i.i53.i_crit_edge:   ; preds = %land.lhs.true.i.i45.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i53.i

if.then.i.i48.i:                                  ; preds = %land.lhs.true.i.i45.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i46.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %23 = ptrtoint ptr %dbi_base.i.i46.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %dbi_base.i.i46.i, align 4
  %call.i.i47.i = tail call i32 %22(ptr noundef %pci, ptr noundef %24, i32 noundef %add3.i, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit57.i

if.end.i.i53.i:                                   ; preds = %land.lhs.true.i.i45.i.if.end.i.i53.i_crit_edge, %dw_pcie_readl_dbi.exit.i.if.end.i.i53.i_crit_edge
  %dbi_base5.i.i49.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %25 = ptrtoint ptr %dbi_base5.i.i49.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %dbi_base5.i.i49.i, align 4
  %add.ptr.i.i50.i = getelementptr i8, ptr %26, i32 %add3.i
  %27 = ptrtoint ptr %add.ptr.i.i50.i to i32
  %and.i.i.i51.i = and i32 %27, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i51.i)
  %cmp.i.i.i52.i = icmp eq i32 %and.i.i.i51.i, 0
  br i1 %cmp.i.i.i52.i, label %if.end.i.i.i54.i, label %do.end.i.i55.i

if.end.i.i.i54.i:                                 ; preds = %if.end.i.i53.i
  call void @__sanitizer_cov_trace_pc() #6
  %28 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i50.i) #4, !srcloc !111
  %29 = tail call i32 @llvm.bswap.i32(i32 %28) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit57.i

do.end.i.i55.i:                                   ; preds = %if.end.i.i53.i
  call void @__sanitizer_cov_trace_pc() #6
  %30 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %31, ptr noundef nonnull @.str) #7
  br label %dw_pcie_readl_dbi.exit57.i

dw_pcie_readl_dbi.exit57.i:                       ; preds = %do.end.i.i55.i, %if.end.i.i.i54.i, %if.then.i.i48.i
  %retval.0.i.i56.i = phi i32 [ %call.i.i47.i, %if.then.i.i48.i ], [ 0, %do.end.i.i55.i ], [ %29, %if.end.i.i.i54.i ]
  %and.i = and i32 %retval.0.i.i56.i, -16
  %arrayidx.i = getelementptr [0 x i8], ptr @pcie_link_speed, i32 0, i32 %5
  %32 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %arrayidx.i, align 1
  %34 = zext i8 %33 to i64
  call void @__sanitizer_cov_trace_switch(i64 %34, ptr @__sancov_gen_cov_switch_values.46)
  switch i8 %33, label %do.end20.i [
    i8 20, label %dw_pcie_readl_dbi.exit57.i.sw.epilog.i_crit_edge
    i8 21, label %sw.bb6.i
    i8 22, label %sw.bb7.i
    i8 23, label %sw.bb8.i
  ]

dw_pcie_readl_dbi.exit57.i.sw.epilog.i_crit_edge: ; preds = %dw_pcie_readl_dbi.exit57.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog.i

sw.bb6.i:                                         ; preds = %dw_pcie_readl_dbi.exit57.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog.i

sw.bb7.i:                                         ; preds = %dw_pcie_readl_dbi.exit57.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog.i

sw.bb8.i:                                         ; preds = %dw_pcie_readl_dbi.exit57.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog.i

do.end20.i:                                       ; preds = %dw_pcie_readl_dbi.exit57.i
  call void @__sanitizer_cov_trace_pc() #6
  %and21.i = and i32 %retval.0.i.i.i, 15
  %and22.i = and i32 %retval.0.i.i56.i, -48
  br label %sw.epilog.i

sw.epilog.i:                                      ; preds = %do.end20.i, %sw.bb8.i, %sw.bb7.i, %sw.bb6.i, %dw_pcie_readl_dbi.exit57.i.sw.epilog.i_crit_edge
  %ctrl2.0.i = phi i32 [ %and22.i, %do.end20.i ], [ %and.i, %sw.bb8.i ], [ %and.i, %sw.bb7.i ], [ %and.i, %sw.bb6.i ], [ %and.i, %dw_pcie_readl_dbi.exit57.i.sw.epilog.i_crit_edge ]
  %link_speed.0.i = phi i32 [ %and21.i, %do.end20.i ], [ 4, %sw.bb8.i ], [ 3, %sw.bb7.i ], [ 2, %sw.bb6.i ], [ 1, %dw_pcie_readl_dbi.exit57.i.sw.epilog.i_crit_edge ]
  %or.i = or i32 %link_speed.0.i, %ctrl2.0.i
  %35 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i59.i = icmp eq ptr %36, null
  br i1 %tobool.not.i.i59.i, label %sw.epilog.i.if.end.i.i68.i_crit_edge, label %land.lhs.true.i.i61.i

sw.epilog.i.if.end.i.i68.i_crit_edge:             ; preds = %sw.epilog.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i68.i

land.lhs.true.i.i61.i:                            ; preds = %sw.epilog.i
  %write_dbi.i.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %36, i32 0, i32 2
  %37 = ptrtoint ptr %write_dbi.i.i.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %write_dbi.i.i.i, align 4
  %tobool2.not.i.i60.i = icmp eq ptr %38, null
  br i1 %tobool2.not.i.i60.i, label %land.lhs.true.i.i61.i.if.end.i.i68.i_crit_edge, label %if.then.i.i63.i

land.lhs.true.i.i61.i.if.end.i.i68.i_crit_edge:   ; preds = %land.lhs.true.i.i61.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i68.i

if.then.i.i63.i:                                  ; preds = %land.lhs.true.i.i61.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i62.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %39 = ptrtoint ptr %dbi_base.i.i62.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %dbi_base.i.i62.i, align 4
  tail call void %38(ptr noundef %pci, ptr noundef %40, i32 noundef %add3.i, i32 noundef 4, i32 noundef %or.i) #4
  br label %dw_pcie_writel_dbi.exit.i

if.end.i.i68.i:                                   ; preds = %land.lhs.true.i.i61.i.if.end.i.i68.i_crit_edge, %sw.epilog.i.if.end.i.i68.i_crit_edge
  %dbi_base5.i.i64.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %41 = ptrtoint ptr %dbi_base5.i.i64.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %dbi_base5.i.i64.i, align 4
  %add.ptr.i.i65.i = getelementptr i8, ptr %42, i32 %add3.i
  %43 = ptrtoint ptr %add.ptr.i.i65.i to i32
  %and.i.i.i66.i = and i32 %43, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i66.i)
  %cmp.i.i.i67.i = icmp eq i32 %and.i.i.i66.i, 0
  br i1 %cmp.i.i.i67.i, label %if.end.i.i.i69.i, label %do.end.i.i70.i

if.end.i.i.i69.i:                                 ; preds = %if.end.i.i68.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %44 = tail call i32 @llvm.bswap.i32(i32 %or.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i65.i, i32 %44) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit.i

do.end.i.i70.i:                                   ; preds = %if.end.i.i68.i
  call void @__sanitizer_cov_trace_pc() #6
  %45 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %46, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit.i

dw_pcie_writel_dbi.exit.i:                        ; preds = %do.end.i.i70.i, %if.end.i.i.i69.i, %if.then.i.i63.i
  %and25.i = and i32 %retval.0.i.i.i, -16
  %or28.i = or i32 %link_speed.0.i, %and25.i
  %47 = ptrtoint ptr %ops.i.i.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %ops.i.i.i, align 8
  %tobool.not.i.i72.i = icmp eq ptr %48, null
  br i1 %tobool.not.i.i72.i, label %dw_pcie_writel_dbi.exit.i.if.end.i.i82.i_crit_edge, label %land.lhs.true.i.i75.i

dw_pcie_writel_dbi.exit.i.if.end.i.i82.i_crit_edge: ; preds = %dw_pcie_writel_dbi.exit.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i82.i

land.lhs.true.i.i75.i:                            ; preds = %dw_pcie_writel_dbi.exit.i
  %write_dbi.i.i73.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %48, i32 0, i32 2
  %49 = ptrtoint ptr %write_dbi.i.i73.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %write_dbi.i.i73.i, align 4
  %tobool2.not.i.i74.i = icmp eq ptr %50, null
  br i1 %tobool2.not.i.i74.i, label %land.lhs.true.i.i75.i.if.end.i.i82.i_crit_edge, label %if.then.i.i77.i

land.lhs.true.i.i75.i.if.end.i.i82.i_crit_edge:   ; preds = %land.lhs.true.i.i75.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i82.i

if.then.i.i77.i:                                  ; preds = %land.lhs.true.i.i75.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i76.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %51 = ptrtoint ptr %dbi_base.i.i76.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %dbi_base.i.i76.i, align 4
  tail call void %50(ptr noundef %pci, ptr noundef %52, i32 noundef %add.i, i32 noundef 4, i32 noundef %or28.i) #4
  br label %if.end

if.end.i.i82.i:                                   ; preds = %land.lhs.true.i.i75.i.if.end.i.i82.i_crit_edge, %dw_pcie_writel_dbi.exit.i.if.end.i.i82.i_crit_edge
  %dbi_base5.i.i78.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %53 = ptrtoint ptr %dbi_base5.i.i78.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %dbi_base5.i.i78.i, align 4
  %add.ptr.i.i79.i = getelementptr i8, ptr %54, i32 %add.i
  %55 = ptrtoint ptr %add.ptr.i.i79.i to i32
  %and.i.i.i80.i = and i32 %55, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i80.i)
  %cmp.i.i.i81.i = icmp eq i32 %and.i.i.i80.i, 0
  br i1 %cmp.i.i.i81.i, label %if.end.i.i.i83.i, label %do.end.i.i84.i

if.end.i.i.i83.i:                                 ; preds = %if.end.i.i82.i
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %56 = tail call i32 @llvm.bswap.i32(i32 %or28.i) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i79.i, i32 %56) #4, !srcloc !116
  br label %if.end

do.end.i.i84.i:                                   ; preds = %if.end.i.i82.i
  call void @__sanitizer_cov_trace_pc() #6
  %57 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %58, ptr noundef nonnull @.str.5) #7
  br label %if.end

if.end:                                           ; preds = %do.end.i.i84.i, %if.end.i.i.i83.i, %if.then.i.i77.i, %entry.if.end_crit_edge
  %n_fts = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 13
  %59 = ptrtoint ptr %n_fts to i32
  call void @__asan_load1_noabort(i32 %59)
  %60 = load i8, ptr %n_fts, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %60)
  %tobool.not = icmp eq i8 %60, 0
  br i1 %tobool.not, label %if.end.if.end61_crit_edge, label %if.then3

if.end.if.end61_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end61

if.then3:                                         ; preds = %if.end
  %ops.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %61 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i = icmp eq ptr %62, null
  br i1 %tobool.not.i.i, label %if.then3.if.end.i.i_crit_edge, label %land.lhs.true.i.i

if.then3.if.end.i.i_crit_edge:                    ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

land.lhs.true.i.i:                                ; preds = %if.then3
  %read_dbi.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %62, i32 0, i32 1
  %63 = ptrtoint ptr %read_dbi.i.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %read_dbi.i.i, align 4
  %tobool2.not.i.i = icmp eq ptr %64, null
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.if.end.i.i_crit_edge, label %if.then.i.i

land.lhs.true.i.i.if.end.i.i_crit_edge:           ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i

if.then.i.i:                                      ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %65 = ptrtoint ptr %dbi_base.i.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %dbi_base.i.i, align 4
  %call.i.i = tail call i32 %64(ptr noundef %pci, ptr noundef %66, i32 noundef 1804, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit

if.end.i.i:                                       ; preds = %land.lhs.true.i.i.if.end.i.i_crit_edge, %if.then3.if.end.i.i_crit_edge
  %dbi_base5.i.i = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %67 = ptrtoint ptr %dbi_base5.i.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %dbi_base5.i.i, align 4
  %add.ptr.i.i = getelementptr i8, ptr %68, i32 1804
  %69 = ptrtoint ptr %add.ptr.i.i to i32
  %and.i.i.i = and i32 %69, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %cmp.i.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %cmp.i.i.i, label %if.end.i.i.i313, label %do.end.i.i

if.end.i.i.i313:                                  ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %70 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i) #4, !srcloc !111
  %71 = tail call i32 @llvm.bswap.i32(i32 %70) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit

do.end.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #6
  %72 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %73, ptr noundef nonnull @.str) #7
  br label %dw_pcie_readl_dbi.exit

dw_pcie_readl_dbi.exit:                           ; preds = %do.end.i.i, %if.end.i.i.i313, %if.then.i.i
  %retval.0.i.i = phi i32 [ %call.i.i, %if.then.i.i ], [ 0, %do.end.i.i ], [ %71, %if.end.i.i.i313 ]
  %and = and i32 %retval.0.i.i, -16776961
  %74 = ptrtoint ptr %n_fts to i32
  call void @__asan_load1_noabort(i32 %74)
  %75 = load i8, ptr %n_fts, align 8
  %conv26 = zext i8 %75 to i32
  %shl = shl nuw nsw i32 %conv26, 8
  %or = or i32 %shl, %and
  %shl58 = shl nuw nsw i32 %conv26, 16
  %or60 = or i32 %or, %shl58
  %76 = ptrtoint ptr %ops.i.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %ops.i.i, align 8
  %tobool.not.i.i315 = icmp eq ptr %77, null
  br i1 %tobool.not.i.i315, label %dw_pcie_readl_dbi.exit.if.end.i.i324_crit_edge, label %land.lhs.true.i.i317

dw_pcie_readl_dbi.exit.if.end.i.i324_crit_edge:   ; preds = %dw_pcie_readl_dbi.exit
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i324

land.lhs.true.i.i317:                             ; preds = %dw_pcie_readl_dbi.exit
  %write_dbi.i.i = getelementptr inbounds %struct.dw_pcie_ops, ptr %77, i32 0, i32 2
  %78 = ptrtoint ptr %write_dbi.i.i to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %write_dbi.i.i, align 4
  %tobool2.not.i.i316 = icmp eq ptr %79, null
  br i1 %tobool2.not.i.i316, label %land.lhs.true.i.i317.if.end.i.i324_crit_edge, label %if.then.i.i319

land.lhs.true.i.i317.if.end.i.i324_crit_edge:     ; preds = %land.lhs.true.i.i317
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i324

if.then.i.i319:                                   ; preds = %land.lhs.true.i.i317
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i318 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %80 = ptrtoint ptr %dbi_base.i.i318 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %dbi_base.i.i318, align 4
  tail call void %79(ptr noundef %pci, ptr noundef %81, i32 noundef 1804, i32 noundef 4, i32 noundef %or60) #4
  br label %if.end61

if.end.i.i324:                                    ; preds = %land.lhs.true.i.i317.if.end.i.i324_crit_edge, %dw_pcie_readl_dbi.exit.if.end.i.i324_crit_edge
  %dbi_base5.i.i320 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %82 = ptrtoint ptr %dbi_base5.i.i320 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %dbi_base5.i.i320, align 4
  %add.ptr.i.i321 = getelementptr i8, ptr %83, i32 1804
  %84 = ptrtoint ptr %add.ptr.i.i321 to i32
  %and.i.i.i322 = and i32 %84, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i322)
  %cmp.i.i.i323 = icmp eq i32 %and.i.i.i322, 0
  br i1 %cmp.i.i.i323, label %if.end.i.i.i325, label %do.end.i.i326

if.end.i.i.i325:                                  ; preds = %if.end.i.i324
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %85 = tail call i32 @llvm.bswap.i32(i32 %or60) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i321, i32 %85) #4, !srcloc !116
  br label %if.end61

do.end.i.i326:                                    ; preds = %if.end.i.i324
  call void @__sanitizer_cov_trace_pc() #6
  %86 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %87, ptr noundef nonnull @.str.5) #7
  br label %if.end61

if.end61:                                         ; preds = %do.end.i.i326, %if.end.i.i.i325, %if.then.i.i319, %if.end.if.end61_crit_edge
  %arrayidx63 = getelementptr %struct.dw_pcie, ptr %pci, i32 0, i32 13, i32 1
  %88 = ptrtoint ptr %arrayidx63 to i32
  call void @__asan_load1_noabort(i32 %88)
  %89 = load i8, ptr %arrayidx63, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %89)
  %tobool64.not = icmp eq i8 %89, 0
  br i1 %tobool64.not, label %if.end61.if.end73_crit_edge, label %if.then65

if.end61.if.end73_crit_edge:                      ; preds = %if.end61
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end73

if.then65:                                        ; preds = %if.end61
  %ops.i.i327 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %90 = ptrtoint ptr %ops.i.i327 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %ops.i.i327, align 8
  %tobool.not.i.i328 = icmp eq ptr %91, null
  br i1 %tobool.not.i.i328, label %if.then65.if.end.i.i339_crit_edge, label %land.lhs.true.i.i331

if.then65.if.end.i.i339_crit_edge:                ; preds = %if.then65
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i339

land.lhs.true.i.i331:                             ; preds = %if.then65
  %read_dbi.i.i329 = getelementptr inbounds %struct.dw_pcie_ops, ptr %91, i32 0, i32 1
  %92 = ptrtoint ptr %read_dbi.i.i329 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %read_dbi.i.i329, align 4
  %tobool2.not.i.i330 = icmp eq ptr %93, null
  br i1 %tobool2.not.i.i330, label %land.lhs.true.i.i331.if.end.i.i339_crit_edge, label %if.then.i.i334

land.lhs.true.i.i331.if.end.i.i339_crit_edge:     ; preds = %land.lhs.true.i.i331
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i339

if.then.i.i334:                                   ; preds = %land.lhs.true.i.i331
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i332 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %94 = ptrtoint ptr %dbi_base.i.i332 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %dbi_base.i.i332, align 4
  %call.i.i333 = tail call i32 %93(ptr noundef %pci, ptr noundef %95, i32 noundef 2060, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit343

if.end.i.i339:                                    ; preds = %land.lhs.true.i.i331.if.end.i.i339_crit_edge, %if.then65.if.end.i.i339_crit_edge
  %dbi_base5.i.i335 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %96 = ptrtoint ptr %dbi_base5.i.i335 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %dbi_base5.i.i335, align 4
  %add.ptr.i.i336 = getelementptr i8, ptr %97, i32 2060
  %98 = ptrtoint ptr %add.ptr.i.i336 to i32
  %and.i.i.i337 = and i32 %98, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i337)
  %cmp.i.i.i338 = icmp eq i32 %and.i.i.i337, 0
  br i1 %cmp.i.i.i338, label %if.end.i.i.i340, label %do.end.i.i341

if.end.i.i.i340:                                  ; preds = %if.end.i.i339
  call void @__sanitizer_cov_trace_pc() #6
  %99 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i336) #4, !srcloc !111
  %100 = tail call i32 @llvm.bswap.i32(i32 %99) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit343

do.end.i.i341:                                    ; preds = %if.end.i.i339
  call void @__sanitizer_cov_trace_pc() #6
  %101 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %102, ptr noundef nonnull @.str) #7
  br label %dw_pcie_readl_dbi.exit343

dw_pcie_readl_dbi.exit343:                        ; preds = %do.end.i.i341, %if.end.i.i.i340, %if.then.i.i334
  %retval.0.i.i342 = phi i32 [ %call.i.i333, %if.then.i.i334 ], [ 0, %do.end.i.i341 ], [ %100, %if.end.i.i.i340 ]
  %and67 = and i32 %retval.0.i.i342, -256
  %103 = ptrtoint ptr %link_gen to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %link_gen, align 4
  %sub = add i32 %104, -1
  %arrayidx70 = getelementptr %struct.dw_pcie, ptr %pci, i32 0, i32 13, i32 %sub
  %105 = ptrtoint ptr %arrayidx70 to i32
  call void @__asan_load1_noabort(i32 %105)
  %106 = load i8, ptr %arrayidx70, align 1
  %conv71 = zext i8 %106 to i32
  %or72 = or i32 %and67, %conv71
  %107 = ptrtoint ptr %ops.i.i327 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %ops.i.i327, align 8
  %tobool.not.i.i345 = icmp eq ptr %108, null
  br i1 %tobool.not.i.i345, label %dw_pcie_readl_dbi.exit343.if.end.i.i355_crit_edge, label %land.lhs.true.i.i348

dw_pcie_readl_dbi.exit343.if.end.i.i355_crit_edge: ; preds = %dw_pcie_readl_dbi.exit343
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i355

land.lhs.true.i.i348:                             ; preds = %dw_pcie_readl_dbi.exit343
  %write_dbi.i.i346 = getelementptr inbounds %struct.dw_pcie_ops, ptr %108, i32 0, i32 2
  %109 = ptrtoint ptr %write_dbi.i.i346 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %write_dbi.i.i346, align 4
  %tobool2.not.i.i347 = icmp eq ptr %110, null
  br i1 %tobool2.not.i.i347, label %land.lhs.true.i.i348.if.end.i.i355_crit_edge, label %if.then.i.i350

land.lhs.true.i.i348.if.end.i.i355_crit_edge:     ; preds = %land.lhs.true.i.i348
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i355

if.then.i.i350:                                   ; preds = %land.lhs.true.i.i348
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i349 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %111 = ptrtoint ptr %dbi_base.i.i349 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %dbi_base.i.i349, align 4
  tail call void %110(ptr noundef %pci, ptr noundef %112, i32 noundef 2060, i32 noundef 4, i32 noundef %or72) #4
  br label %if.end73

if.end.i.i355:                                    ; preds = %land.lhs.true.i.i348.if.end.i.i355_crit_edge, %dw_pcie_readl_dbi.exit343.if.end.i.i355_crit_edge
  %dbi_base5.i.i351 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %113 = ptrtoint ptr %dbi_base5.i.i351 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %dbi_base5.i.i351, align 4
  %add.ptr.i.i352 = getelementptr i8, ptr %114, i32 2060
  %115 = ptrtoint ptr %add.ptr.i.i352 to i32
  %and.i.i.i353 = and i32 %115, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i353)
  %cmp.i.i.i354 = icmp eq i32 %and.i.i.i353, 0
  br i1 %cmp.i.i.i354, label %if.end.i.i.i356, label %do.end.i.i357

if.end.i.i.i356:                                  ; preds = %if.end.i.i355
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %116 = tail call i32 @llvm.bswap.i32(i32 %or72) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i352, i32 %116) #4, !srcloc !116
  br label %if.end73

do.end.i.i357:                                    ; preds = %if.end.i.i355
  call void @__sanitizer_cov_trace_pc() #6
  %117 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %118, ptr noundef nonnull @.str.5) #7
  br label %if.end73

if.end73:                                         ; preds = %do.end.i.i357, %if.end.i.i.i356, %if.then.i.i350, %if.end61.if.end73_crit_edge
  %ops.i.i359 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 9
  %119 = ptrtoint ptr %ops.i.i359 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %ops.i.i359, align 8
  %tobool.not.i.i360 = icmp eq ptr %120, null
  br i1 %tobool.not.i.i360, label %if.end73.if.end.i.i371_crit_edge, label %land.lhs.true.i.i363

if.end73.if.end.i.i371_crit_edge:                 ; preds = %if.end73
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i371

land.lhs.true.i.i363:                             ; preds = %if.end73
  %read_dbi.i.i361 = getelementptr inbounds %struct.dw_pcie_ops, ptr %120, i32 0, i32 1
  %121 = ptrtoint ptr %read_dbi.i.i361 to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %read_dbi.i.i361, align 4
  %tobool2.not.i.i362 = icmp eq ptr %122, null
  br i1 %tobool2.not.i.i362, label %land.lhs.true.i.i363.if.end.i.i371_crit_edge, label %if.then.i.i366

land.lhs.true.i.i363.if.end.i.i371_crit_edge:     ; preds = %land.lhs.true.i.i363
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i371

if.then.i.i366:                                   ; preds = %land.lhs.true.i.i363
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i364 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %123 = ptrtoint ptr %dbi_base.i.i364 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %dbi_base.i.i364, align 4
  %call.i.i365 = tail call i32 %122(ptr noundef %pci, ptr noundef %124, i32 noundef 1808, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit375

if.end.i.i371:                                    ; preds = %land.lhs.true.i.i363.if.end.i.i371_crit_edge, %if.end73.if.end.i.i371_crit_edge
  %dbi_base5.i.i367 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %125 = ptrtoint ptr %dbi_base5.i.i367 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %dbi_base5.i.i367, align 4
  %add.ptr.i.i368 = getelementptr i8, ptr %126, i32 1808
  %127 = ptrtoint ptr %add.ptr.i.i368 to i32
  %and.i.i.i369 = and i32 %127, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i369)
  %cmp.i.i.i370 = icmp eq i32 %and.i.i.i369, 0
  br i1 %cmp.i.i.i370, label %if.end.i.i.i372, label %do.end.i.i373

if.end.i.i.i372:                                  ; preds = %if.end.i.i371
  call void @__sanitizer_cov_trace_pc() #6
  %128 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i368) #4, !srcloc !111
  %129 = tail call i32 @llvm.bswap.i32(i32 %128) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit375

do.end.i.i373:                                    ; preds = %if.end.i.i371
  call void @__sanitizer_cov_trace_pc() #6
  %130 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %131, ptr noundef nonnull @.str) #7
  br label %dw_pcie_readl_dbi.exit375

dw_pcie_readl_dbi.exit375:                        ; preds = %do.end.i.i373, %if.end.i.i.i372, %if.then.i.i366
  %retval.0.i.i374 = phi i32 [ %call.i.i365, %if.then.i.i366 ], [ 0, %do.end.i.i373 ], [ %129, %if.end.i.i.i372 ]
  %and75 = and i32 %retval.0.i.i374, -161
  %or76 = or i32 %and75, 32
  %132 = ptrtoint ptr %ops.i.i359 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %ops.i.i359, align 8
  %tobool.not.i.i377 = icmp eq ptr %133, null
  br i1 %tobool.not.i.i377, label %dw_pcie_readl_dbi.exit375.if.end.i.i387_crit_edge, label %land.lhs.true.i.i380

dw_pcie_readl_dbi.exit375.if.end.i.i387_crit_edge: ; preds = %dw_pcie_readl_dbi.exit375
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i387

land.lhs.true.i.i380:                             ; preds = %dw_pcie_readl_dbi.exit375
  %write_dbi.i.i378 = getelementptr inbounds %struct.dw_pcie_ops, ptr %133, i32 0, i32 2
  %134 = ptrtoint ptr %write_dbi.i.i378 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %write_dbi.i.i378, align 4
  %tobool2.not.i.i379 = icmp eq ptr %135, null
  br i1 %tobool2.not.i.i379, label %land.lhs.true.i.i380.if.end.i.i387_crit_edge, label %if.then.i.i382

land.lhs.true.i.i380.if.end.i.i387_crit_edge:     ; preds = %land.lhs.true.i.i380
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i387

if.then.i.i382:                                   ; preds = %land.lhs.true.i.i380
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i381 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %136 = ptrtoint ptr %dbi_base.i.i381 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %dbi_base.i.i381, align 4
  tail call void %135(ptr noundef %pci, ptr noundef %137, i32 noundef 1808, i32 noundef 4, i32 noundef %or76) #4
  br label %dw_pcie_writel_dbi.exit390

if.end.i.i387:                                    ; preds = %land.lhs.true.i.i380.if.end.i.i387_crit_edge, %dw_pcie_readl_dbi.exit375.if.end.i.i387_crit_edge
  %dbi_base5.i.i383 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %138 = ptrtoint ptr %dbi_base5.i.i383 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %dbi_base5.i.i383, align 4
  %add.ptr.i.i384 = getelementptr i8, ptr %139, i32 1808
  %140 = ptrtoint ptr %add.ptr.i.i384 to i32
  %and.i.i.i385 = and i32 %140, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i385)
  %cmp.i.i.i386 = icmp eq i32 %and.i.i.i385, 0
  br i1 %cmp.i.i.i386, label %if.end.i.i.i388, label %do.end.i.i389

if.end.i.i.i388:                                  ; preds = %if.end.i.i387
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %141 = tail call i32 @llvm.bswap.i32(i32 %or76) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i384, i32 %141) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit390

do.end.i.i389:                                    ; preds = %if.end.i.i387
  call void @__sanitizer_cov_trace_pc() #6
  %142 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %143, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit390

dw_pcie_writel_dbi.exit390:                       ; preds = %do.end.i.i389, %if.end.i.i.i388, %if.then.i.i382
  %num_lanes = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 11
  %call.i.i391 = tail call i32 @of_property_read_variable_u32_array(ptr noundef %3, ptr noundef nonnull @.str.25, ptr noundef %num_lanes, i32 noundef 1, i32 noundef 0) #4
  %144 = ptrtoint ptr %num_lanes to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load i32, ptr %num_lanes, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %145)
  %tobool79.not = icmp eq i32 %145, 0
  br i1 %tobool79.not, label %do.body81, label %if.end93

do.body81:                                        ; preds = %dw_pcie_writel_dbi.exit390
  call void @__sanitizer_cov_trace_pc() #6
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr (i8, ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dw_pcie_setup.__UNIQUE_ID_ddebug253, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), i32 1), ptr blockaddress(@dw_pcie_setup, %cleanup)) #4
          to label %if.then88 [label %cleanup], !srcloc !122

if.then88:                                        ; preds = %do.body81
  call void @__sanitizer_cov_trace_pc() #6
  %146 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @dw_pcie_setup.__UNIQUE_ID_ddebug253, ptr noundef %147, ptr noundef nonnull @.str.28) #4
  br label %cleanup

if.end93:                                         ; preds = %dw_pcie_writel_dbi.exit390
  %and95 = and i32 %or76, -4128897
  %switch.tableidx = add i32 %145, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %switch.tableidx)
  %148 = icmp ult i32 %switch.tableidx, 8
  br i1 %148, label %switch.hole_check, label %if.end93.do.end170_crit_edge

if.end93.do.end170_crit_edge:                     ; preds = %if.end93
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end170

do.end170:                                        ; preds = %switch.hole_check.do.end170_crit_edge, %if.end93.do.end170_crit_edge
  %149 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %150, ptr noundef nonnull @.str.29, i32 noundef %145) #7
  br label %cleanup

switch.hole_check:                                ; preds = %if.end93
  %switch.maskindex = trunc i32 %switch.tableidx to i8
  %switch.shifted = lshr i8 -117, %switch.maskindex
  %151 = and i8 %switch.shifted, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %151)
  %switch.lobit.not = icmp eq i8 %151, 0
  br i1 %switch.lobit.not, label %switch.hole_check.do.end170_crit_edge, label %switch.lookup

switch.hole_check.do.end170_crit_edge:            ; preds = %switch.hole_check
  call void @__sanitizer_cov_trace_pc() #6
  br label %do.end170

switch.lookup:                                    ; preds = %switch.hole_check
  %switch.gep = getelementptr inbounds [8 x i32], ptr @switch.table.dw_pcie_setup, i32 0, i32 %switch.tableidx
  %152 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %152)
  %switch.load = load i32, ptr %switch.gep, align 4
  %or167 = or i32 %and95, %switch.load
  %153 = ptrtoint ptr %ops.i.i359 to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load ptr, ptr %ops.i.i359, align 8
  %tobool.not.i.i393 = icmp eq ptr %154, null
  br i1 %tobool.not.i.i393, label %switch.lookup.if.end.i.i403_crit_edge, label %land.lhs.true.i.i396

switch.lookup.if.end.i.i403_crit_edge:            ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i403

land.lhs.true.i.i396:                             ; preds = %switch.lookup
  %write_dbi.i.i394 = getelementptr inbounds %struct.dw_pcie_ops, ptr %154, i32 0, i32 2
  %155 = ptrtoint ptr %write_dbi.i.i394 to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load ptr, ptr %write_dbi.i.i394, align 4
  %tobool2.not.i.i395 = icmp eq ptr %156, null
  br i1 %tobool2.not.i.i395, label %land.lhs.true.i.i396.if.end.i.i403_crit_edge, label %if.then.i.i398

land.lhs.true.i.i396.if.end.i.i403_crit_edge:     ; preds = %land.lhs.true.i.i396
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i403

if.then.i.i398:                                   ; preds = %land.lhs.true.i.i396
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i397 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %157 = ptrtoint ptr %dbi_base.i.i397 to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load ptr, ptr %dbi_base.i.i397, align 4
  tail call void %156(ptr noundef %pci, ptr noundef %158, i32 noundef 1808, i32 noundef 4, i32 noundef %or167) #4
  br label %dw_pcie_writel_dbi.exit406

if.end.i.i403:                                    ; preds = %land.lhs.true.i.i396.if.end.i.i403_crit_edge, %switch.lookup.if.end.i.i403_crit_edge
  %dbi_base5.i.i399 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %159 = ptrtoint ptr %dbi_base5.i.i399 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %dbi_base5.i.i399, align 4
  %add.ptr.i.i400 = getelementptr i8, ptr %160, i32 1808
  %161 = ptrtoint ptr %add.ptr.i.i400 to i32
  %and.i.i.i401 = and i32 %161, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i401)
  %cmp.i.i.i402 = icmp eq i32 %and.i.i.i401, 0
  br i1 %cmp.i.i.i402, label %if.end.i.i.i404, label %do.end.i.i405

if.end.i.i.i404:                                  ; preds = %if.end.i.i403
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %162 = tail call i32 @llvm.bswap.i32(i32 %or167) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i400, i32 %162) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit406

do.end.i.i405:                                    ; preds = %if.end.i.i403
  call void @__sanitizer_cov_trace_pc() #6
  %163 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %164, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit406

dw_pcie_writel_dbi.exit406:                       ; preds = %do.end.i.i405, %if.end.i.i.i404, %if.then.i.i398
  %165 = ptrtoint ptr %ops.i.i359 to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load ptr, ptr %ops.i.i359, align 8
  %tobool.not.i.i408 = icmp eq ptr %166, null
  br i1 %tobool.not.i.i408, label %dw_pcie_writel_dbi.exit406.if.end.i.i419_crit_edge, label %land.lhs.true.i.i411

dw_pcie_writel_dbi.exit406.if.end.i.i419_crit_edge: ; preds = %dw_pcie_writel_dbi.exit406
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i419

land.lhs.true.i.i411:                             ; preds = %dw_pcie_writel_dbi.exit406
  %read_dbi.i.i409 = getelementptr inbounds %struct.dw_pcie_ops, ptr %166, i32 0, i32 1
  %167 = ptrtoint ptr %read_dbi.i.i409 to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load ptr, ptr %read_dbi.i.i409, align 4
  %tobool2.not.i.i410 = icmp eq ptr %168, null
  br i1 %tobool2.not.i.i410, label %land.lhs.true.i.i411.if.end.i.i419_crit_edge, label %if.then.i.i414

land.lhs.true.i.i411.if.end.i.i419_crit_edge:     ; preds = %land.lhs.true.i.i411
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i419

if.then.i.i414:                                   ; preds = %land.lhs.true.i.i411
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i412 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %169 = ptrtoint ptr %dbi_base.i.i412 to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load ptr, ptr %dbi_base.i.i412, align 4
  %call.i.i413 = tail call i32 %168(ptr noundef %pci, ptr noundef %170, i32 noundef 2060, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit423

if.end.i.i419:                                    ; preds = %land.lhs.true.i.i411.if.end.i.i419_crit_edge, %dw_pcie_writel_dbi.exit406.if.end.i.i419_crit_edge
  %dbi_base5.i.i415 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %171 = ptrtoint ptr %dbi_base5.i.i415 to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load ptr, ptr %dbi_base5.i.i415, align 4
  %add.ptr.i.i416 = getelementptr i8, ptr %172, i32 2060
  %173 = ptrtoint ptr %add.ptr.i.i416 to i32
  %and.i.i.i417 = and i32 %173, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i417)
  %cmp.i.i.i418 = icmp eq i32 %and.i.i.i417, 0
  br i1 %cmp.i.i.i418, label %if.end.i.i.i420, label %do.end.i.i421

if.end.i.i.i420:                                  ; preds = %if.end.i.i419
  call void @__sanitizer_cov_trace_pc() #6
  %174 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i416) #4, !srcloc !111
  %175 = tail call i32 @llvm.bswap.i32(i32 %174) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit423

do.end.i.i421:                                    ; preds = %if.end.i.i419
  call void @__sanitizer_cov_trace_pc() #6
  %176 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %177, ptr noundef nonnull @.str) #7
  br label %dw_pcie_readl_dbi.exit423

dw_pcie_readl_dbi.exit423:                        ; preds = %do.end.i.i421, %if.end.i.i.i420, %if.then.i.i414
  %retval.0.i.i422 = phi i32 [ %call.i.i413, %if.then.i.i414 ], [ 0, %do.end.i.i421 ], [ %175, %if.end.i.i.i420 ]
  %and174 = and i32 %retval.0.i.i422, -7937
  %178 = ptrtoint ptr %num_lanes to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %num_lanes, align 8
  %180 = zext i32 %179 to i64
  call void @__sanitizer_cov_trace_switch(i64 %180, ptr @__sancov_gen_cov_switch_values.47)
  switch i32 %179, label %dw_pcie_readl_dbi.exit423.sw.epilog248_crit_edge [
    i32 1, label %do.end191
    i32 2, label %do.end209
    i32 4, label %do.end227
    i32 8, label %do.end245
  ]

dw_pcie_readl_dbi.exit423.sw.epilog248_crit_edge: ; preds = %dw_pcie_readl_dbi.exit423
  call void @__sanitizer_cov_trace_pc() #6
  br label %sw.epilog248

do.end191:                                        ; preds = %dw_pcie_readl_dbi.exit423
  call void @__sanitizer_cov_trace_pc() #6
  %or193 = or i32 %and174, 256
  br label %sw.epilog248

do.end209:                                        ; preds = %dw_pcie_readl_dbi.exit423
  call void @__sanitizer_cov_trace_pc() #6
  %or211 = or i32 %and174, 512
  br label %sw.epilog248

do.end227:                                        ; preds = %dw_pcie_readl_dbi.exit423
  call void @__sanitizer_cov_trace_pc() #6
  %or229 = or i32 %and174, 1024
  br label %sw.epilog248

do.end245:                                        ; preds = %dw_pcie_readl_dbi.exit423
  call void @__sanitizer_cov_trace_pc() #6
  %or247 = or i32 %and174, 2048
  br label %sw.epilog248

sw.epilog248:                                     ; preds = %do.end245, %do.end227, %do.end209, %do.end191, %dw_pcie_readl_dbi.exit423.sw.epilog248_crit_edge
  %val.1 = phi i32 [ %and174, %dw_pcie_readl_dbi.exit423.sw.epilog248_crit_edge ], [ %or247, %do.end245 ], [ %or229, %do.end227 ], [ %or211, %do.end209 ], [ %or193, %do.end191 ]
  %181 = ptrtoint ptr %ops.i.i359 to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load ptr, ptr %ops.i.i359, align 8
  %tobool.not.i.i425 = icmp eq ptr %182, null
  br i1 %tobool.not.i.i425, label %sw.epilog248.if.end.i.i435_crit_edge, label %land.lhs.true.i.i428

sw.epilog248.if.end.i.i435_crit_edge:             ; preds = %sw.epilog248
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i435

land.lhs.true.i.i428:                             ; preds = %sw.epilog248
  %write_dbi.i.i426 = getelementptr inbounds %struct.dw_pcie_ops, ptr %182, i32 0, i32 2
  %183 = ptrtoint ptr %write_dbi.i.i426 to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load ptr, ptr %write_dbi.i.i426, align 4
  %tobool2.not.i.i427 = icmp eq ptr %184, null
  br i1 %tobool2.not.i.i427, label %land.lhs.true.i.i428.if.end.i.i435_crit_edge, label %if.then.i.i430

land.lhs.true.i.i428.if.end.i.i435_crit_edge:     ; preds = %land.lhs.true.i.i428
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i435

if.then.i.i430:                                   ; preds = %land.lhs.true.i.i428
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i429 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %185 = ptrtoint ptr %dbi_base.i.i429 to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load ptr, ptr %dbi_base.i.i429, align 4
  tail call void %184(ptr noundef %pci, ptr noundef %186, i32 noundef 2060, i32 noundef 4, i32 noundef %val.1) #4
  br label %dw_pcie_writel_dbi.exit438

if.end.i.i435:                                    ; preds = %land.lhs.true.i.i428.if.end.i.i435_crit_edge, %sw.epilog248.if.end.i.i435_crit_edge
  %dbi_base5.i.i431 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %187 = ptrtoint ptr %dbi_base5.i.i431 to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load ptr, ptr %dbi_base5.i.i431, align 4
  %add.ptr.i.i432 = getelementptr i8, ptr %188, i32 2060
  %189 = ptrtoint ptr %add.ptr.i.i432 to i32
  %and.i.i.i433 = and i32 %189, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i433)
  %cmp.i.i.i434 = icmp eq i32 %and.i.i.i433, 0
  br i1 %cmp.i.i.i434, label %if.end.i.i.i436, label %do.end.i.i437

if.end.i.i.i436:                                  ; preds = %if.end.i.i435
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %190 = tail call i32 @llvm.bswap.i32(i32 %val.1) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i432, i32 %190) #4, !srcloc !116
  br label %dw_pcie_writel_dbi.exit438

do.end.i.i437:                                    ; preds = %if.end.i.i435
  call void @__sanitizer_cov_trace_pc() #6
  %191 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %192, ptr noundef nonnull @.str.5) #7
  br label %dw_pcie_writel_dbi.exit438

dw_pcie_writel_dbi.exit438:                       ; preds = %do.end.i.i437, %if.end.i.i.i436, %if.then.i.i430
  %call.i439 = tail call ptr @of_find_property(ptr noundef %3, ptr noundef nonnull @.str.30, ptr noundef null) #4
  %tobool.i.not = icmp eq ptr %call.i439, null
  br i1 %tobool.i.not, label %dw_pcie_writel_dbi.exit438.cleanup_crit_edge, label %if.then250

dw_pcie_writel_dbi.exit438.cleanup_crit_edge:     ; preds = %dw_pcie_writel_dbi.exit438
  call void @__sanitizer_cov_trace_pc() #6
  br label %cleanup

if.then250:                                       ; preds = %dw_pcie_writel_dbi.exit438
  %193 = ptrtoint ptr %ops.i.i359 to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load ptr, ptr %ops.i.i359, align 8
  %tobool.not.i.i441 = icmp eq ptr %194, null
  br i1 %tobool.not.i.i441, label %if.then250.if.end.i.i452_crit_edge, label %land.lhs.true.i.i444

if.then250.if.end.i.i452_crit_edge:               ; preds = %if.then250
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i452

land.lhs.true.i.i444:                             ; preds = %if.then250
  %read_dbi.i.i442 = getelementptr inbounds %struct.dw_pcie_ops, ptr %194, i32 0, i32 1
  %195 = ptrtoint ptr %read_dbi.i.i442 to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load ptr, ptr %read_dbi.i.i442, align 4
  %tobool2.not.i.i443 = icmp eq ptr %196, null
  br i1 %tobool2.not.i.i443, label %land.lhs.true.i.i444.if.end.i.i452_crit_edge, label %if.then.i.i447

land.lhs.true.i.i444.if.end.i.i452_crit_edge:     ; preds = %land.lhs.true.i.i444
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i452

if.then.i.i447:                                   ; preds = %land.lhs.true.i.i444
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i445 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %197 = ptrtoint ptr %dbi_base.i.i445 to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load ptr, ptr %dbi_base.i.i445, align 4
  %call.i.i446 = tail call i32 %196(ptr noundef %pci, ptr noundef %198, i32 noundef 2848, i32 noundef 4) #4
  br label %dw_pcie_readl_dbi.exit456

if.end.i.i452:                                    ; preds = %land.lhs.true.i.i444.if.end.i.i452_crit_edge, %if.then250.if.end.i.i452_crit_edge
  %dbi_base5.i.i448 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %199 = ptrtoint ptr %dbi_base5.i.i448 to i32
  call void @__asan_load4_noabort(i32 %199)
  %200 = load ptr, ptr %dbi_base5.i.i448, align 4
  %add.ptr.i.i449 = getelementptr i8, ptr %200, i32 2848
  %201 = ptrtoint ptr %add.ptr.i.i449 to i32
  %and.i.i.i450 = and i32 %201, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i450)
  %cmp.i.i.i451 = icmp eq i32 %and.i.i.i450, 0
  br i1 %cmp.i.i.i451, label %if.end.i.i.i453, label %do.end.i.i454

if.end.i.i.i453:                                  ; preds = %if.end.i.i452
  call void @__sanitizer_cov_trace_pc() #6
  %202 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr.i.i449) #4, !srcloc !111
  %203 = tail call i32 @llvm.bswap.i32(i32 %202) #4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !112
  br label %dw_pcie_readl_dbi.exit456

do.end.i.i454:                                    ; preds = %if.end.i.i452
  call void @__sanitizer_cov_trace_pc() #6
  %204 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %205, ptr noundef nonnull @.str) #7
  br label %dw_pcie_readl_dbi.exit456

dw_pcie_readl_dbi.exit456:                        ; preds = %do.end.i.i454, %if.end.i.i.i453, %if.then.i.i447
  %retval.0.i.i455 = phi i32 [ %call.i.i446, %if.then.i.i447 ], [ 0, %do.end.i.i454 ], [ %203, %if.end.i.i.i453 ]
  %or252 = or i32 %retval.0.i.i455, 3
  %206 = ptrtoint ptr %ops.i.i359 to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load ptr, ptr %ops.i.i359, align 8
  %tobool.not.i.i458 = icmp eq ptr %207, null
  br i1 %tobool.not.i.i458, label %dw_pcie_readl_dbi.exit456.if.end.i.i468_crit_edge, label %land.lhs.true.i.i461

dw_pcie_readl_dbi.exit456.if.end.i.i468_crit_edge: ; preds = %dw_pcie_readl_dbi.exit456
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i468

land.lhs.true.i.i461:                             ; preds = %dw_pcie_readl_dbi.exit456
  %write_dbi.i.i459 = getelementptr inbounds %struct.dw_pcie_ops, ptr %207, i32 0, i32 2
  %208 = ptrtoint ptr %write_dbi.i.i459 to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load ptr, ptr %write_dbi.i.i459, align 4
  %tobool2.not.i.i460 = icmp eq ptr %209, null
  br i1 %tobool2.not.i.i460, label %land.lhs.true.i.i461.if.end.i.i468_crit_edge, label %if.then.i.i463

land.lhs.true.i.i461.if.end.i.i468_crit_edge:     ; preds = %land.lhs.true.i.i461
  call void @__sanitizer_cov_trace_pc() #6
  br label %if.end.i.i468

if.then.i.i463:                                   ; preds = %land.lhs.true.i.i461
  call void @__sanitizer_cov_trace_pc() #6
  %dbi_base.i.i462 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %210 = ptrtoint ptr %dbi_base.i.i462 to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %dbi_base.i.i462, align 4
  tail call void %209(ptr noundef %pci, ptr noundef %211, i32 noundef 2848, i32 noundef 4, i32 noundef %or252) #4
  br label %cleanup

if.end.i.i468:                                    ; preds = %land.lhs.true.i.i461.if.end.i.i468_crit_edge, %dw_pcie_readl_dbi.exit456.if.end.i.i468_crit_edge
  %dbi_base5.i.i464 = getelementptr inbounds %struct.dw_pcie, ptr %pci, i32 0, i32 1
  %212 = ptrtoint ptr %dbi_base5.i.i464 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %dbi_base5.i.i464, align 4
  %add.ptr.i.i465 = getelementptr i8, ptr %213, i32 2848
  %214 = ptrtoint ptr %add.ptr.i.i465 to i32
  %and.i.i.i466 = and i32 %214, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i466)
  %cmp.i.i.i467 = icmp eq i32 %and.i.i.i466, 0
  br i1 %cmp.i.i.i467, label %if.end.i.i.i469, label %do.end.i.i470

if.end.i.i.i469:                                  ; preds = %if.end.i.i468
  call void @__sanitizer_cov_trace_pc() #6
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 4", "r,~{memory}"(i32 0) #4, !srcloc !115
  tail call void @arm_heavy_mb() #4
  %215 = tail call i32 @llvm.bswap.i32(i32 %or252) #4
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %add.ptr.i.i465, i32 %215) #4, !srcloc !116
  br label %cleanup

do.end.i.i470:                                    ; preds = %if.end.i.i468
  call void @__sanitizer_cov_trace_pc() #6
  %216 = ptrtoint ptr %pci to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load ptr, ptr %pci, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %217, ptr noundef nonnull @.str.5) #7
  br label %cleanup

cleanup:                                          ; preds = %do.end.i.i470, %if.end.i.i.i469, %if.then.i.i463, %dw_pcie_writel_dbi.exit438.cleanup_crit_edge, %do.end170, %if.then88, %do.body81
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_dev_dbg(ptr noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @usleep_range_state(i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @of_property_read_variable_u32_array(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @of_find_property(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.smax.i32(i32, i32) #1

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #4

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #5 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 49)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #5 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 49)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { nounwind }
attributes #5 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #6 = { nomerge }
attributes #7 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !11, !12, !13, !14, !15, !16, !18, !20, !21, !22, !23, !25, !27, !28, !29, !30, !32, !33, !34, !35, !37, !38, !39, !40, !41, !43, !44, !45, !47, !49, !51, !53, !55, !56, !57, !58, !59, !60, !62, !63, !64, !66, !68, !69, !70, !71, !73, !74, !75, !77, !79, !80, !81, !82, !84, !85, !86, !88, !89, !90, !91, !93, !94, !95, !96, !98, !99}
!llvm.module.flags = !{!100, !101, !102, !103, !104, !105, !106, !107}
!llvm.ident = !{!108}

!0 = !{ptr @__ksymtab_dw_pcie_find_capability, !1, !"__ksymtab_dw_pcie_find_capability", i1 false, i1 false}
!1 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 56, i32 1}
!2 = !{ptr @__ksymtab_dw_pcie_find_ext_capability, !3, !"__ksymtab_dw_pcie_find_ext_capability", i1 false, i1 false}
!3 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 97, i32 1}
!4 = !{ptr @__ksymtab_dw_pcie_read, !5, !"__ksymtab_dw_pcie_read", i1 false, i1 false}
!5 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 119, i32 1}
!6 = !{ptr @__ksymtab_dw_pcie_write, !7, !"__ksymtab_dw_pcie_write", i1 false, i1 false}
!7 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 137, i32 1}
!8 = !{ptr @.str, !9, !"<string literal>", i1 false, i1 false}
!9 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 149, i32 3}
!10 = !{ptr @.str.1, !9, !"<string literal>", i1 false, i1 false}
!11 = !{ptr @.str.2, !9, !"<string literal>", i1 false, i1 false}
!12 = !{ptr @.str.3, !9, !"<string literal>", i1 false, i1 false}
!13 = !{ptr @.str.4, !9, !"<string literal>", i1 false, i1 false}
!14 = !{ptr @dw_pcie_read_dbi._entry, !9, !"_entry", i1 false, i1 false}
!15 = !{ptr @dw_pcie_read_dbi._entry_ptr, !9, !"_entry_ptr", i1 false, i1 false}
!16 = !{ptr @__ksymtab_dw_pcie_read_dbi, !17, !"__ksymtab_dw_pcie_read_dbi", i1 false, i1 false}
!17 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 153, i32 1}
!18 = !{ptr @.str.5, !19, !"<string literal>", i1 false, i1 false}
!19 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 166, i32 3}
!20 = !{ptr @.str.6, !19, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @dw_pcie_write_dbi._entry, !19, !"_entry", i1 false, i1 false}
!22 = !{ptr @dw_pcie_write_dbi._entry_ptr, !19, !"_entry_ptr", i1 false, i1 false}
!23 = !{ptr @__ksymtab_dw_pcie_write_dbi, !24, !"__ksymtab_dw_pcie_write_dbi", i1 false, i1 false}
!24 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 168, i32 1}
!25 = !{ptr @.str.7, !26, !"<string literal>", i1 false, i1 false}
!26 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 181, i32 3}
!27 = !{ptr @.str.8, !26, !"<string literal>", i1 false, i1 false}
!28 = !{ptr @dw_pcie_write_dbi2._entry, !26, !"_entry", i1 false, i1 false}
!29 = !{ptr @dw_pcie_write_dbi2._entry_ptr, !26, !"_entry_ptr", i1 false, i1 false}
!30 = !{ptr @.str.9, !31, !"<string literal>", i1 false, i1 false}
!31 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 486, i32 2}
!32 = !{ptr @.str.10, !31, !"<string literal>", i1 false, i1 false}
!33 = !{ptr @dw_pcie_prog_inbound_atu._entry, !31, !"_entry", i1 false, i1 false}
!34 = !{ptr @dw_pcie_prog_inbound_atu._entry_ptr, !31, !"_entry_ptr", i1 false, i1 false}
!35 = !{ptr @.str.11, !36, !"<string literal>", i1 false, i1 false}
!36 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 518, i32 4}
!37 = !{ptr @.str.12, !36, !"<string literal>", i1 false, i1 false}
!38 = !{ptr @.str.13, !36, !"<string literal>", i1 false, i1 false}
!39 = !{ptr @dw_pcie_wait_for_link._entry, !36, !"_entry", i1 false, i1 false}
!40 = !{ptr @dw_pcie_wait_for_link._entry_ptr, !36, !"_entry_ptr", i1 false, i1 false}
!41 = !{ptr @.str.15, !42, !"<string literal>", i1 false, i1 false}
!42 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 524, i32 2}
!43 = !{ptr @dw_pcie_wait_for_link._entry.14, !42, !"_entry", i1 false, i1 false}
!44 = !{ptr @dw_pcie_wait_for_link._entry_ptr.16, !42, !"_entry_ptr", i1 false, i1 false}
!45 = !{ptr @__ksymtab_dw_pcie_wait_for_link, !46, !"__ksymtab_dw_pcie_wait_for_link", i1 false, i1 false}
!46 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 528, i32 1}
!47 = !{ptr @__ksymtab_dw_pcie_link_up, !48, !"__ksymtab_dw_pcie_link_up", i1 false, i1 false}
!48 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 541, i32 1}
!49 = !{ptr @__ksymtab_dw_pcie_upconfig_setup, !50, !"__ksymtab_dw_pcie_upconfig_setup", i1 false, i1 false}
!50 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 551, i32 1}
!51 = !{ptr @.str.17, !52, !"<string literal>", i1 false, i1 false}
!52 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 674, i32 56}
!53 = !{ptr @.str.18, !54, !"<string literal>", i1 false, i1 false}
!54 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 691, i32 2}
!55 = !{ptr @.str.19, !54, !"<string literal>", i1 false, i1 false}
!56 = !{ptr @dw_pcie_iatu_detect._entry, !54, !"_entry", i1 false, i1 false}
!57 = !{ptr @dw_pcie_iatu_detect._entry_ptr, !54, !"_entry_ptr", i1 false, i1 false}
!58 = !{ptr @.str.20, !54, !"<string literal>", i1 false, i1 false}
!59 = !{ptr @.str.21, !54, !"<string literal>", i1 false, i1 false}
!60 = !{ptr @.str.23, !61, !"<string literal>", i1 false, i1 false}
!61 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 694, i32 2}
!62 = !{ptr @dw_pcie_iatu_detect._entry.22, !61, !"_entry", i1 false, i1 false}
!63 = !{ptr @dw_pcie_iatu_detect._entry_ptr.24, !61, !"_entry_ptr", i1 false, i1 false}
!64 = !{ptr @.str.25, !65, !"<string literal>", i1 false, i1 false}
!65 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 729, i32 27}
!66 = !{ptr @.str.26, !67, !"<string literal>", i1 false, i1 false}
!67 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 731, i32 3}
!68 = !{ptr @.str.27, !67, !"<string literal>", i1 false, i1 false}
!69 = !{ptr @.str.28, !67, !"<string literal>", i1 false, i1 false}
!70 = !{ptr @dw_pcie_setup.__UNIQUE_ID_ddebug253, !67, !"__UNIQUE_ID_ddebug253", i1 false, i1 false}
!71 = !{ptr @.str.29, !72, !"<string literal>", i1 false, i1 false}
!72 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 752, i32 3}
!73 = !{ptr @dw_pcie_setup._entry, !72, !"_entry", i1 false, i1 false}
!74 = !{ptr @dw_pcie_setup._entry_ptr, !72, !"_entry_ptr", i1 false, i1 false}
!75 = !{ptr @.str.30, !76, !"<string literal>", i1 false, i1 false}
!76 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 776, i32 32}
!77 = !{ptr @.str.31, !78, !"<string literal>", i1 false, i1 false}
!78 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 362, i32 2}
!79 = !{ptr @.str.32, !78, !"<string literal>", i1 false, i1 false}
!80 = !{ptr @__dw_pcie_prog_outbound_atu._entry, !78, !"_entry", i1 false, i1 false}
!81 = !{ptr @__dw_pcie_prog_outbound_atu._entry_ptr, !78, !"_entry_ptr", i1 false, i1 false}
!82 = !{ptr @.str.33, !83, !"<string literal>", i1 false, i1 false}
!83 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 310, i32 2}
!84 = !{ptr @dw_pcie_prog_outbound_atu_unroll._entry, !83, !"_entry", i1 false, i1 false}
!85 = !{ptr @dw_pcie_prog_outbound_atu_unroll._entry_ptr, !83, !"_entry_ptr", i1 false, i1 false}
!86 = !{ptr @.str.34, !87, !"<string literal>", i1 false, i1 false}
!87 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 210, i32 3}
!88 = !{ptr @.str.35, !87, !"<string literal>", i1 false, i1 false}
!89 = !{ptr @dw_pcie_writel_atu._entry, !87, !"_entry", i1 false, i1 false}
!90 = !{ptr @dw_pcie_writel_atu._entry_ptr, !87, !"_entry_ptr", i1 false, i1 false}
!91 = !{ptr @.str.36, !92, !"<string literal>", i1 false, i1 false}
!92 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 194, i32 3}
!93 = !{ptr @.str.37, !92, !"<string literal>", i1 false, i1 false}
!94 = !{ptr @dw_pcie_readl_atu._entry, !92, !"_entry", i1 false, i1 false}
!95 = !{ptr @dw_pcie_readl_atu._entry_ptr, !92, !"_entry_ptr", i1 false, i1 false}
!96 = !{ptr @.str.38, !97, !"<string literal>", i1 false, i1 false}
!97 = !{!"../drivers/pci/controller/dwc/pcie-designware.c", i32 437, i32 2}
!98 = !{ptr @dw_pcie_prog_inbound_atu_unroll._entry, !97, !"_entry", i1 false, i1 false}
!99 = !{ptr @dw_pcie_prog_inbound_atu_unroll._entry_ptr, !97, !"_entry_ptr", i1 false, i1 false}
!100 = !{i32 1, !"wchar_size", i32 2}
!101 = !{i32 1, !"min_enum_size", i32 4}
!102 = !{i32 8, !"branch-target-enforcement", i32 0}
!103 = !{i32 8, !"sign-return-address", i32 0}
!104 = !{i32 8, !"sign-return-address-all", i32 0}
!105 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!106 = !{i32 7, !"uwtable", i32 1}
!107 = !{i32 7, !"frame-pointer", i32 2}
!108 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!109 = !{i64 5175494}
!110 = !{i64 2154710336}
!111 = !{i64 5176332}
!112 = !{i64 2154709902}
!113 = !{i64 5176112}
!114 = !{i64 2154710542}
!115 = !{i64 2154712201}
!116 = !{i64 5175914}
!117 = !{i64 2154712564}
!118 = !{i64 5175294}
!119 = !{i64 2154712927}
!120 = !{i64 5175717}
!121 = !{i64 2154745572}
!122 = !{i64 2148775647, i64 2148775652, i64 2148775665, i64 2148775709, i64 2148775743, i64 2148775764}
