$date
	Tue Apr 16 17:34:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module multiplier_fsmd_tb $end
$var wire 9 ! result [8:0] $end
$var wire 1 " ready $end
$var reg 4 # a_in [3:0] $end
$var reg 4 $ b_in [3:0] $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' start $end
$scope module ml1 $end
$var wire 4 ( a_in [3:0] $end
$var wire 4 ) b_in [3:0] $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' start $end
$var reg 4 * a_reg [3:0] $end
$var reg 8 + counter [7:0] $end
$var reg 1 " ready $end
$var reg 9 , result [8:0] $end
$var reg 2 - state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
bx ,
bx +
bx *
b0 )
b0 (
0'
1&
0%
b0 $
b0 #
x"
bx !
$end
#10
b0 !
b0 ,
0"
b0 *
b0 +
b0 -
1%
#20
0%
#30
1"
b1 -
1%
b1001 $
b1001 )
b1011 #
b1011 (
1'
0&
#40
0%
#50
0"
b10 -
b1011 *
b1001 !
b1001 ,
1%
0'
#60
0%
#70
b1011100 !
b1011100 ,
b1 +
1%
#80
0%
#90
b101110 !
b101110 ,
b10 +
1%
#100
0%
#110
b10111 !
b10111 ,
b11 +
1%
#120
0%
#130
b0 -
b1100011 !
b1100011 ,
b100 +
1%
#140
0%
#150
1"
1%
#160
0%
#170
1%
#180
0%
#190
1%
#200
0%
#210
1%
#220
0%
#230
1%
#240
0%
#250
1%
#260
0%
#270
1%
#280
0%
#290
1%
#300
0%
#310
1%
#320
0%
#330
1%
#340
0%
#350
1%
#360
0%
#370
1%
#380
0%
#390
1%
#400
0%
#410
1%
#420
0%
#430
1%
#440
0%
#450
1%
#460
0%
#470
1%
#480
0%
#490
1%
#500
0%
#510
1%
#520
0%
#530
1%
#540
0%
#550
1%
#560
0%
#570
1%
#580
0%
#590
1%
#600
0%
#610
1%
#620
0%
#630
1%
#640
0%
#650
1%
#660
0%
#670
1%
#680
0%
#690
1%
#700
0%
#710
1%
#720
0%
#730
1%
#740
0%
#750
1%
#760
0%
#770
1%
#780
0%
#790
1%
#800
0%
#810
1%
#820
0%
#830
1%
#840
0%
#850
1%
#860
0%
#870
1%
#880
0%
#890
1%
#900
0%
#910
1%
#920
0%
#930
1%
#940
0%
#950
1%
#960
0%
#970
1%
#980
0%
#990
1%
#1000
0%
