STATIC int\r\nF_1 (\r\nstruct V_1 * * V_2 ,\r\nstruct V_3 * V_4 ,\r\nT_1 V_5 ,\r\nint V_6 )\r\n{\r\nstruct V_7 V_8 ;\r\nstruct V_9 * V_10 ;\r\nT_1 V_11 ;\r\nT_2 V_12 ;\r\nint V_13 ;\r\nint V_14 ;\r\nint V_15 ;\r\nint error ;\r\nV_11 = V_5 ;\r\nV_13 = V_6 ;\r\nwhile ( V_13 > 0 ) {\r\nV_15 = 1 ;\r\nerror = F_2 ( V_4 , ( V_16 ) V_11 , V_13 ,\r\n& V_8 , & V_15 , V_17 ) ;\r\nif ( error ) {\r\nreturn ( error ) ;\r\n}\r\nASSERT ( V_15 == 1 ) ;\r\nASSERT ( V_8 . V_18 != V_19 ) ;\r\nif ( V_8 . V_18 != V_20 ) {\r\nV_12 = F_3 ( V_4 -> V_21 ,\r\nV_8 . V_18 ) ;\r\nV_14 = F_4 ( V_4 -> V_21 ,\r\nV_8 . V_22 ) ;\r\nV_10 = F_5 ( * V_2 ,\r\nV_4 -> V_21 -> V_23 ,\r\nV_12 , V_14 , 0 ) ;\r\nif ( ! V_10 )\r\nreturn V_24 ;\r\nF_6 ( * V_2 , V_10 ) ;\r\nerror = F_7 ( V_2 , V_4 ) ;\r\nif ( error )\r\nreturn ( error ) ;\r\n}\r\nV_11 += V_8 . V_22 ;\r\nV_13 -= V_8 . V_22 ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nSTATIC int\r\nF_8 (\r\nstruct V_1 * * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_9 * V_10 )\r\n{\r\nstruct V_25 * V_26 ;\r\nstruct V_27 V_28 ;\r\nstruct V_29 * V_30 ;\r\nstruct V_31 * V_32 ;\r\nstruct V_33 * V_34 ;\r\nstruct V_33 * V_35 ;\r\nint error ;\r\nint V_36 ;\r\nint V_37 ;\r\nint V_38 ;\r\nint V_39 ;\r\nV_26 = V_10 -> V_40 ;\r\nF_9 ( & V_28 , V_26 ) ;\r\nV_36 = 0 ;\r\nV_30 = F_10 ( V_26 ) ;\r\nfor ( V_39 = 0 ; V_39 < V_28 . V_36 ; V_30 ++ , V_39 ++ ) {\r\nif ( F_11 ( V_30 -> V_41 ) &&\r\n( ( V_30 -> V_42 & V_43 ) == 0 ) ) {\r\nV_32 = F_12 ( V_26 , V_39 ) ;\r\nif ( V_32 -> V_44 )\r\nV_36 ++ ;\r\n}\r\n}\r\nif ( V_36 == 0 ) {\r\nF_13 ( * V_2 , V_10 ) ;\r\nreturn 0 ;\r\n}\r\nV_37 = V_36 * sizeof( V_45 ) ;\r\nV_34 = F_14 ( V_37 , V_46 ) ;\r\nV_35 = V_34 ;\r\nV_30 = F_10 ( V_26 ) ;\r\nfor ( V_39 = 0 ; V_39 < V_28 . V_36 ; V_30 ++ , V_39 ++ ) {\r\nif ( F_11 ( V_30 -> V_41 ) &&\r\n( ( V_30 -> V_42 & V_43 ) == 0 ) ) {\r\nV_32 = F_12 ( V_26 , V_39 ) ;\r\nif ( V_32 -> V_44 ) {\r\nV_35 -> V_44 = F_15 ( V_32 -> V_44 ) ;\r\nV_35 -> V_47 = F_16 ( V_4 -> V_21 ,\r\nF_15 ( V_32 -> V_47 ) ) ;\r\nV_35 ++ ;\r\n}\r\n}\r\n}\r\nF_13 ( * V_2 , V_10 ) ;\r\nerror = 0 ;\r\nfor ( V_35 = V_34 , V_39 = 0 ; V_39 < V_36 ; V_39 ++ , V_35 ++ ) {\r\nV_38 = F_1 ( V_2 , V_4 ,\r\nV_35 -> V_44 , V_35 -> V_47 ) ;\r\nif ( error == 0 )\r\nerror = V_38 ;\r\n}\r\nF_17 ( V_34 ) ;\r\nreturn error ;\r\n}\r\nSTATIC int\r\nF_18 (\r\nstruct V_1 * * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_9 * V_10 ,\r\nint V_48 )\r\n{\r\nT_3 * V_49 ;\r\nT_4 * V_50 ;\r\nT_1 V_51 ;\r\nT_2 V_52 , V_53 ;\r\nint error , V_39 ;\r\nstruct V_9 * V_54 ;\r\nstruct V_55 * V_56 ;\r\nstruct V_57 V_28 ;\r\nif ( V_48 > V_58 ) {\r\nF_13 ( * V_2 , V_10 ) ;\r\nreturn F_19 ( V_59 ) ;\r\n}\r\nV_50 = V_10 -> V_40 ;\r\nV_4 -> V_60 -> V_61 ( & V_28 , V_50 ) ;\r\nV_52 = V_10 -> V_62 ;\r\nif ( ! V_28 . V_36 ) {\r\nF_13 ( * V_2 , V_10 ) ;\r\nreturn 0 ;\r\n}\r\nV_56 = V_4 -> V_60 -> V_63 ( V_50 ) ;\r\nV_51 = F_15 ( V_56 [ 0 ] . V_64 ) ;\r\nF_13 ( * V_2 , V_10 ) ;\r\nfor ( V_39 = 0 ; V_39 < V_28 . V_36 ; V_39 ++ ) {\r\nerror = F_20 ( * V_2 , V_4 , V_51 , - 2 , & V_54 ,\r\nV_65 ) ;\r\nif ( error )\r\nreturn ( error ) ;\r\nif ( V_54 ) {\r\nV_53 = F_21 ( V_54 ) ;\r\nV_49 = V_54 -> V_40 ;\r\nswitch ( V_49 -> V_66 ) {\r\ncase F_22 ( V_67 ) :\r\ncase F_22 ( V_68 ) :\r\nerror = F_18 ( V_2 , V_4 ,\r\nV_54 , V_48 + 1 ) ;\r\nbreak;\r\ncase F_22 ( V_69 ) :\r\ncase F_22 ( V_70 ) :\r\nerror = F_8 ( V_2 , V_4 ,\r\nV_54 ) ;\r\nbreak;\r\ndefault:\r\nerror = F_19 ( V_59 ) ;\r\nF_13 ( * V_2 , V_54 ) ;\r\nbreak;\r\n}\r\nif ( error )\r\nreturn error ;\r\nerror = F_23 ( * V_2 , V_4 , 0 , V_53 ,\r\n& V_54 , V_65 ) ;\r\nif ( error )\r\nreturn error ;\r\nF_6 ( * V_2 , V_54 ) ;\r\n}\r\nif ( V_39 + 1 < V_28 . V_36 ) {\r\nerror = F_20 ( * V_2 , V_4 , 0 , V_52 ,\r\n& V_10 , V_65 ) ;\r\nif ( error )\r\nreturn error ;\r\nV_51 = F_15 ( V_56 [ V_39 + 1 ] . V_64 ) ;\r\nF_13 ( * V_2 , V_10 ) ;\r\n}\r\nerror = F_7 ( V_2 , V_4 ) ;\r\nif ( error )\r\nreturn error ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_24 (\r\nstruct V_1 * * V_2 ,\r\nstruct V_3 * V_4 )\r\n{\r\nstruct V_71 * V_49 ;\r\nstruct V_9 * V_10 ;\r\nT_2 V_5 ;\r\nint error ;\r\nerror = F_20 ( * V_2 , V_4 , 0 , - 1 , & V_10 , V_65 ) ;\r\nif ( error )\r\nreturn error ;\r\nV_5 = V_10 -> V_62 ;\r\nV_49 = V_10 -> V_40 ;\r\nswitch ( V_49 -> V_66 ) {\r\ncase F_22 ( V_67 ) :\r\ncase F_22 ( V_68 ) :\r\nerror = F_18 ( V_2 , V_4 , V_10 , 1 ) ;\r\nbreak;\r\ncase F_22 ( V_69 ) :\r\ncase F_22 ( V_70 ) :\r\nerror = F_8 ( V_2 , V_4 , V_10 ) ;\r\nbreak;\r\ndefault:\r\nerror = F_19 ( V_59 ) ;\r\nF_13 ( * V_2 , V_10 ) ;\r\nbreak;\r\n}\r\nif ( error )\r\nreturn error ;\r\nerror = F_23 ( * V_2 , V_4 , 0 , V_5 , & V_10 , V_65 ) ;\r\nif ( error )\r\nreturn error ;\r\nF_6 ( * V_2 , V_10 ) ;\r\nerror = F_7 ( V_2 , V_4 ) ;\r\nreturn error ;\r\n}\r\nint\r\nF_25 ( T_5 * V_4 )\r\n{\r\nT_6 * V_2 ;\r\nT_7 * V_72 ;\r\nint error ;\r\nV_72 = V_4 -> V_21 ;\r\nASSERT ( ! F_26 ( V_72 , V_4 ) ) ;\r\nF_27 ( V_4 , V_73 ) ;\r\nif ( ! F_28 ( V_4 ) ||\r\nV_4 -> V_74 . V_75 == V_76 ) {\r\nF_29 ( V_4 , V_73 ) ;\r\nreturn 0 ;\r\n}\r\nF_29 ( V_4 , V_73 ) ;\r\nV_2 = F_30 ( V_72 , V_77 ) ;\r\nerror = F_31 ( V_2 , & F_32 ( V_72 ) -> V_78 , 0 , 0 ) ;\r\nif ( error ) {\r\nF_33 ( V_2 , 0 ) ;\r\nreturn ( error ) ;\r\n}\r\nF_27 ( V_4 , V_79 ) ;\r\nF_34 ( V_2 , V_4 , 0 ) ;\r\nif ( ! F_28 ( V_4 ) ||\r\nV_4 -> V_74 . V_75 == V_76 ) {\r\nerror = 0 ;\r\ngoto V_80;\r\n}\r\nerror = F_24 ( & V_2 , V_4 ) ;\r\nif ( error )\r\ngoto V_80;\r\nerror = F_35 ( & V_2 , V_4 , V_65 , 0 ) ;\r\nif ( error )\r\ngoto V_80;\r\nerror = F_36 ( V_2 , V_81 ) ;\r\nF_29 ( V_4 , V_79 ) ;\r\nreturn ( error ) ;\r\nV_80:\r\nF_33 ( V_2 , V_81 | V_82 ) ;\r\nF_29 ( V_4 , V_79 ) ;\r\nreturn ( error ) ;\r\n}
