#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 12 20:20:17 2019
# Process ID: 16020
# Current directory: D:/competition_synthesize
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24544 D:\competition_synthesize\competition.xpr
# Log file: D:/competition_synthesize/vivado.log
# Journal file: D:/competition_synthesize\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/competition_synthesize/competition.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/competition_synthesize/competition.srcs/sources_1/new/hhh.v] -no_script -reset -force -quiet
remove_files  D:/competition_synthesize/competition.srcs/sources_1/new/hhh.v
close [ open D:/competition_synthesize/competition.srcs/sources_1/new/ov7725.v w ]
add_files D:/competition_synthesize/competition.srcs/sources_1/new/ov7725.v
update_compile_order -fileset sources_1
close [ open D:/competition_synthesize/competition.srcs/sources_1/new/IICctrl_0.v w ]
add_files D:/competition_synthesize/competition.srcs/sources_1/new/IICctrl_0.v
update_compile_order -fileset sources_1
add_files -norecurse D:/study/fpga/gesture_recognition/ov7725_EGO1/Chapter_12/Digital_camera/files/HDL_source/IP_Catalog/XUP_cam_ov7670_ov7725_1.0/cam_ov7670_ov7725.v
update_compile_order -fileset sources_1
add_files -norecurse {D:/study/fpga/gesture_recognition/ov7725_EGO1/Chapter_12/Digital_camera/files/HDL_source/IP_Catalog/XUP_IICctrl_1.0/sources_1/imports/src/I2C_Controller.v D:/study/fpga/gesture_recognition/ov7725_EGO1/Chapter_12/Digital_camera/files/HDL_source/IP_Catalog/XUP_IICctrl_1.0/sources_1/imports/src/IICctrl.v}
update_compile_order -fileset sources_1
add_files -norecurse D:/study/fpga/gesture_recognition/ov7725_EGO1/Chapter_12/Digital_camera/files/HDL_source/IP_Catalog/XUP_ov7725_regData_1.0/ov7725_regData.v
update_compile_order -fileset sources_1
add_files -norecurse D:/study/fpga/gesture_recognition/ov7725_EGO1/Chapter_12/Digital_camera/files/HDL_source/IP_Catalog/XUP_ram_read_1.0/ram_read.v
update_compile_order -fileset sources_1
add_files -norecurse D:/study/fpga/gesture_recognition/ov7725_EGO1/Chapter_12/Digital_camera/files/HDL_source/IP_Catalog/XUP_vga_1.0/vga_1.0/src/vga.v
update_compile_order -fileset sources_1
close [ open D:/competition_synthesize/competition.srcs/sources_1/new/ov7725_regData_0.v w ]
add_files D:/competition_synthesize/competition.srcs/sources_1/new/ov7725_regData_0.v
update_compile_order -fileset sources_1
close [ open D:/competition_synthesize/competition.srcs/sources_1/new/cam_ov7670_ov7725_0.v w ]
add_files D:/competition_synthesize/competition.srcs/sources_1/new/cam_ov7670_ov7725_0.v
update_compile_order -fileset sources_1
close [ open D:/competition_synthesize/competition.srcs/sources_1/new/ram_read_0.v w ]
add_files D:/competition_synthesize/competition.srcs/sources_1/new/ram_read_0.v
update_compile_order -fileset sources_1
close [ open D:/competition_synthesize/competition.srcs/sources_1/new/vga_0.v w ]
add_files D:/competition_synthesize/competition.srcs/sources_1/new/vga_0.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/competition_synthesize/competition.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {76800} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/competition_synthesize/competition.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
generate_target all [get_files  d:/competition_synthesize/competition.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/competition_synthesize/competition.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/competition_synthesize/competition.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/competition_synthesize/competition.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory D:/competition_synthesize/competition.ip_user_files/sim_scripts -ip_user_files_dir D:/competition_synthesize/competition.ip_user_files -ipstatic_source_dir D:/competition_synthesize/competition.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/competition_synthesize/competition.cache/compile_simlib/modelsim} {questa=D:/competition_synthesize/competition.cache/compile_simlib/questa} {riviera=D:/competition_synthesize/competition.cache/compile_simlib/riviera} {activehdl=D:/competition_synthesize/competition.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
