create_clock -name clk_in -period 31.25 -waveform {0 15.625} [get_ports {clk_in}]
derive_pll_clocks
derive_clock_uncertainty

set_false_path -from [get_keepers {periodh_duty_reg[0] periodh_duty_reg[1] periodh_duty_reg[2] periodh_duty_reg[3] periodh_duty_reg[4] periodh_duty_reg[5] periodh_duty_reg[6] periodh_duty_reg[7] periodh_duty_reg[8] periodh_duty_reg[9] periodh_duty_reg[10] periodh_duty_reg[11] periodh_duty_reg[12]}] -to [get_cells {duty_count_reg[0] duty_count_reg[1] duty_count_reg[2] duty_count_reg[3] duty_count_reg[4] duty_count_reg[5] duty_count_reg[6] duty_count_reg[7] duty_count_reg[8] duty_count_reg[9] duty_count_reg[10] duty_count_reg[11] duty_count_reg[12] duty_count_reg[13] duty_count_reg[14] duty_count_reg[15] duty_count_reg[16] duty_count_reg[17] duty_count_reg[18] duty_count_reg[19] duty_count_reg[20]}]
set_false_path -from [get_keepers {periodl_reg[0] periodl_reg[1] periodl_reg[2] periodl_reg[3] periodl_reg[4] periodl_reg[5] periodl_reg[6] periodl_reg[7] periodl_reg[8] periodl_reg[9] periodl_reg[10] periodl_reg[11] periodl_reg[12] periodl_reg[13] periodl_reg[14] periodl_reg[15]}] -to [get_cells {duty_count_reg[0] duty_count_reg[1] duty_count_reg[2] duty_count_reg[3] duty_count_reg[4] duty_count_reg[5] duty_count_reg[6] duty_count_reg[7] duty_count_reg[8] duty_count_reg[9] duty_count_reg[10] duty_count_reg[11] duty_count_reg[12] duty_count_reg[13] duty_count_reg[14] duty_count_reg[15] duty_count_reg[16] duty_count_reg[17] duty_count_reg[18] duty_count_reg[19] duty_count_reg[20]}]