\hypertarget{group__SPI__CR1__Bit__Positions}{}\doxysection{SPI\+\_\+\+CR1 Bit Position Definitions}
\label{group__SPI__CR1__Bit__Positions}\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}


Bit position definitions for SPI\+\_\+\+CR1 register.  


Collaboration diagram for SPI\+\_\+\+CR1 Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__SPI__CR1__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~0
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~1
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~2
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~3
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~6
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~7
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~8
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~9
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~10
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\+\_\+\+CR1\+\_\+\+DFF}}~11
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~12
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~13
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~14
\item 
\#define \mbox{\hyperlink{group__SPI__CR1__Bit__Positions_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~15
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for SPI\+\_\+\+CR1 register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga43608d3c2959fc9ca64398d61cbf484e}\label{group__SPI__CR1__Bit__Positions_ga43608d3c2959fc9ca64398d61cbf484e}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_BIDIMODE@{SPI\_CR1\_BIDIMODE}}
\index{SPI\_CR1\_BIDIMODE@{SPI\_CR1\_BIDIMODE}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_BIDIMODE}{SPI\_CR1\_BIDIMODE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BIDIMODE~15}

Bidirectional Data Mode Enable \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga378953916b7701bd49f063c0366b703f}\label{group__SPI__CR1__Bit__Positions_ga378953916b7701bd49f063c0366b703f}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_BIDIOE@{SPI\_CR1\_BIDIOE}}
\index{SPI\_CR1\_BIDIOE@{SPI\_CR1\_BIDIOE}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_BIDIOE}{SPI\_CR1\_BIDIOE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BIDIOE~14}

Output Enable in Bidirectional Mode \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga261af22667719a32b3ce566c1e261936}\label{group__SPI__CR1__Bit__Positions_ga261af22667719a32b3ce566c1e261936}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_BR@{SPI\_CR1\_BR}}
\index{SPI\_CR1\_BR@{SPI\_CR1\_BR}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_BR}{SPI\_CR1\_BR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR~3}

Baud Rate Control \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga97602d8ded14bbd2c1deadaf308755a3}\label{group__SPI__CR1__Bit__Positions_ga97602d8ded14bbd2c1deadaf308755a3}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_CPHA@{SPI\_CR1\_CPHA}}
\index{SPI\_CR1\_CPHA@{SPI\_CR1\_CPHA}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_CPHA}{SPI\_CR1\_CPHA}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CPHA~0}

Clock Phase \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga2616a10f5118cdc68fbdf0582481e124}\label{group__SPI__CR1__Bit__Positions_ga2616a10f5118cdc68fbdf0582481e124}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_CPOL@{SPI\_CR1\_CPOL}}
\index{SPI\_CR1\_CPOL@{SPI\_CR1\_CPOL}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_CPOL}{SPI\_CR1\_CPOL}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CPOL~1}

Clock Polarity \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_gac9339b7c6466f09ad26c26b3bb81c51b}\label{group__SPI__CR1__Bit__Positions_gac9339b7c6466f09ad26c26b3bb81c51b}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_CRCEN@{SPI\_CR1\_CRCEN}}
\index{SPI\_CR1\_CRCEN@{SPI\_CR1\_CRCEN}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_CRCEN}{SPI\_CR1\_CRCEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CRCEN~13}

CRC Calculation Enable \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga57072f13c2e54c12186ae8c5fdecb250}\label{group__SPI__CR1__Bit__Positions_ga57072f13c2e54c12186ae8c5fdecb250}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_CRCNEXT@{SPI\_CR1\_CRCNEXT}}
\index{SPI\_CR1\_CRCNEXT@{SPI\_CR1\_CRCNEXT}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_CRCNEXT}{SPI\_CR1\_CRCNEXT}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CRCNEXT~12}

CRC Transfer Next \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga3ffabea0de695a19198d906bf6a1d9fd}\label{group__SPI__CR1__Bit__Positions_ga3ffabea0de695a19198d906bf6a1d9fd}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_DFF@{SPI\_CR1\_DFF}}
\index{SPI\_CR1\_DFF@{SPI\_CR1\_DFF}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_DFF}{SPI\_CR1\_DFF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+DFF~11}

Data Frame Format \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_gab929e9d5ddbb66f229c501ab18d0e6e8}\label{group__SPI__CR1__Bit__Positions_gab929e9d5ddbb66f229c501ab18d0e6e8}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_LSBFIRST@{SPI\_CR1\_LSBFIRST}}
\index{SPI\_CR1\_LSBFIRST@{SPI\_CR1\_LSBFIRST}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_LSBFIRST}{SPI\_CR1\_LSBFIRST}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+LSBFIRST~7}

Frame Format \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga5b3b6ae107fc37bf18e14506298d7a55}\label{group__SPI__CR1__Bit__Positions_ga5b3b6ae107fc37bf18e14506298d7a55}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_MSTR@{SPI\_CR1\_MSTR}}
\index{SPI\_CR1\_MSTR@{SPI\_CR1\_MSTR}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_MSTR}{SPI\_CR1\_MSTR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+MSTR~2}

Master Selection \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga9ffecf774b84a8cdc11ab1f931791883}\label{group__SPI__CR1__Bit__Positions_ga9ffecf774b84a8cdc11ab1f931791883}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_RXONLY@{SPI\_CR1\_RXONLY}}
\index{SPI\_CR1\_RXONLY@{SPI\_CR1\_RXONLY}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_RXONLY}{SPI\_CR1\_RXONLY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+RXONLY~10}

Receive Only \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_gac5a646d978d3b98eb7c6a5d95d75c3f9}\label{group__SPI__CR1__Bit__Positions_gac5a646d978d3b98eb7c6a5d95d75c3f9}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_SPE@{SPI\_CR1\_SPE}}
\index{SPI\_CR1\_SPE@{SPI\_CR1\_SPE}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_SPE}{SPI\_CR1\_SPE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SPE~6}

SPI Peripheral Enable \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga5f154374b58c0234f82ea326cb303a1e}\label{group__SPI__CR1__Bit__Positions_ga5f154374b58c0234f82ea326cb303a1e}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_SSI@{SPI\_CR1\_SSI}}
\index{SPI\_CR1\_SSI@{SPI\_CR1\_SSI}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_SSI}{SPI\_CR1\_SSI}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SSI~8}

Internal Slave Select \mbox{\Hypertarget{group__SPI__CR1__Bit__Positions_ga0e236047e05106cf1ba7929766311382}\label{group__SPI__CR1__Bit__Positions_ga0e236047e05106cf1ba7929766311382}} 
\index{SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}!SPI\_CR1\_SSM@{SPI\_CR1\_SSM}}
\index{SPI\_CR1\_SSM@{SPI\_CR1\_SSM}!SPI\_CR1 Bit Position Definitions@{SPI\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR1\_SSM}{SPI\_CR1\_SSM}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SSM~9}

Software Slave Management 