

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Sun Dec 16 18:14:57 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub1x1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  394033|  394033|  394033|  394033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  394032|  394032|     16418|          -|          -|    24|    no    |
        | + Loop 1.1              |   16416|   16416|      1026|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1024|    1024|        64|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	12  / (exitcond7)
	6  / (!exitcond7)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (12)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:336
:0  br label %.loopexit10


 <State 2>: 3.31ns
ST_2: co (14)  [1/1] 0.00ns
.loopexit10:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit10.loopexit ]

ST_2: exitcond4 (15)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:336
.loopexit10:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (16)  [1/1] 0.00ns
.loopexit10:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (17)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:336
.loopexit10:3  %co_4 = add i5 %co, 1

ST_2: StgValue_19 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.loopexit10:4  br i1 %exitcond4, label %2, label %.preheader47.preheader

ST_2: tmp (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.preheader47.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_95 (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:2  %tmp_95 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl4_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.preheader47.preheader:3  %p_shl4_cast = zext i7 %tmp_95 to i8

ST_2: tmp_96 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:342
.preheader47.preheader:4  %tmp_96 = sub i8 %p_shl4_cast, %tmp_cast

ST_2: tmp_108_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.preheader47.preheader:5  %tmp_108_cast = sext i8 %tmp_96 to i9

ST_2: tmp_97 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:6  %tmp_97 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl2_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:7  %p_shl2_cast = zext i9 %tmp_97 to i10

ST_2: tmp_98 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:8  %tmp_98 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl3_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:346
.preheader47.preheader:9  %p_shl3_cast = zext i6 %tmp_98 to i10

ST_2: tmp_99 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:346
.preheader47.preheader:10  %tmp_99 = add i10 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_100 (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:11  %tmp_100 = trunc i5 %co to i3

ST_2: newIndex (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:12  %newIndex = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %co, i32 3, i32 4)

ST_2: tmp_101 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:13  %tmp_101 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %newIndex, i5 0)

ST_2: p_shl_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:14  %p_shl_cast = zext i7 %tmp_101 to i8

ST_2: tmp_102 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:15  %tmp_102 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %newIndex, i1 false)

ST_2: p_shl1_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:16  %p_shl1_cast = zext i3 %tmp_102 to i8

ST_2: tmp_103 (37)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader47.preheader:17  %tmp_103 = add i8 %p_shl_cast, %p_shl1_cast

ST_2: bias_V_addr (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345
.preheader47.preheader:18  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_39 (39)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader47.preheader:19  br label %.preheader47

ST_2: StgValue_40 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:352
:0  ret void


 <State 3>: 4.67ns
ST_3: h (41)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_4, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond5 (42)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader47:1  %exitcond5 = icmp eq i5 %h, -15

ST_3: empty_41 (43)  [1/1] 0.00ns
.preheader47:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_44 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
.preheader47:3  br i1 %exitcond5, label %.loopexit10.loopexit, label %.preheader46.preheader

ST_3: tmp_s (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.preheader46.preheader:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: tmp_60_cast (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:346
.preheader46.preheader:1  %tmp_60_cast = zext i5 %h to i10

ST_3: tmp_104 (48)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:346
.preheader46.preheader:2  %tmp_104 = add i10 %tmp_99, %tmp_60_cast

ST_3: p_shl5_cast (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:346
.preheader46.preheader:3  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_104, i4 0)

ST_3: tmp_105 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:346
.preheader46.preheader:4  %tmp_105 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_104, i1 false)

ST_3: p_shl6_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:346
.preheader46.preheader:5  %p_shl6_cast = zext i11 %tmp_105 to i14

ST_3: tmp_106 (52)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:346
.preheader46.preheader:6  %tmp_106 = add i14 %p_shl6_cast, %p_shl5_cast

ST_3: StgValue_52 (53)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:338
.preheader46.preheader:7  br label %.preheader46

ST_3: StgValue_53 (188)  [1/1] 0.00ns
.loopexit10.loopexit:0  br label %.loopexit10


 <State 4>: 3.31ns
ST_4: w (55)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_4, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond6 (56)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:338
.preheader46:1  %exitcond6 = icmp eq i5 %w, -15

ST_4: empty_42 (57)  [1/1] 0.00ns
.preheader46:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_57 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:338
.preheader46:3  br i1 %exitcond6, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_61 (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_61 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

ST_4: StgValue_59 (61)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:340
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_4 (185)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:337
:0  %h_4 = add i5 %h, 1

ST_4: StgValue_61 (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:337
:1  br label %.preheader47


 <State 5>: 6.97ns
ST_5: p_Val2_s (63)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_28, %.loopexit.loopexit ]

ST_5: m (64)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_4, %.loopexit.loopexit ]

ST_5: exitcond7 (65)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:340
.loopexit:2  %exitcond7 = icmp eq i2 %m, -1

ST_5: empty_43 (66)  [1/1] 0.00ns
.loopexit:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (67)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:340
.loopexit:4  %m_4 = add i2 %m, 1

ST_5: StgValue_67 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:340
.loopexit:5  br i1 %exitcond7, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_66_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.preheader.preheader:0  %tmp_66_cast = zext i2 %m to i9

ST_5: tmp_108 (71)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:342
.preheader.preheader:1  %tmp_108 = add i9 %tmp_108_cast, %tmp_66_cast

ST_5: tmp_109 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node tmp_110)
.preheader.preheader:2  %tmp_109 = shl i9 %tmp_108, 2

ST_5: tmp_110 (73)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:342 (out node of the LUT)
.preheader.preheader:3  %tmp_110 = sub i9 %tmp_109, %tmp_108

ST_5: tmp2 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node tmp_67)
.preheader.preheader:4  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node tmp_67)
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i6

ST_5: tmp_67 (76)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:342 (out node of the LUT)
.preheader.preheader:6  %tmp_67 = add i6 %tmp_s, %tmp2_cast

ST_5: tmp_68_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
.preheader.preheader:7  %tmp_68_cast = zext i6 %tmp_67 to i8

ST_5: tmp_111 (78)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader.preheader:8  %tmp_111 = add i8 %tmp_103, %tmp_68_cast

ST_5: p_shl7_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader.preheader:9  %p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_111, i5 0)

ST_5: tmp_112 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader.preheader:10  %tmp_112 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_111, i1 false)

ST_5: p_shl8_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader.preheader:11  %p_shl8_cast = zext i9 %tmp_112 to i13

ST_5: tmp_113 (82)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:336
.preheader.preheader:12  %tmp_113 = add i13 %p_shl8_cast, %p_shl7_cast

ST_5: StgValue_81 (83)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:341
.preheader.preheader:13  br label %.preheader

ST_5: p_Val2_25 (163)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:345
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

ST_5: tmp_65_cast (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:346
_ifconv1:15  %tmp_65_cast = zext i5 %w to i14

ST_5: tmp_107 (178)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:346
_ifconv1:16  %tmp_107 = add i14 %tmp_106, %tmp_65_cast

ST_5: w_4 (182)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:338
_ifconv1:20  %w_4 = add i5 %w, 1


 <State 6>: 7.90ns
ST_6: p_Val2_28 (85)  [1/1] 0.00ns
.preheader:0  %p_Val2_28 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (86)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_4, %_ifconv ]

ST_6: exitcond (87)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:341
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_6: empty_44 (88)  [1/1] 0.00ns
.preheader:3  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (89)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:341
.preheader:4  %n_4 = add i2 %n, 1

ST_6: StgValue_91 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:341
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp_69_cast (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:0  %tmp_69_cast = zext i2 %n to i9

ST_6: tmp_114 (93)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:1  %tmp_114 = add i9 %tmp_69_cast, %tmp_110

ST_6: tmp_127_cast (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:2  %tmp_127_cast = zext i9 %tmp_114 to i64

ST_6: weight_V_addr (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:3  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i64 0, i64 %tmp_127_cast

ST_6: tmp3 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node tmp_70)
_ifconv:4  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node tmp_70)
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i6

ST_6: tmp_70 (98)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:342 (out node of the LUT)
_ifconv:6  %tmp_70 = add i6 %tmp3_cast, %tmp_61

ST_6: tmp_71_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:7  %tmp_71_cast = zext i6 %tmp_70 to i13

ST_6: tmp_115 (100)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:8  %tmp_115 = add i13 %tmp_71_cast, %tmp_113

ST_6: tmp_128_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:9  %tmp_128_cast = zext i13 %tmp_115 to i64

ST_6: input_0_V_addr (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:10  %input_0_V_addr = getelementptr [3468 x i8]* %input_0_V, i64 0, i64 %tmp_128_cast

ST_6: input_1_V_addr (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:11  %input_1_V_addr = getelementptr [3468 x i8]* %input_1_V, i64 0, i64 %tmp_128_cast

ST_6: input_2_V_addr (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:12  %input_2_V_addr = getelementptr [3468 x i8]* %input_2_V, i64 0, i64 %tmp_128_cast

ST_6: input_3_V_addr (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:13  %input_3_V_addr = getelementptr [3468 x i8]* %input_3_V, i64 0, i64 %tmp_128_cast

ST_6: input_4_V_addr (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:14  %input_4_V_addr = getelementptr [3468 x i8]* %input_4_V, i64 0, i64 %tmp_128_cast

ST_6: input_5_V_addr (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:15  %input_5_V_addr = getelementptr [3468 x i8]* %input_5_V, i64 0, i64 %tmp_128_cast

ST_6: input_6_V_addr (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:16  %input_6_V_addr = getelementptr [3468 x i8]* %input_6_V, i64 0, i64 %tmp_128_cast

ST_6: input_7_V_addr (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:17  %input_7_V_addr = getelementptr [3468 x i8]* %input_7_V, i64 0, i64 %tmp_128_cast

ST_6: weight_V_load (110)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: input_0_V_load (112)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:20  %input_0_V_load = load i8* %input_0_V_addr, align 1

ST_6: input_1_V_load (113)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:21  %input_1_V_load = load i8* %input_1_V_addr, align 1

ST_6: input_2_V_load (114)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:22  %input_2_V_load = load i8* %input_2_V_addr, align 1

ST_6: input_3_V_load (115)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:23  %input_3_V_load = load i8* %input_3_V_addr, align 1

ST_6: input_4_V_load (116)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:24  %input_4_V_load = load i8* %input_4_V_addr, align 1

ST_6: input_5_V_load (117)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:25  %input_5_V_load = load i8* %input_5_V_addr, align 1

ST_6: input_6_V_load (118)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:26  %input_6_V_load = load i8* %input_6_V_addr, align 1

ST_6: input_7_V_load (119)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:27  %input_7_V_load = load i8* %input_7_V_addr, align 1

ST_6: StgValue_119 (160)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 5.73ns
ST_7: weight_V_load (110)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: input_0_V_load (112)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:20  %input_0_V_load = load i8* %input_0_V_addr, align 1

ST_7: input_1_V_load (113)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:21  %input_1_V_load = load i8* %input_1_V_addr, align 1

ST_7: input_2_V_load (114)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:22  %input_2_V_load = load i8* %input_2_V_addr, align 1

ST_7: input_3_V_load (115)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:23  %input_3_V_load = load i8* %input_3_V_addr, align 1

ST_7: input_4_V_load (116)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:24  %input_4_V_load = load i8* %input_4_V_addr, align 1

ST_7: input_5_V_load (117)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:25  %input_5_V_load = load i8* %input_5_V_addr, align 1

ST_7: input_6_V_load (118)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:26  %input_6_V_load = load i8* %input_6_V_addr, align 1

ST_7: input_7_V_load (119)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:27  %input_7_V_load = load i8* %input_7_V_addr, align 1

ST_7: tmp_59 (120)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:28  %tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %input_0_V_load, i8 %input_1_V_load, i8 %input_2_V_load, i8 %input_3_V_load, i8 %input_4_V_load, i8 %input_5_V_load, i8 %input_6_V_load, i8 %input_7_V_load, i3 %tmp_100)


 <State 8>: 6.43ns
ST_8: OP1_V (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:29  %OP2_V = sext i8 %tmp_59 to i16

ST_8: p_Val2_3 (122)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:30  %p_Val2_3 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_117 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:36  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_72 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:31  %tmp_72 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_28, i6 0)

ST_9: tmp_89_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:32  %tmp_89_cast = sext i14 %tmp_72 to i16

ST_9: p_Val2_29 (125)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:33  %p_Val2_29 = add i16 %tmp_89_cast, %p_Val2_3

ST_9: signbit (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:34  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 15)

ST_9: p_Val2_30 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:35  %p_Val2_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_29, i32 6, i32 13)

ST_9: tmp_73 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:37  %tmp_73 = zext i1 %tmp_117 to i8

ST_9: tmp_118 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node carry)
_ifconv:38  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 13)

ST_9: p_Val2_31 (131)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:39  %p_Val2_31 = add i8 %p_Val2_30, %tmp_73

ST_9: newsignbit (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:40  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_31, i32 7)

ST_9: tmp_74 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node carry)
_ifconv:41  %tmp_74 = xor i1 %newsignbit, true

ST_9: carry (134)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:342 (out node of the LUT)
_ifconv:42  %carry = and i1 %tmp_118, %tmp_74

ST_9: tmp_75 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:44  %tmp_75 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_29, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_120 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:43  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 14)

ST_10: Range1_all_ones (137)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:45  %Range1_all_ones = icmp eq i2 %tmp_75, -1

ST_10: Range1_all_zeros (138)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:46  %Range1_all_zeros = icmp eq i2 %tmp_75, 0

ST_10: deleted_zeros (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:47  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_76 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:48  %tmp_76 = xor i1 %tmp_120, true

ST_10: p_41_i_i (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:49  %p_41_i_i = and i1 %signbit, %tmp_76

ST_10: deleted_ones (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:50  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (143)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:51  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:52  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i4 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:53  %brmerge_i_i4 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_77 (146)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:342
_ifconv:54  %tmp_77 = xor i1 %signbit, true

ST_10: overflow (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:55  %overflow = and i1 %brmerge_i_i4, %tmp_77

ST_10: brmerge40_demorgan_i (148)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:342 (out node of the LUT)
_ifconv:56  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node underflow)
_ifconv:57  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node underflow)
_ifconv:58  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (151)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:342 (out node of the LUT)
_ifconv:59  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (152)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:342 (out node of the LUT)
_ifconv:60  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node sum_V)
_ifconv:61  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_77

ST_11: underflow_not (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node sum_V)
_ifconv:62  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_32_mux (155)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:342 (out node of the LUT)
_ifconv:63  %p_Val2_32_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_31

ST_11: p_Val2_s_45 (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:342 (grouped into LUT with out node sum_V)
_ifconv:64  %p_Val2_s_45 = select i1 %underflow, i8 -128, i8 %p_Val2_31

ST_11: sum_V (157)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:342 (out node of the LUT)
_ifconv:65  %sum_V = select i1 %underflow_not, i8 %p_Val2_32_mux, i8 %p_Val2_s_45

ST_11: StgValue_168 (158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:341
_ifconv:66  br label %.preheader


 <State 12>: 4.64ns
ST_12: tmp_62 (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345
_ifconv1:0  %tmp_62 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_25 (163)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:345
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

ST_12: tmp_63 (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345
_ifconv1:2  %tmp_63 = sext i8 %p_Val2_25 to i9

ST_12: p_Val2_26 (165)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:345
_ifconv1:3  %p_Val2_26 = add i9 %tmp_62, %tmp_63

ST_12: isneg (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_26, i32 8)

ST_12: result_V (167)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:345
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_25

ST_12: newsignbit_5 (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345
_ifconv1:6  %newsignbit_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_64 (169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_64 = xor i1 %newsignbit_5, true

ST_13: underflow_5 (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_5 = and i1 %isneg, %tmp_64

ST_13: brmerge_i_i (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_5

ST_13: isneg_not (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (173)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_5, %isneg_not

ST_13: result_V_mux (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:345 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (175)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:345 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_5, i8 -128, i8 %result_V

ST_13: result_1 (176)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:345 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_119_cast (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:346
_ifconv1:17  %tmp_119_cast = zext i14 %tmp_107 to i64

ST_13: output_V_addr (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:346
_ifconv1:18  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_119_cast

ST_13: StgValue_186 (181)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:346
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_187 (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:338
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:336) [14]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:336) [14]  (0 ns)
	'icmp' operation ('exitcond4', acceleartor_hls_padding/components.cpp:336) [15]  (3.31 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:337) [41]  (0 ns)
	'add' operation ('tmp_104', acceleartor_hls_padding/components.cpp:346) [48]  (2.32 ns)
	'add' operation ('tmp_106', acceleartor_hls_padding/components.cpp:346) [52]  (2.34 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:338) [55]  (0 ns)
	'icmp' operation ('exitcond6', acceleartor_hls_padding/components.cpp:338) [56]  (3.31 ns)

 <State 5>: 6.97ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:340) [64]  (0 ns)
	'xor' operation ('tmp2', acceleartor_hls_padding/components.cpp:342) [74]  (0 ns)
	'add' operation ('tmp_67', acceleartor_hls_padding/components.cpp:342) [76]  (2.31 ns)
	'add' operation ('tmp_111', acceleartor_hls_padding/components.cpp:336) [78]  (2.32 ns)
	'add' operation ('tmp_113', acceleartor_hls_padding/components.cpp:336) [82]  (2.34 ns)

 <State 6>: 7.9ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:341) [86]  (0 ns)
	'xor' operation ('tmp3', acceleartor_hls_padding/components.cpp:342) [96]  (0 ns)
	'add' operation ('tmp_70', acceleartor_hls_padding/components.cpp:342) [98]  (2.31 ns)
	'add' operation ('tmp_115', acceleartor_hls_padding/components.cpp:342) [100]  (2.34 ns)
	'getelementptr' operation ('input_0_V_addr', acceleartor_hls_padding/components.cpp:342) [102]  (0 ns)
	'load' operation ('input_0_V_load', acceleartor_hls_padding/components.cpp:342) on array 'input_0_V' [112]  (3.25 ns)

 <State 7>: 5.73ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', acceleartor_hls_padding/components.cpp:342) on array 'input_0_V' [112]  (3.25 ns)
	'mux' operation ('tmp_59', acceleartor_hls_padding/components.cpp:342) [120]  (2.48 ns)

 <State 8>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:342) [122]  (6.43 ns)

 <State 9>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:342) [125]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:342) [131]  (2.32 ns)
	'xor' operation ('tmp_74', acceleartor_hls_padding/components.cpp:342) [133]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:342) [134]  (2.07 ns)

 <State 10>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:342) [137]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:342) [143]  (2.07 ns)
	'or' operation ('tmp4_demorgan', acceleartor_hls_padding/components.cpp:342) [149]  (0 ns)
	'xor' operation ('tmp4', acceleartor_hls_padding/components.cpp:342) [150]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:342) [151]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:342) [152]  (2.07 ns)

 <State 11>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_32_mux', acceleartor_hls_padding/components.cpp:342) [155]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:342) [157]  (2.07 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:345) on array 'bias_V' [163]  (2.32 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:345) [165]  (2.32 ns)

 <State 13>: 7.39ns
The critical path consists of the following:
	'xor' operation ('tmp_64', acceleartor_hls_padding/components.cpp:345) [169]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:345) [170]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:345) [175]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:345) [176]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:346) of variable 'result_1', acceleartor_hls_padding/components.cpp:345 on array 'output_V' [181]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
