============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.15-s086_1
  Generated on:           Oct 09 2024  09:40:22 pm
  Module:                 conv_standard
  Operating conditions:   ssg0p81v125c 
  Operating conditions:   tt0p9v25c 
  Operating conditions:   ffg0p99vm40c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: UNCONSTRAINED
           View: analysis_view_0p99v_m40c_capbst_fastest
     Startpoint: (F) clk
          Clock: (F) clk
       Endpoint: (F) col_reg[0]/CP

                     Capture    Launch     
        Clock Edge:+       -      1000     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -         0 (I) 
           Arrival:=       -      1000     
                                           
      Launch Clock:-    1000               
       Input Delay:-       0               
         Data Path:-       0               

Exceptions/Constraints:
  input_delay              0              create_clock_delay_domain_1_clk_F_0 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  clk            (i)     -     F     (arrival)            18  0.0     0     0    1000    (-,-) 
  col_reg[0]/CP  -       -     F     EDFCND4BWP30P140     18    -     -     0    1000    (-,-) 
#----------------------------------------------------------------------------------------------

(i) : Net is ideal.


