// Seed: 1163886093
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output supply1 id_3,
    output id_4
);
  assign id_3[1] = 1 >= id_0;
  logic id_5;
  logic id_6;
  assign id_4 = 1 || 1 || id_5;
endmodule
