$comment
	File created using the following command:
		vcd file Register_Demo.msim.vcd -direction
$end
$date
	Sat Apr 17 18:33:33 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module register8_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dataIN [7] $end
$var wire 1 # dataIN [6] $end
$var wire 1 $ dataIN [5] $end
$var wire 1 % dataIN [4] $end
$var wire 1 & dataIN [3] $end
$var wire 1 ' dataIN [2] $end
$var wire 1 ( dataIN [1] $end
$var wire 1 ) dataIN [0] $end
$var wire 1 * dataOUT [7] $end
$var wire 1 + dataOUT [6] $end
$var wire 1 , dataOUT [5] $end
$var wire 1 - dataOUT [4] $end
$var wire 1 . dataOUT [3] $end
$var wire 1 / dataOUT [2] $end
$var wire 1 0 dataOUT [1] $end
$var wire 1 1 dataOUT [0] $end
$var wire 1 2 en $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_clk $end
$var wire 1 = ww_en $end
$var wire 1 > ww_dataIN [7] $end
$var wire 1 ? ww_dataIN [6] $end
$var wire 1 @ ww_dataIN [5] $end
$var wire 1 A ww_dataIN [4] $end
$var wire 1 B ww_dataIN [3] $end
$var wire 1 C ww_dataIN [2] $end
$var wire 1 D ww_dataIN [1] $end
$var wire 1 E ww_dataIN [0] $end
$var wire 1 F ww_dataOUT [7] $end
$var wire 1 G ww_dataOUT [6] $end
$var wire 1 H ww_dataOUT [5] $end
$var wire 1 I ww_dataOUT [4] $end
$var wire 1 J ww_dataOUT [3] $end
$var wire 1 K ww_dataOUT [2] $end
$var wire 1 L ww_dataOUT [1] $end
$var wire 1 M ww_dataOUT [0] $end
$var wire 1 N \dataOUT[0]~output_o\ $end
$var wire 1 O \dataOUT[1]~output_o\ $end
$var wire 1 P \dataOUT[2]~output_o\ $end
$var wire 1 Q \dataOUT[3]~output_o\ $end
$var wire 1 R \dataOUT[4]~output_o\ $end
$var wire 1 S \dataOUT[5]~output_o\ $end
$var wire 1 T \dataOUT[6]~output_o\ $end
$var wire 1 U \dataOUT[7]~output_o\ $end
$var wire 1 V \clk~input_o\ $end
$var wire 1 W \dataIN[0]~input_o\ $end
$var wire 1 X \en~input_o\ $end
$var wire 1 Y \dataOUT[0]~reg0_q\ $end
$var wire 1 Z \dataIN[1]~input_o\ $end
$var wire 1 [ \dataOUT[1]~reg0_q\ $end
$var wire 1 \ \dataIN[2]~input_o\ $end
$var wire 1 ] \dataOUT[2]~reg0_q\ $end
$var wire 1 ^ \dataIN[3]~input_o\ $end
$var wire 1 _ \dataOUT[3]~reg0_q\ $end
$var wire 1 ` \dataIN[4]~input_o\ $end
$var wire 1 a \dataOUT[4]~reg0_q\ $end
$var wire 1 b \dataIN[5]~input_o\ $end
$var wire 1 c \dataOUT[5]~reg0_q\ $end
$var wire 1 d \dataIN[6]~input_o\ $end
$var wire 1 e \dataOUT[6]~reg0_q\ $end
$var wire 1 f \dataIN[7]~input_o\ $end
$var wire 1 g \dataOUT[7]~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
02
03
14
x5
16
17
18
19
1:
1;
0<
0=
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
1d
0e
0f
0g
0"
1#
0$
0%
0&
0'
0(
1)
0>
1?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0*
0+
0,
0-
0.
0/
00
01
$end
#25000
1!
1<
1V
#50000
0!
0<
0V
#75000
1!
1<
1V
#100000
0!
1$
1%
0)
0<
0E
1A
1@
1b
1`
0W
0V
#120000
12
1=
1X
#125000
1!
1<
1V
1a
1c
1e
1T
1S
1R
1G
1H
1I
1-
1,
1+
#150000
0!
0<
0V
#175000
1!
1<
1V
#200000
0!
0$
0%
1)
0#
1'
1(
0<
1E
1D
1C
0A
0@
0?
0d
0b
0`
1\
1Z
1W
0V
#225000
1!
1<
1V
1Y
1[
1]
0a
0c
0e
0T
0S
0R
1P
1O
1N
0G
0H
0I
1K
1L
1M
11
10
1/
0-
0,
0+
#250000
0!
0<
0V
#275000
1!
1<
1V
#300000
0!
0)
0'
0(
1"
0<
0E
0D
0C
1>
1f
0\
0Z
0W
0V
#325000
1!
1<
1V
0Y
0[
0]
1g
1U
0P
0O
0N
1F
0K
0L
0M
01
00
0/
1*
#350000
0!
0<
0V
#375000
1!
1<
1V
#400000
0!
1'
1%
1#
0<
1C
1A
1?
1d
1`
1\
0V
#425000
1!
1<
1V
1]
1a
1e
1T
1R
1P
1G
1I
1K
1/
1-
1+
#450000
0!
0<
0V
#475000
1!
1<
1V
#500000
0!
0%
1)
1(
1$
1&
0<
1E
1D
1B
0A
1@
1b
0`
1^
1Z
1W
0V
#525000
1!
1<
1V
1Y
1[
1_
0a
1c
1S
0R
1Q
1O
1N
1H
0I
1J
1L
1M
11
10
1.
0-
1,
#550000
0!
0<
0V
#575000
1!
1<
1V
#600000
0!
0(
0$
0'
0#
0<
0D
0C
0@
0?
0d
0b
0\
0Z
0V
#625000
1!
1<
1V
0[
0]
0c
0e
0T
0S
0P
0O
0G
0H
0K
0L
00
0/
0,
0+
#650000
0!
0<
0V
#675000
1!
1<
1V
#700000
0!
1$
1#
0)
0&
0<
0E
0B
1@
1?
1d
1b
0^
0W
0V
#725000
1!
1<
1V
0Y
0_
1c
1e
1T
1S
0Q
0N
1G
1H
0J
0M
01
0.
1,
1+
#750000
0!
0<
0V
#775000
1!
1<
1V
#800000
0!
0#
1&
1(
1'
1%
0"
0<
1D
1C
1B
1A
0?
0>
0f
0d
1`
1^
1\
1Z
0V
#825000
1!
1<
1V
1[
1]
1_
1a
0e
0g
0U
0T
1R
1Q
1P
1O
0F
0G
1I
1J
1K
1L
10
1/
1.
1-
0+
0*
#840000
02
0=
0X
#850000
0!
0<
0V
#875000
1!
1<
1V
#900000
0!
1#
0$
0<
0@
1?
1d
0b
0V
#920000
1$
12
1"
1)
1E
1@
1>
1=
1X
1f
1b
1W
#925000
1!
1<
1V
1Y
1e
1g
1U
1T
1N
1F
1G
1M
11
1+
1*
#950000
0!
0<
0V
#960000
0$
02
0"
0)
0#
0&
0(
0'
0%
0E
0D
0C
0B
0A
0@
0?
0>
0=
0X
0f
0d
0b
0`
0^
0\
0Z
0W
#975000
1!
1<
1V
#1000000
