<stg><name>StreamingConvolution</name>


<trans_list>

<trans id="230" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:0  %ofm_y_1 = alloca i32

]]></Node>
<StgValue><ssdm name="ofm_y_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:1  %ofm_x_1 = alloca i32

]]></Node>
<StgValue><ssdm name="ofm_x_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:2  %k_y_1 = alloca i32

]]></Node>
<StgValue><ssdm name="k_y_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:3  %inp_s = alloca i32

]]></Node>
<StgValue><ssdm name="inp_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:4  %k_x_1 = alloca i32

]]></Node>
<StgValue><ssdm name="k_x_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:5  %read_block_1 = alloca i32

]]></Node>
<StgValue><ssdm name="read_block_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:6  %current_block_write_s = alloca i32

]]></Node>
<StgValue><ssdm name="current_block_write_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:7  %current_line_1 = alloca i32

]]></Node>
<StgValue><ssdm name="current_line_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:8  %counter_internal_blo = alloca i32

]]></Node>
<StgValue><ssdm name="counter_internal_blo"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader42.preheader.0:9  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader42.preheader.0:10  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:11  %inputBuf_0_0_V = alloca [30 x i64], align 8

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:12  %inputBuf_0_1_V = alloca [30 x i64], align 8

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:13  %inputBuf_1_0_V = alloca [30 x i64], align 8

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:14  %inputBuf_1_1_V = alloca [30 x i64], align 8

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:15  %inputBuf_2_0_V = alloca [30 x i64], align 8

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:16  %inputBuf_2_1_V = alloca [30 x i64], align 8

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:17  %inputBuf_3_0_V = alloca [30 x i64], align 8

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:18  %inputBuf_3_1_V = alloca [30 x i64], align 8

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader42.preheader.0:19  call void (...)* @_ssdm_op_SpecMemCore([30 x i64]* %inputBuf_0_0_V, [30 x i64]* %inputBuf_0_1_V, [30 x i64]* %inputBuf_1_0_V, [30 x i64]* %inputBuf_1_1_V, [30 x i64]* %inputBuf_2_0_V, [30 x i64]* %inputBuf_2_1_V, [30 x i64]* %inputBuf_3_0_V, [30 x i64]* %inputBuf_3_1_V, [1 x i8]* @p_str, [7 x i8]* @p_str108, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:20  store i32 0, i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:21  store i32 0, i32* %current_line_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:22  store i32 0, i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:23  store i32 0, i32* %read_block_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:24  store i32 0, i32* %k_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:25  store i32 0, i32* %inp_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:26  store i32 0, i32* %k_y_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:27  store i32 0, i32* %ofm_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:28  store i32 0, i32* %ofm_y_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader42.preheader.0:29  br label %.preheader42.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader42.0:0  %i = phi i13 [ %i_s, %._crit_edge.0 ], [ 0, %.preheader42.preheader.0 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader42.0:1  %tmp = icmp eq i13 %i, -1046

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader42.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7146, i64 7146, i64 7146)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader42.0:3  %i_s = add i13 %i, 1

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42.0:4  br i1 %tmp, label %8, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:0  %inp_load_1 = load i32* %inp_s

]]></Node>
<StgValue><ssdm name="inp_load_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str191)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = icmp ult i32 %inp_load_1, 90

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %.preheader41.preheader.0, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
:0  %counter_internal_blo_21 = load i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="counter_internal_blo_21"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_140 = icmp ult i32 %counter_internal_blo_21, 251

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_140, label %3, label %._crit_edge43.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
:0  %ofm_x_1_load_6 = load i32* %ofm_x_1

]]></Node>
<StgValue><ssdm name="ofm_x_1_load_6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:1  %k_y_1_load = load i32* %k_y_1

]]></Node>
<StgValue><ssdm name="k_y_1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
:2  %k_x_1_load = load i32* %k_x_1

]]></Node>
<StgValue><ssdm name="k_x_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="32">
<![CDATA[
:4  %tmp_1382 = trunc i32 %k_y_1_load to i2

]]></Node>
<StgValue><ssdm name="tmp_1382"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %k_y_2 = add i32 1, %k_y_1_load

]]></Node>
<StgValue><ssdm name="k_y_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %current_line_in_bloc = add i32 %ofm_x_1_load_6, %k_x_1_load

]]></Node>
<StgValue><ssdm name="current_line_in_bloc"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %k_x_2 = add i32 1, %k_x_1_load

]]></Node>
<StgValue><ssdm name="k_x_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_145 = icmp eq i32 %k_x_2, 3

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:33  br i1 %tmp_145, label %4, label %.._crit_edge43.0_crit_edge154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge43.0_crit_edge154:0  store i32 %k_x_2, i32* %k_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge43.0_crit_edge154:1  br label %._crit_edge43.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_147 = icmp eq i32 %k_y_2, 3

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_147, label %5, label %.._crit_edge43.0_crit_edge153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge43.0_crit_edge153:0  store i32 0, i32* %k_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge43.0_crit_edge153:1  store i32 %k_y_2, i32* %k_y_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge43.0_crit_edge153:2  br label %._crit_edge43.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
:0  %ofm_x_1_load = load i32* %ofm_x_1

]]></Node>
<StgValue><ssdm name="ofm_x_1_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ofm_x_2 = add i32 %ofm_x_1_load, 1

]]></Node>
<StgValue><ssdm name="ofm_x_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_149 = icmp eq i32 %ofm_x_2, 28

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %k_y_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_149, label %6, label %.._crit_edge43.0_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge43.0_crit_edge:0  store i32 0, i32* %k_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge43.0_crit_edge:1  store i32 %ofm_x_2, i32* %ofm_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge43.0_crit_edge:2  br label %._crit_edge43.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
:0  %ofm_y_1_load = load i32* %ofm_y_1

]]></Node>
<StgValue><ssdm name="ofm_y_1_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %ofm_y_2 = add i32 %ofm_y_1_load, 1

]]></Node>
<StgValue><ssdm name="ofm_y_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_150 = icmp eq i32 %ofm_y_2, 28

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* %k_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 0, i32* %ofm_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge43.0:0  %read_block_1_load_11 = load i32* %read_block_1

]]></Node>
<StgValue><ssdm name="read_block_1_load_11"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge43.0:1  %counter_internal_blo_20 = load i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="counter_internal_blo_20"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge43.0:2  %tmp_151 = icmp ult i32 %counter_internal_blo_20, 29

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge43.0:3  %tmp_152 = icmp ult i32 %read_block_1_load_11, 30

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge43.0:4  %or_cond = and i1 %tmp_151, %tmp_152

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge43.0:5  br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge48.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.016:0  %current_line_1_load_18 = load i32* %current_line_1

]]></Node>
<StgValue><ssdm name="current_line_1_load_18"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.016:2  %current_line_3 = add i32 %current_line_1_load_18, 1

]]></Node>
<StgValue><ssdm name="current_line_3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge48.0:0  %counter_internal_blo_18 = load i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="counter_internal_blo_18"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge48.0:1  %counter_internal_blo_19 = add i32 %counter_internal_blo_18, 1

]]></Node>
<StgValue><ssdm name="counter_internal_blo_19"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
.preheader41.preheader.039:1  %current_line_1_load = load i32* %current_line_1

]]></Node>
<StgValue><ssdm name="current_line_1_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader41.preheader.039:2  %current_line_2 = add i32 %current_line_1_load, 1

]]></Node>
<StgValue><ssdm name="current_line_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.0:0  %empty_1213 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str191, i32 %tmp_138)

]]></Node>
<StgValue><ssdm name="empty_1213"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:1  br label %.preheader42.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_144 = zext i32 %current_line_in_bloc to i64

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %inputBuf_0_0_V_add_11 = getelementptr [30 x i64]* %inputBuf_0_0_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V_add_11"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="5">
<![CDATA[
:12  %inputBuf_0_0_V_loa = load i64* %inputBuf_0_0_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V_loa"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %inputBuf_1_0_V_add_11 = getelementptr [30 x i64]* %inputBuf_1_0_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V_add_11"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
:14  %inputBuf_1_0_V_loa = load i64* %inputBuf_1_0_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V_loa"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %inputBuf_2_0_V_add_11 = getelementptr [30 x i64]* %inputBuf_2_0_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V_add_11"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
:16  %inputBuf_2_0_V_loa = load i64* %inputBuf_2_0_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V_loa"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %inputBuf_3_0_V_add_11 = getelementptr [30 x i64]* %inputBuf_3_0_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V_add_11"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="5">
<![CDATA[
:18  %inputBuf_3_0_V_loa = load i64* %inputBuf_3_0_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V_loa"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
<literal name="tmp_150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
:1  %inp_load_2 = load i32* %inp_s

]]></Node>
<StgValue><ssdm name="inp_load_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_inp_s = select i1 %tmp_150, i32 0, i32 %inp_load_2

]]></Node>
<StgValue><ssdm name="p_inp_s"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %p_ofm_y_2 = select i1 %tmp_150, i32 0, i32 %ofm_y_2

]]></Node>
<StgValue><ssdm name="p_ofm_y_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %p_inp_s, i32* %inp_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %p_ofm_y_2, i32* %ofm_y_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
<literal name="tmp_145" val="1"/>
<literal name="tmp_147" val="1"/>
<literal name="tmp_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge43.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1  %current_line_1_load_17 = load i32* %current_line_1

]]></Node>
<StgValue><ssdm name="current_line_1_load_17"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:4  %tmp_V_52 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_52"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.0:11  %tmp_155 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str194)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader.016:1  %empty_1215 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str194, i32 %tmp_155)

]]></Node>
<StgValue><ssdm name="empty_1215"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.016:3  %tmp_156 = icmp eq i32 %current_line_3, 30

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.016:4  br i1 %tmp_156, label %7, label %.preheader.preheader.016.._crit_edge48.0_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.016.._crit_edge48.0_crit_edge:0  store i32 %current_line_3, i32* %current_line_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.016.._crit_edge48.0_crit_edge:1  br label %._crit_edge48.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
:0  %read_block_1_load_12 = load i32* %read_block_1

]]></Node>
<StgValue><ssdm name="read_block_1_load_12"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
:1  %current_block_write_29 = load i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="current_block_write_29"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %read_block_2 = add i32 %read_block_1_load_12, 1

]]></Node>
<StgValue><ssdm name="read_block_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %current_block_write_3 = add i32 %current_block_write_29, 1

]]></Node>
<StgValue><ssdm name="current_block_write_3"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 0, i32* %current_line_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %read_block_2, i32* %read_block_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge48.0:2  %tmp_159 = icmp eq i32 %counter_internal_blo_19, 251

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge48.0:3  %p_s = select i1 %tmp_159, i32 0, i32 %counter_internal_blo_19

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge48.0:4  store i32 %p_s, i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge48.0:5  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
.preheader41.preheader.0:1  %current_line_1_load_16 = load i32* %current_line_1

]]></Node>
<StgValue><ssdm name="current_line_1_load_16"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader41.preheader.0:3  %tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
.preheader41.preheader.039:0  %inp_load = load i32* %inp_s

]]></Node>
<StgValue><ssdm name="inp_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader41.preheader.039:3  %inp_1 = add i32 %inp_load, 1

]]></Node>
<StgValue><ssdm name="inp_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader41.preheader.039:4  %tmp_146 = icmp eq i32 %current_line_2, 30

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader41.preheader.039:5  store i32 %inp_1, i32* %inp_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader41.preheader.039:6  br i1 %tmp_146, label %1, label %.preheader41.preheader.039.._crit_edge.0_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader41.preheader.039.._crit_edge.0_crit_edge:0  store i32 %current_line_2, i32* %current_line_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader41.preheader.039.._crit_edge.0_crit_edge:1  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
:0  %read_block_1_load = load i32* %read_block_1

]]></Node>
<StgValue><ssdm name="read_block_1_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
:1  %current_block_write_26 = load i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="current_block_write_26"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %current_block_write_1 = add i32 %current_block_write_26, 1

]]></Node>
<StgValue><ssdm name="current_block_write_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %read_block = add i32 %read_block_1_load, 1

]]></Node>
<StgValue><ssdm name="read_block"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 0, i32* %current_line_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %read_block, i32* %read_block_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
:3  %current_block_write_27 = load i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="current_block_write_27"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="32">
<![CDATA[
:6  %tmp_1383 = trunc i32 %current_block_write_27 to i2

]]></Node>
<StgValue><ssdm name="tmp_1383"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %tmp1 = add i2 1, %tmp_1383

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  %tmp_143 = add i2 %tmp1, %tmp_1382

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="5">
<![CDATA[
:12  %inputBuf_0_0_V_loa = load i64* %inputBuf_0_0_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V_loa"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
:14  %inputBuf_1_0_V_loa = load i64* %inputBuf_1_0_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V_loa"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
:16  %inputBuf_2_0_V_loa = load i64* %inputBuf_2_0_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V_loa"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="5">
<![CDATA[
:18  %inputBuf_3_0_V_loa = load i64* %inputBuf_3_0_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V_loa"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %inputBuf_0_1_V_add_11 = getelementptr [30 x i64]* %inputBuf_0_1_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V_add_11"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
:22  %inputBuf_0_1_V_loa = load i64* %inputBuf_0_1_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V_loa"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %inputBuf_1_1_V_add_11 = getelementptr [30 x i64]* %inputBuf_1_1_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V_add_11"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="5">
<![CDATA[
:24  %inputBuf_1_1_V_loa = load i64* %inputBuf_1_1_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V_loa"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %inputBuf_2_1_V_add_11 = getelementptr [30 x i64]* %inputBuf_2_1_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V_add_11"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="5">
<![CDATA[
:26  %inputBuf_2_1_V_loa = load i64* %inputBuf_2_1_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V_loa"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %inputBuf_3_1_V_add_11 = getelementptr [30 x i64]* %inputBuf_3_1_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V_add_11"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="5">
<![CDATA[
:28  %inputBuf_3_1_V_loa = load i64* %inputBuf_3_1_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V_loa"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:0  %current_block_write_28 = load i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="current_block_write_28"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2  %tmp_153 = zext i32 %current_line_1_load_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.0:3  %tmp_154 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str194)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:5  %tmp_1384 = trunc i32 %current_block_write_28 to i2

]]></Node>
<StgValue><ssdm name="tmp_1384"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:6  %inputBuf_0_0_V_add_12 = getelementptr [30 x i64]* %inputBuf_0_0_V, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V_add_12"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:7  %inputBuf_1_0_V_add_12 = getelementptr [30 x i64]* %inputBuf_1_0_V, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V_add_12"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:8  %inputBuf_2_0_V_add_12 = getelementptr [30 x i64]* %inputBuf_2_0_V, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V_add_12"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:9  %inputBuf_3_0_V_add_12 = getelementptr [30 x i64]* %inputBuf_3_0_V, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V_add_12"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:10  %empty_1214 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str194, i32 %tmp_154)

]]></Node>
<StgValue><ssdm name="empty_1214"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader.0:12  %tmp_V_53 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_53"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:13  %inputBuf_0_1_V_add_12 = getelementptr [30 x i64]* %inputBuf_0_1_V, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V_add_12"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:14  %inputBuf_1_1_V_add_12 = getelementptr [30 x i64]* %inputBuf_1_1_V, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V_add_12"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:15  %inputBuf_2_1_V_add_12 = getelementptr [30 x i64]* %inputBuf_2_1_V, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V_add_12"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:16  %inputBuf_3_1_V_add_12 = getelementptr [30 x i64]* %inputBuf_3_1_V, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V_add_12"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.preheader.preheader.0:17  switch i2 %tmp_1384, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch6:0  store i64 %tmp_V_52, i64* %inputBuf_2_0_V_add_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch5:0  store i64 %tmp_V_52, i64* %inputBuf_1_0_V_add_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch4:0  store i64 %tmp_V_52, i64* %inputBuf_0_0_V_add_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch7:0  store i64 %tmp_V_52, i64* %inputBuf_3_0_V_add_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str195)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_158 = icmp eq i32 %current_block_write_3, 4

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %current_block_write_4 = select i1 %tmp_158, i32 0, i32 %current_block_write_3

]]></Node>
<StgValue><ssdm name="current_block_write_4"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty_1216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str195, i32 %tmp_157)

]]></Node>
<StgValue><ssdm name="empty_1216"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %current_block_write_4, i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge48.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
.preheader41.preheader.0:0  %current_block_write_25 = load i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="current_block_write_25"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
.preheader41.preheader.0:2  %tmp_139 = zext i32 %current_line_1_load_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="32">
<![CDATA[
.preheader41.preheader.0:4  %tmp_1381 = trunc i32 %current_block_write_25 to i2

]]></Node>
<StgValue><ssdm name="tmp_1381"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:5  %inputBuf_0_0_V_add = getelementptr [30 x i64]* %inputBuf_0_0_V, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V_add"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:6  %inputBuf_1_0_V_add = getelementptr [30 x i64]* %inputBuf_1_0_V, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V_add"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:7  %inputBuf_2_0_V_add = getelementptr [30 x i64]* %inputBuf_2_0_V, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V_add"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:8  %inputBuf_3_0_V_add = getelementptr [30 x i64]* %inputBuf_3_0_V, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V_add"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader41.preheader.0:9  %tmp_V_49 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_49"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:10  %inputBuf_0_1_V_add = getelementptr [30 x i64]* %inputBuf_0_1_V, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V_add"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:11  %inputBuf_1_1_V_add = getelementptr [30 x i64]* %inputBuf_1_1_V, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V_add"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:12  %inputBuf_2_1_V_add = getelementptr [30 x i64]* %inputBuf_2_1_V, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V_add"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:13  %inputBuf_3_1_V_add = getelementptr [30 x i64]* %inputBuf_3_1_V, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V_add"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.preheader41.preheader.0:14  switch i2 %tmp_1381, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch14:0  store i64 %tmp_V, i64* %inputBuf_2_0_V_add, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch13:0  store i64 %tmp_V, i64* %inputBuf_1_0_V_add, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch12:0  store i64 %tmp_V, i64* %inputBuf_0_0_V_add, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch15:0  store i64 %tmp_V, i64* %inputBuf_3_0_V_add, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_148 = icmp eq i32 %current_block_write_1, 4

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %current_block_write_2 = select i1 %tmp_148, i32 0, i32 %current_block_write_1

]]></Node>
<StgValue><ssdm name="current_block_write_2"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %current_block_write_2, i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="205" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
:19  %tmp_V_50 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 %inputBuf_0_0_V_loa, i64 %inputBuf_1_0_V_loa, i64 %inputBuf_2_0_V_loa, i64 %inputBuf_3_0_V_loa, i2 %tmp_143)

]]></Node>
<StgValue><ssdm name="tmp_V_50"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %tmp_V_50)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
:22  %inputBuf_0_1_V_loa = load i64* %inputBuf_0_1_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V_loa"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="5">
<![CDATA[
:24  %inputBuf_1_1_V_loa = load i64* %inputBuf_1_1_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V_loa"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="5">
<![CDATA[
:26  %inputBuf_2_1_V_loa = load i64* %inputBuf_2_1_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V_loa"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="5">
<![CDATA[
:28  %inputBuf_3_1_V_loa = load i64* %inputBuf_3_1_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V_loa"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch6:1  store i64 %tmp_V_53, i64* %inputBuf_2_1_V_add_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch5:1  store i64 %tmp_V_53, i64* %inputBuf_1_1_V_add_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch4:1  store i64 %tmp_V_53, i64* %inputBuf_0_1_V_add_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch7:1  store i64 %tmp_V_53, i64* %inputBuf_3_1_V_add_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1384" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %.preheader.preheader.016

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch14:1  store i64 %tmp_V_49, i64* %inputBuf_2_1_V_add, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %.preheader41.preheader.039

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch13:1  store i64 %tmp_V_49, i64* %inputBuf_1_1_V_add, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %.preheader41.preheader.039

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch12:1  store i64 %tmp_V_49, i64* %inputBuf_0_1_V_add, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %.preheader41.preheader.039

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch15:1  store i64 %tmp_V_49, i64* %inputBuf_3_1_V_add, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1381" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %.preheader41.preheader.039

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="227" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
:29  %tmp_V_51 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 %inputBuf_0_1_V_loa, i64 %inputBuf_1_1_V_loa, i64 %inputBuf_2_1_V_loa, i64 %inputBuf_3_1_V_loa, i2 %tmp_143)

]]></Node>
<StgValue><ssdm name="tmp_V_51"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %tmp_V_51)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
