# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/vhdlsim/fd.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:07:32 on Mar 20,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/vhdlsim/fd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity FD
# -- Compiling architecture PIPPO of FD
# -- Compiling architecture PLUTO of FD
# -- Loading entity FD
# -- Compiling configuration CFG_FD_PIPPO
# -- Loading entity FD
# -- Loading architecture PIPPO of FD
# -- Compiling configuration CFG_FD_PLUTO
# -- Loading entity FD
# -- Loading architecture PLUTO of FD
# End time: 12:07:32 on Mar 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/vhdlsim/tb_fd.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:07:35 on Mar 20,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/vhdlsim/tb_fd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity TBFD
# -- Compiling architecture TEST of TBFD
# -- Compiling configuration FDTEST
# -- Loading entity TBFD
# -- Loading architecture TEST of TBFD
# -- Loading entity FD
# -- Loading configuration cfg_fd_pippo
# -- Loading configuration cfg_fd_pluto
# End time: 12:07:36 on Mar 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tbfd -t 100fs
# vsim work.tbfd -t 100fs 
# Start time: 12:08:04 on Mar 20,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.tbfd(test)#1
vsim -t 100fs work.tbfd -voptargs=+acc
# End time: 12:13:14 on Mar 20,2024, Elapsed time: 0:05:10
# Errors: 0, Warnings: 0
# vsim -t 100fs work.tbfd -voptargs="+acc" 
# Start time: 12:13:14 on Mar 20,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.tbfd(test)#1
# Loading work.fd(pluto)#1
add wave -position insertpoint  \
sim:/tbfd/CK \
sim:/tbfd/RESET \
sim:/tbfd/D \
sim:/tbfd/QSYNCH \
sim:/tbfd/QASYNCH
run
# Break key hit
# Break key hit
