\doxysection{GPIOx Peripheral Register Definition }
\hypertarget{group___g_p_i_ox___r_e_g___d_e_f}{}\label{group___g_p_i_ox___r_e_g___d_e_f}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}


Register Definition of GPIOx Peripheral Register.  


\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_ox___r_e_g___d_e_f_gac485358099728ddae050db37924dd6b7}{GPIOA}}~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3e615727451fa1abc89e436a7158d4aa}{GPIOA\+\_\+\+BASEADDR}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_ox___r_e_g___d_e_f_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga583cafe206b45c6e3507b0493b96bdf0}{GPIOB\+\_\+\+BASEADDR}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_ox___r_e_g___d_e_f_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga05e89040a5ad3c3e5f5bbd62b434512b}{GPIOC\+\_\+\+BASEADDR}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_ox___r_e_g___d_e_f_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga807336d6c75feb8d0e943d618b5eaf26}{GPIOD\+\_\+\+BASEADDR}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_ox___r_e_g___d_e_f_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_gac248e8d8a7113113481c2abb31d7660a}{GPIOE\+\_\+\+BASEADDR}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_ox___r_e_g___d_e_f_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga5f0323ec1e9720a76beebf3081bad9dc}{GPIOF\+\_\+\+BASEADDR}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_ox___r_e_g___d_e_f_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga90f006630c69a7540d8b0b1c0073f3d2}{GPIOG\+\_\+\+BASEADDR}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_ox___r_e_g___d_e_f_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga63f9598aea50d8c995a9037578bb0907}{GPIOH\+\_\+\+BASEADDR}}
\item 
\#define \mbox{\hyperlink{group___g_p_i_ox___r_e_g___d_e_f_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga533d893dc77093a8db3b2ad55603587c}{GPIOI\+\_\+\+BASEADDR}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct GPIOx\+\_\+\+Reg\+Def\+\_\+t \mbox{\hyperlink{group___g_p_i_ox___r_e_g___d_e_f_ga212b968480201f3c3a5ce8c6fd666cf9}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Register Definition of GPIOx Peripheral Register. 



\label{doc-define-members}
\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_gac485358099728ddae050db37924dd6b7}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \label{group___g_p_i_ox___r_e_g___d_e_f_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3e615727451fa1abc89e436a7158d4aa}{GPIOA\+\_\+\+BASEADDR}}}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000001}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00164}{164}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_ga68b66ac73be4c836db878a42e1fea3cd}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \label{group___g_p_i_ox___r_e_g___d_e_f_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga583cafe206b45c6e3507b0493b96bdf0}{GPIOB\+\_\+\+BASEADDR}}}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000002}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00165}{165}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_ga2dca03332d620196ba943bc2346eaa08}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \label{group___g_p_i_ox___r_e_g___d_e_f_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga05e89040a5ad3c3e5f5bbd62b434512b}{GPIOC\+\_\+\+BASEADDR}}}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000003}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00166}{166}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_ga7580b1a929ea9df59725ba9c18eba6ac}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}
\doxysubsubsection{\texorpdfstring{GPIOD}{GPIOD}}
{\footnotesize\ttfamily \label{group___g_p_i_ox___r_e_g___d_e_f_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga807336d6c75feb8d0e943d618b5eaf26}{GPIOD\+\_\+\+BASEADDR}}}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000004}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00167}{167}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}
\doxysubsubsection{\texorpdfstring{GPIOE}{GPIOE}}
{\footnotesize\ttfamily \label{group___g_p_i_ox___r_e_g___d_e_f_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_gac248e8d8a7113113481c2abb31d7660a}{GPIOE\+\_\+\+BASEADDR}}}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000005}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00168}{168}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}
\doxysubsubsection{\texorpdfstring{GPIOF}{GPIOF}}
{\footnotesize\ttfamily \label{group___g_p_i_ox___r_e_g___d_e_f_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga5f0323ec1e9720a76beebf3081bad9dc}{GPIOF\+\_\+\+BASEADDR}}}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000006}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00169}{169}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_ga02a2a23a32f9b02166a8c64012842414}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}
\doxysubsubsection{\texorpdfstring{GPIOG}{GPIOG}}
{\footnotesize\ttfamily \label{group___g_p_i_ox___r_e_g___d_e_f_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga90f006630c69a7540d8b0b1c0073f3d2}{GPIOG\+\_\+\+BASEADDR}}}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000007}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00170}{170}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_gadeacbb43ae86c879945afe98c679b285}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}}
{\footnotesize\ttfamily \label{group___g_p_i_ox___r_e_g___d_e_f_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga63f9598aea50d8c995a9037578bb0907}{GPIOH\+\_\+\+BASEADDR}}}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000008}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00171}{171}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_gad15f13545ecdbbabfccf43d5997e5ade}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}
\doxysubsubsection{\texorpdfstring{GPIOI}{GPIOI}}
{\footnotesize\ttfamily \label{group___g_p_i_ox___r_e_g___d_e_f_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~(\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___b_a_s_e___a_d_d_r_e_s_s_e_s_ga533d893dc77093a8db3b2ad55603587c}{GPIOI\+\_\+\+BASEADDR}}}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000009}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00172}{172}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.



\label{doc-typedef-members}
\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_doc-typedef-members}
\doxysubsection{Typedef Documentation}
\Hypertarget{group___g_p_i_ox___r_e_g___d_e_f_ga212b968480201f3c3a5ce8c6fd666cf9}\index{GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!GPIOx Peripheral Register Definition@{GPIOx Peripheral Register Definition}}
\doxysubsubsection{\texorpdfstring{GPIOx\_RegDef\_t}{GPIOx\_RegDef\_t}}
{\footnotesize\ttfamily \label{group___g_p_i_ox___r_e_g___d_e_f_ga212b968480201f3c3a5ce8c6fd666cf9} 
typedef struct GPIOx\+\_\+\+Reg\+Def\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t}

