________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro simple_toro_xml_blif.options'.
Pre-processing...
Reading xml file 'simple_vpr_xml_blif.toro.xml'...
Reading blif file 'simple_vpr_xml_blif.toro.blif'...
WARNING(1): Invalid net "top.clk_2" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(2): Deleted 1 nets with zero input pins.
Validating architecture file ...
Validating circuit file 'or1200_flat'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(3): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 1 nets with no fanout.
[vpr] WARNING(4): logical_block top.clk_2 #1 has no fanout.
[vpr] Removing input.
[vpr] Removed 0 LUT buffers.
[vpr] Sweeped away 1 nodes.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	2 LUTs of size 1
[vpr] 	3 of type input
[vpr] 	2 of type output
[vpr] 	2 of type latch
[vpr] 	2 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'simple_vpr_xml_blif.toro.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 9, total nets: 7, total inputs: 3, total outputs: 2
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'simple_toro_xml_blif.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.top.out_addr_0, type: clb
[vpr] 	.
[vpr] Passed route at end.
[vpr] Complex block 1: cb.top.out_addr_1, type: clb
[vpr] 	.
[vpr] Passed route at end.
[vpr] Complex block 2: cb.top.in_data_1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 3: cb.top.in_data_0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 4: cb.out:top.out_addr_1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 5: cb.out:top.out_addr_0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 6: cb.top.clk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 5, average # input + clock pins used: 0.4, average # output pins used: 0.6
[vpr] 	clb: # blocks: 2, average # input + clock pins used: 2, average # output pins used: 1
[vpr] Absorbed logical nets 2 out of 7 nets, 5 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'simple_toro_xml_blif.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 5
[vpr] Netlist num_blocks: 7
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 2.
[vpr] Netlist inputs pins: 3
[vpr] Netlist output pins: 2
[vpr] 
[vpr] Auto-sizing FPGA at x = 3 y = 3
[vpr] Auto-sizing FPGA at x = 2 y = 2
[vpr] Auto-sizing FPGA at x = 1 y = 1
[vpr] FPGA auto-sized to x = 2 y = 2
[vpr] The circuit will be mapped into a 2 x 2 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      5	blocks of type: io
[vpr] 	Architecture 16	blocks of type: io
[vpr] 	Netlist      2	blocks of type: clb
[vpr] 	Architecture 4	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 4 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 0.994523 bb_cost: 0.11 td_cost: 1.12951e-09 delay_cost: 1.86239e-09
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 1.77225 0.93193     0.1046 1.172e-09  1.7257e-09 4.656e-10   2.1857  1.0000  0.0582  3.0000  1.000        13  0.500
[vpr] 0.88613 1.01795     0.1223 1.2693e-09 1.9097e-09 4.4851e-10  2.1857  1.0000  0.0524  3.0000  1.000        26  0.500
[vpr] 0.44306 1.00709     0.1225 1.1968e-09 1.7541e-09 4.656e-10   2.1857  0.9231  0.0485  3.0000  1.000        39  0.900
[vpr] 0.39876 1.02512     0.1177 1.121e-09  1.7888e-09 3.6304e-10  2.2541  1.0000  0.0301  3.0000  1.000        52  0.500
[vpr] 0.19938 1.00041     0.1223 1.26e-09   1.7888e-09 4.9978e-10  2.1857  1.0000  0.0700  3.0000  1.000        65  0.500
[vpr] 0.09969 0.90023     0.1209 1.2339e-09 1.8002e-09 4.8269e-10  2.1857  0.8462  0.0523  3.0000  1.000        78  0.900
[vpr] 0.08972 1.00207     0.1155 1.052e-09  1.5703e-09 4.4851e-10  2.1857  0.8462  0.0420  3.0000  1.000        91  0.900
[vpr] 0.08075 1.11765     0.1138 1.1061e-09 1.7427e-09 3.9723e-10  2.1857  0.6154  0.0767  3.0000  1.000       104  0.950
[vpr] 0.07671 0.98909     0.1050 1.2649e-09 1.794e-09  4.9978e-10  2.1857  0.6154  0.0424  3.0000  1.000       117  0.950
[vpr] 0.07288 0.89361     0.1022 1.1601e-09 1.7256e-09 4.4851e-10  2.1857  0.6923  0.0436  3.0000  1.000       130  0.950
[vpr] 0.06923 1.01472     0.0971 1.1764e-09 1.7257e-09 4.485e-10   2.1857  0.5385  0.0233  3.0000  1.000       143  0.950
[vpr] 0.06577 1.11568     0.1200 1.112e-09  1.6117e-09 4.4851e-10  2.1857  0.6923  0.0585  3.0000  1.000       156  0.950
[vpr] 0.06248 0.97407     0.1156 1.0527e-09 1.6649e-09 3.6304e-10  2.1857  0.6923  0.0572  3.0000  1.000       169  0.950
[vpr] 0.05936 1.07491     0.1225 9.9885e-10 1.512e-09  3.4595e-10  2.0489  0.6154  0.0579  3.0000  1.000       182  0.950
[vpr] 0.05639 0.98969     0.1180 1.0798e-09 1.6573e-09 3.9723e-10  2.1857  0.7692  0.0983  3.0000  1.000       195  0.950
[vpr] 0.05357 0.95933     0.1200 1.1302e-09 1.6299e-09 4.3141e-10  2.1857  0.7692  0.0228  3.0000  1.000       208  0.950
[vpr] 0.05089 0.91091     0.1050 1.0218e-09 1.5889e-09 3.9723e-10  2.1857  0.4615  0.0546  3.0000  1.000       221  0.950
[vpr] 0.04835 1.03704     0.0967 1.0471e-09 1.5889e-09 3.9723e-10  2.1857  0.2308  0.0321  3.0000  1.000       234  0.950
[vpr] 0.04593 1.02390     0.1014 8.1789e-10 1.6866e-09 3.9723e-10  2.1857  0.5385  0.0412  2.3723  3.197       247  0.950
[vpr] 0.04363 0.99951     0.1125 9.9031e-10 1.8624e-09 4.3141e-10  2.1857  0.6154  0.0327  2.6059  2.379       260  0.950
[vpr] 0.04145 0.96176     0.1075 1.2895e-09 1.8197e-09 4.9978e-10  2.1857  0.6154  0.0398  3.0000  1.000       273  0.950
[vpr] 0.03938 0.96444     0.1000 1.1502e-09 1.6658e-09 4.4851e-10  2.1857  0.6154  0.0258  3.0000  1.000       286  0.950
[vpr] 0.03741 1.05824     0.1000 1.1691e-09 1.7484e-09 3.9723e-10  2.1857  0.4615  0.0304  3.0000  1.000       299  0.950
[vpr] 0.03554 0.99192     0.1000 1.2632e-09 1.835e-09  4.656e-10   2.1857  0.3846  0.0174  3.0000  1.000       312  0.950
[vpr] 0.03376 0.98122     0.1143 8.9173e-10 1.5303e-09 4.3141e-10  2.1857  0.5385  0.0386  2.8338  1.582       325  0.950
[vpr] 0.03207 1.01669     0.1117 9.7269e-10 1.4977e-09 3.4595e-10  2.0489  0.4615  0.0265  3.0000  1.000       338  0.950
[vpr] 0.03047 1.03840     0.1125 1.1387e-09 1.6829e-09 4.1432e-10  2.1857  0.6154  0.0298  3.0000  1.000       351  0.950
[vpr] 0.02895 1.01111     0.1162 1.1954e-09 1.7684e-09 4.4851e-10  2.1857  0.6154  0.0468  3.0000  1.000       364  0.950
[vpr] 0.02750 0.94041     0.0967 1.1319e-09 1.6801e-09 4.4851e-10  2.1857  0.4615  0.0572  3.0000  1.000       377  0.950
[vpr] 0.02612 1.00000     0.1000 9.7445e-10 1.5205e-09 3.8014e-10  2.1857  0.0769  0.0000  3.0000  1.000       390  0.950
[vpr] 0.02482 1.00905     0.1057 6.2107e-10 1.5108e-09 3.8013e-10  2.1857  0.5385  0.0155  1.9108  4.812       403  0.950
[vpr] 0.02358 0.98056     0.1100 6.4286e-10 1.4864e-09 3.6304e-10  2.0489  0.3077  0.0237  2.0989  4.154       416  0.950
[vpr] 0.02240 0.99999     0.1000 6.9478e-10 1.4619e-09 3.6304e-10  2.0489  0.5385  0.0000  1.8212  5.126       429  0.950
[vpr] 0.02128 1.00000     0.1000 6.9763e-10 1.4522e-09 3.6304e-10  2.0489  0.1538  0.0000  2.0005  4.498       442  0.950
[vpr] 0.02021 1.06142     0.1100 7.154e-10  1.5319e-09 3.6304e-10  2.0489  0.4615  0.0279  1.4281  6.502       455  0.950
[vpr] 0.01920 0.99998     0.1100 6.9607e-10 1.6915e-09 4.3141e-10  2.0489  0.1538  0.0000  1.4588  6.394       468  0.950
[vpr] 0.01824 1.00000     0.1100 6.9309e-10 1.6573e-09 4.1432e-10  2.0489  0.2308  0.0000  1.0414  7.855       481  0.950
[vpr] 0.01733 1.00000     0.1100 6.9296e-10 1.6915e-09 4.1432e-10  2.0489  0.1538  0.0000  1.0000  8.000       494  0.950
[vpr] 0.01647 1.00000     0.1100 6.9296e-10 1.7256e-09 4.1432e-10  2.0489  0.1538  0.0000  1.0000  8.000       507  0.950
[vpr] 0.01564 1.00000     0.1100 6.9301e-10 1.7029e-09 4.3141e-10  2.0489  0.2308  0.0000  1.0000  8.000       520  0.950
[vpr] 0.01486 0.97714     0.1050 6.9275e-10 1.5205e-09 4.3141e-10  2.0489  0.3077  0.0263  1.0000  8.000       533  0.950
[vpr] 0.01412 1.00000     0.1000 6.9209e-10 1.5205e-09 3.8014e-10  2.0489  0.1538  0.0000  1.0000  8.000       546  0.950
[vpr] 0.01341 0.99999     0.1000 6.9208e-10 1.475e-09  3.8014e-10  2.0489  0.2308  0.0000  1.0000  8.000       559  0.950
[vpr] 0.01274 1.00000     0.1000 6.9204e-10 1.5069e-09 3.6304e-10  2.0489  0.3846  0.0000  1.0000  8.000       572  0.950
[vpr] 0.01210 1.02215     0.0986 7.5068e-10 1.5205e-09 3.8014e-10  2.0489  0.5385  0.0323  1.0000  8.000       585  0.950
[vpr] 0.01150 1.00599     0.0960 6.4115e-10 1.5752e-09 3.9723e-10  2.1857  0.3846  0.0284  1.0985  7.655       598  0.950
[vpr] 0.01092 1.00000     0.1000 6.9204e-10 1.418e-09  3.6304e-10  2.0489  0.1538  0.0000  1.0376  7.868       611  0.950
[vpr] 0.01038 1.00000     0.1000 6.9204e-10 1.4978e-09 3.6304e-10  2.0489  0.4615  0.0000  1.0000  8.000       624  0.950
[vpr] 0.00986 1.00000     0.1000 6.921e-10  1.4978e-09 3.8014e-10  2.0489  0.2308  0.0000  1.0215  7.925       637  0.950
[vpr] 0.00937 1.00000     0.1000 6.9203e-10 1.4522e-09 3.6304e-10  2.0489  0.1538  0.0000  1.0000  8.000       650  0.950
[vpr] 0.00890 1.00000     0.1000 6.9203e-10 1.4522e-09 3.6304e-10  2.0489  0.0000  0.0000  1.0000  8.000       663  0.800
[vpr] 0.00712 1.00000     0.1000 6.9203e-10 1.4522e-09 3.6304e-10  2.0489  0.0769  0.0000  1.0000  8.000       676  0.800
[vpr] 0.00569 1.00000     0.1000 6.9204e-10 1.5205e-09 3.6304e-10  2.0489  0.0769  0.0000  1.0000  8.000       689  0.800
[vpr] 0.00456 1.00000     0.1000 6.9208e-10 1.4864e-09 3.8013e-10  2.0489  0.1538  0.0000  1.0000  8.000       702  0.950
[vpr] 0.00433 1.00000     0.1000 6.9204e-10 1.5205e-09 3.6304e-10  2.0489  0.1538  0.0000  1.0000  8.000       715  0.950
[vpr] 0.00411 1.00000     0.1000 6.9209e-10 1.5205e-09 3.8013e-10  2.0489  0.0000  0.0000  1.0000  8.000       728  0.800
[vpr] 0.00329 1.00000     0.1000 6.9208e-10 1.4864e-09 3.8014e-10  2.0489  0.1538  0.0000  1.0000  8.000       741  0.950
[vpr] 0.00312 1.00000     0.1000 6.9203e-10 1.4864e-09 3.6304e-10  2.0489  0.1538  0.0000  1.0000  8.000       754  0.950
[vpr] 0.00297 0.99999     0.1000 6.9207e-10 1.4522e-09 3.8013e-10  2.0489  0.0769  0.0000  1.0000  8.000       767  0.800
[vpr] 0.00237 1.00000     0.1000 6.9203e-10 1.4693e-09 3.6304e-10  2.0489  0.3077  0.0000  1.0000  8.000       780  0.950
[vpr] 0.00226 1.00000     0.1000 6.9208e-10 1.4864e-09 3.8013e-10  2.0489  0.1538  0.0000  1.0000  8.000       793  0.950
[vpr] 0.00214 0.99999     0.1000 6.9207e-10 1.4326e-09 3.8014e-10  2.0489  0.5385  0.0000  1.0000  8.000       806  0.950
[vpr] 0.00204 1.00001     0.1000 6.921e-10  1.5205e-09 3.6304e-10  2.0489  0.1538  0.0000  1.0985  7.655       819  0.950
[vpr] 0.00193 0.99999     0.1000 6.9207e-10 1.4522e-09 3.8014e-10  2.0489  0.1538  0.0000  1.0000  8.000       832  0.950
[vpr] 0.00184 1.00000     0.1000 6.9203e-10 1.4294e-09 3.6304e-10  2.0489  0.2308  0.0000  1.0000  8.000       845  0.950
[vpr] 0.00175 1.00000     0.1000 6.9197e-10 1.3838e-09 3.4595e-10  2.0489  0.1538  0.0000  1.0000  8.000       858  0.950
[vpr] 0.00166 1.00000     0.1000 6.9197e-10 1.4066e-09 3.4595e-10  2.0489  0.2308  0.0000  1.0000  8.000       871  0.950
[vpr] 0.00158 1.00000     0.1000 6.9197e-10 1.3838e-09 3.4595e-10  2.0489  0.3846  0.0000  1.0000  8.000       884  0.950
[vpr] 0.00150 1.00000     0.1000 6.9198e-10 1.475e-09  3.4595e-10  2.0489  0.2308  0.0000  1.0000  8.000       897  0.950
[vpr] 0.00142 1.00000     0.1000 6.9202e-10 1.4522e-09 3.6304e-10  2.0489  0.4615  0.0000  1.0000  8.000       910  0.950
[vpr] 0.00135 0.99999     0.1000 6.9203e-10 1.4066e-09 3.6304e-10  2.0489  0.2308  0.0000  1.0215  7.925       923  0.950
[vpr] 0.00128 1.00000     0.1000 6.9197e-10 1.3838e-09 3.4595e-10  2.0489  0.2308  0.0000  1.0000  8.000       936  0.950
[vpr] 0.00122 1.00000     0.1000 6.9197e-10 1.4066e-09 3.4595e-10  2.0489  0.2308  0.0000  1.0000  8.000       949  0.950
[vpr] 0.00116 1.00000     0.1000 6.9198e-10 1.4351e-09 3.4595e-10  2.0489  0.3077  0.0000  1.0000  8.000       962  0.950
[vpr] 0.00110 1.00000     0.1000 6.9204e-10 1.4978e-09 3.6304e-10  2.0489  0.2308  0.0000  1.0000  8.000       975  0.950
[vpr] 0.00105 1.00000     0.1000 6.9209e-10 1.5205e-09 3.8014e-10  2.0489  0.0000  0.0000  1.0000  8.000       988  0.800
[vpr] 0.00000 1.00000     0.1000 6.9209e-10 1.5205e-09 3.8014e-10          0.0000  0.0000  1.0000  8.000      1001
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 10
[vpr] bb_cost recomputed from scratch: 0.1
[vpr] timing_cost recomputed from scratch: 6.9209e-10
[vpr] delay_cost recomputed from scratch: 1.52054e-09
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 1008
[vpr] 
[vpr] Placement estimated critical path delay: 2.04895 ns
[vpr] Placement cost: 1, bb_cost: 0.1, td_cost: 6.9209e-10, delay_cost: 1.52054e-09
[vpr] Placement total # of swap attempts: 1008
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 6
[vpr] WARNING(5): in check_node: node 55 has no edges.
[vpr] WARNING(6): in check_node: node 58 has no edges.
[vpr] WARNING(7): in check_node: node 76 has no edges.
[vpr] WARNING(8): in check_node: node 82 has no edges.
[vpr] WARNING(9): in check_node: node 91 has no edges.
[vpr] WARNING(10): in check_node: node 94 has no edges.
[vpr] WARNING(11): in check_node: node 103 has no edges.
[vpr] WARNING(12): in check_node: node 106 has no edges.
[vpr] WARNING(13): in check_node: node 115 has no edges.
[vpr] WARNING(14): in check_node: node 118 has no edges.
[vpr] WARNING(15): in check_node: node 134 has no edges.
[vpr] WARNING(16): in check_node: node 156 has no edges.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] WARNING(17): Empty heap occurred in get_heap_head.
[vpr] WARNING(18): Some blocks are impossible to connect in this architecture.
[vpr] Cannot route net #3 (top.in_data_1) to sink #1 -- no possible path.
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 6, high: -1, current: 12
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 41, total available wire length 144, ratio 0.284722
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 2.32243 ns
[vpr] Successfully routed after 6 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 6, high: 12, current: 10
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 30, total available wire length 120, ratio 0.25
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 2.32243 ns
[vpr] Successfully routed after 1 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 6, high: 10, current: 8
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 26, total available wire length 96, ratio 0.270833
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 2.18569 ns
[vpr] Successfully routed after 7 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -47038
[vpr] Best routing used a channel width factor of 8.
[vpr] 
[vpr] Average number of bends per net: 5.50000  Maximum # of bends: 8
[vpr] 
[vpr] Number of routed nets (nonglobal): 4
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 46, average net length: 11.5000
[vpr] 	Maximum net length: 16
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 27, average wire segments per net: 6.75000
[vpr] 	Maximum segments used by a net: 9
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0       3  2.5000        8
[vpr]                        1       3  3.0000        8
[vpr]                        2       5  5.0000        8
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0       6  5.5000        8
[vpr]                        1       3  2.5000        8
[vpr]                        2       5  4.5000        8
[vpr] 
[vpr] Total tracks in x-direction: 24, in y-direction: 24
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 59253.6
[vpr] 	Total used logic block area: 29626.8
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 3680.62, per logic tile: 920.155
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0        0.45
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4        0.45
[vpr] 
[vpr] Nets on critical path: 1 normal, 0 global.
[vpr] Total logic delay: 1.74543e-09 (s), total net delay: 4.8269e-10 (s)
[vpr] Final critical path: 2.18569 ns, f_max: 457.521 MHz
[vpr] 
[vpr] Least slack in design: -2.18569 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'simple_toro_xml_blif.toro.snoitpo'...
Writing xml file 'simple_toro_xml_blif.toro.xml'...
Writing blif file 'simple_toro_xml_blif.toro.blif'...
Writing architecture file 'simple_toro_xml_blif.toro.arch'...
Writing fabric file 'simple_toro_xml_blif.toro.fabric'...
Writing circuit file 'simple_toro_xml_blif.toro.circuit'...
Writing laff file 'simple_toro_xml_blif.toro.laff'...
Exiting...
