IRQ_HANDLED,VAR_0
IRQ_NONE,VAR_1
STM32H7_SPI_IER,VAR_2
STM32H7_SPI_IFCR,VAR_3
STM32H7_SPI_SR,VAR_4
STM32H7_SPI_SR_EOT,VAR_5
STM32H7_SPI_SR_MODF,VAR_6
STM32H7_SPI_SR_OVR,VAR_7
STM32H7_SPI_SR_RXP,VAR_8
STM32H7_SPI_SR_SUSP,VAR_9
STM32H7_SPI_SR_TXP,VAR_10
dev_dbg,FUNC_0
dev_warn,FUNC_1
readl_relaxed,FUNC_2
spi_finalize_current_transfer,FUNC_3
spi_master_get_devdata,FUNC_4
spin_lock_irqsave,FUNC_5
spin_unlock_irqrestore,FUNC_6
stm32h7_spi_disable,FUNC_7
stm32h7_spi_read_rxfifo,FUNC_8
stm32h7_spi_write_txfifo,FUNC_9
writel_relaxed,FUNC_10
stm32h7_spi_irq_thread,FUNC_11
irq,VAR_11
dev_id,VAR_12
master,VAR_13
spi,VAR_14
sr,VAR_15
ier,VAR_16
mask,VAR_17
flags,VAR_18
end,VAR_19
