|DE0_NANO_top
CLOCK_50 => pll_sys:u_pll_sys.inclk0
KEY[0] => rst_n.IN1
KEY[1] => ~NO_FANOUT~
SW[0] => mspi_sck.OUTPUTSELECT
SW[0] => mspi_nss.OUTPUTSELECT
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
DRAM_ADDR[0] << DRAM_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] << DRAM_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] << DRAM_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] << DRAM_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] << DRAM_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] << DRAM_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] << DRAM_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] << DRAM_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] << DRAM_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] << DRAM_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] << DRAM_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] << DRAM_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] << DRAM_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] << DRAM_BA[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] << DRAM_BA[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N << DRAM_CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE << DRAM_CKE.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK << DRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N << DRAM_CS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_DQM[0] << DRAM_DQM[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQM[1] << DRAM_DQM[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N << DRAM_RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N << DRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
EPCS_ASDO << EPCS_ASDO.DB_MAX_OUTPUT_PORT_TYPE
EPCS_DATA0 => ~NO_FANOUT~
EPCS_DCLK << EPCS_DCLK.DB_MAX_OUTPUT_PORT_TYPE
EPCS_NCSO << EPCS_NCSO.DB_MAX_OUTPUT_PORT_TYPE
G_SENSOR_CS_N << G_SENSOR_CS_N.DB_MAX_OUTPUT_PORT_TYPE
G_SENSOR_INT => ~NO_FANOUT~
I2C_SCLK << comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT => ~NO_FANOUT~
ADC_CS_N << spi_adc_top:u_multi_adc_drv.adcCS1
ADC_SADDR << spi_adc_top:u_multi_adc_drv.adcMOSI1
ADC_SCLK << spi_adc_top:u_multi_adc_drv.adcCLK1
ADC_SDAT => spi_adc_top:u_multi_adc_drv.adcMISO1
SPI_M_SCLK => mspi_sck.DATAA
SPI_M_MOSI => spi_wishbone_wrapper:Master_0.mosi
SPI_M_MISO << spi_wishbone_wrapper:Master_0.miso
SPI_M_NSS => mspi_nss.DATAA
ADC_A_CLK << spi_adc_top:u_multi_adc_drv.adcCLK0
ADC_A_CS[0] << spi_adc_top:u_multi_adc_drv.adcCS0[0]
ADC_A_CS[1] << spi_adc_top:u_multi_adc_drv.adcCS0[1]
ADC_A_CS[2] << spi_adc_top:u_multi_adc_drv.adcCS0[2]
ADC_A_CS[3] << spi_adc_top:u_multi_adc_drv.adcCS0[3]
ADC_A_MOSI << spi_adc_top:u_multi_adc_drv.adcMOSI0
ADC_A_MISO[0] => spi_adc_top:u_multi_adc_drv.adcMISO0[0]
ADC_A_MISO[1] => spi_adc_top:u_multi_adc_drv.adcMISO0[1]
ADC_A_MISO[2] => spi_adc_top:u_multi_adc_drv.adcMISO0[2]
ADC_A_MISO[3] => spi_adc_top:u_multi_adc_drv.adcMISO0[3]
ADC_A_MISO[4] => spi_adc_top:u_multi_adc_drv.adcMISO0[4]
ADC_A_MISO[5] => spi_adc_top:u_multi_adc_drv.adcMISO0[5]
ADC_A_MISO[6] => spi_adc_top:u_multi_adc_drv.adcMISO0[6]
ADC_A_MISO[7] => spi_adc_top:u_multi_adc_drv.adcMISO0[7]
ADC_B_CLK << spi_adc_top:u_multi_adc_drv.adcCLK0
ADC_B_CS[0] << spi_adc_top:u_multi_adc_drv.adcCS0[0]
ADC_B_CS[1] << spi_adc_top:u_multi_adc_drv.adcCS0[1]
ADC_B_CS[2] << spi_adc_top:u_multi_adc_drv.adcCS0[2]
ADC_B_CS[3] << spi_adc_top:u_multi_adc_drv.adcCS0[3]
ADC_B_MOSI << spi_adc_top:u_multi_adc_drv.adcMOSI0
ADC_B_MISO[0] => spi_adc_top:u_multi_adc_drv.adcMISO0[8]
ADC_B_MISO[1] => spi_adc_top:u_multi_adc_drv.adcMISO0[9]
ADC_B_MISO[2] => spi_adc_top:u_multi_adc_drv.adcMISO0[10]
ADC_B_MISO[3] => spi_adc_top:u_multi_adc_drv.adcMISO0[11]
ADC_B_MISO[4] => spi_adc_top:u_multi_adc_drv.adcMISO0[12]
ADC_B_MISO[5] => spi_adc_top:u_multi_adc_drv.adcMISO0[13]
ADC_B_MISO[6] => spi_adc_top:u_multi_adc_drv.adcMISO0[14]
ADC_B_MISO[7] => spi_adc_top:u_multi_adc_drv.adcMISO0[15]
ADC_C_CLK << spi_adc_top:u_multi_adc_drv.adcCLK0
ADC_C_CS[0] << spi_adc_top:u_multi_adc_drv.adcCS0[0]
ADC_C_CS[1] << spi_adc_top:u_multi_adc_drv.adcCS0[1]
ADC_C_CS[2] << spi_adc_top:u_multi_adc_drv.adcCS0[2]
ADC_C_CS[3] << spi_adc_top:u_multi_adc_drv.adcCS0[3]
ADC_C_MOSI << spi_adc_top:u_multi_adc_drv.adcMOSI0
ADC_C_MISO[0] => spi_adc_top:u_multi_adc_drv.adcMISO0[16]
ADC_C_MISO[1] => spi_adc_top:u_multi_adc_drv.adcMISO0[17]
ADC_C_MISO[2] => spi_adc_top:u_multi_adc_drv.adcMISO0[18]
ADC_C_MISO[3] => spi_adc_top:u_multi_adc_drv.adcMISO0[19]
ADC_C_MISO[4] => spi_adc_top:u_multi_adc_drv.adcMISO0[20]
ADC_C_MISO[5] => spi_adc_top:u_multi_adc_drv.adcMISO0[21]
ADC_C_MISO[6] => spi_adc_top:u_multi_adc_drv.adcMISO0[22]
ADC_C_MISO[7] => spi_adc_top:u_multi_adc_drv.adcMISO0[23]
ADC_D_CLK << spi_adc_top:u_multi_adc_drv.adcCLK0
ADC_D_CS[0] << spi_adc_top:u_multi_adc_drv.adcCS0[0]
ADC_D_CS[1] << spi_adc_top:u_multi_adc_drv.adcCS0[1]
ADC_D_CS[2] << spi_adc_top:u_multi_adc_drv.adcCS0[2]
ADC_D_CS[3] << spi_adc_top:u_multi_adc_drv.adcCS0[3]
ADC_D_MOSI << spi_adc_top:u_multi_adc_drv.adcMOSI0
ADC_D_MISO[0] => spi_adc_top:u_multi_adc_drv.adcMISO0[24]
ADC_D_MISO[1] => spi_adc_top:u_multi_adc_drv.adcMISO0[25]
ADC_D_MISO[2] => spi_adc_top:u_multi_adc_drv.adcMISO0[26]
ADC_D_MISO[3] => spi_adc_top:u_multi_adc_drv.adcMISO0[27]
ADC_D_MISO[4] => spi_adc_top:u_multi_adc_drv.adcMISO0[28]
ADC_D_MISO[5] => spi_adc_top:u_multi_adc_drv.adcMISO0[29]
ADC_D_MISO[6] => spi_adc_top:u_multi_adc_drv.adcMISO0[30]
ADC_D_MISO[7] => spi_adc_top:u_multi_adc_drv.adcMISO0[31]
LED[0] << wishbone_register:register0.wbs_readdata[0]
LED[1] << wishbone_register:register0.wbs_readdata[1]
LED[2] << wishbone_register:register0.wbs_readdata[2]
LED[3] << wishbone_register:register0.wbs_readdata[3]
LED[4] << wishbone_register:register0.wbs_readdata[4]
LED[5] << wishbone_register:register0.wbs_readdata[5]
LED[6] << wishbone_register:register0.wbs_readdata[6]
LED[7] << wishbone_register:register0.wbs_readdata[7]


|DE0_NANO_top|pll_sys:u_pll_sys
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
c4 <= altpll:altpll_component.clk[4]
locked <= altpll:altpll_component.locked


|DE0_NANO_top|pll_sys:u_pll_sys|altpll:altpll_component
inclk[0] => pll_sys_altpll:auto_generated.inclk[0]
inclk[1] => pll_sys_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_sys_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_sys_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE0_NANO_top|pll_sys:u_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|DVI_DEMO:u_video_src
reset_n => vpg:vpg_inst.reset_n
pll_100M => vpg:vpg_inst.clk_100
pll_100M => pll_100K.CLK
pll_100M => div_cnt[0].CLK
pll_100M => div_cnt[1].CLK
pll_100M => div_cnt[2].CLK
pll_100M => div_cnt[3].CLK
pll_100M => div_cnt[4].CLK
pll_100M => div_cnt[5].CLK
pll_100M => div_cnt[6].CLK
pll_100M => div_cnt[7].CLK
pll_100M => div_cnt[8].CLK
pll_100M => div_cnt[9].CLK
pll_100M => div_cnt[10].CLK
pll_100M => div_cnt[11].CLK
pll_100M => div_cnt[12].CLK
pll_100M => div_cnt[13].CLK
pll_100M => div_cnt[14].CLK
pll_100M => div_cnt[15].CLK
BUTTON[0] => ~NO_FANOUT~
BUTTON[1] => _.IN1
BUTTON[2] => ~NO_FANOUT~
BUTTON[3] => ~NO_FANOUT~
DVI_RX_CLK => clk_selector:clk_selector_inst.data1
DVI_RX_CLK => rx_vs.CLK
DVI_RX_CLK => rx_hs.CLK
DVI_RX_CLK => rx_de.CLK
DVI_RX_CLK => rx_data[0].CLK
DVI_RX_CLK => rx_data[1].CLK
DVI_RX_CLK => rx_data[2].CLK
DVI_RX_CLK => rx_data[3].CLK
DVI_RX_CLK => rx_data[4].CLK
DVI_RX_CLK => rx_data[5].CLK
DVI_RX_CLK => rx_data[6].CLK
DVI_RX_CLK => rx_data[7].CLK
DVI_RX_CLK => rx_data[8].CLK
DVI_RX_CLK => rx_data[9].CLK
DVI_RX_CLK => rx_data[10].CLK
DVI_RX_CLK => rx_data[11].CLK
DVI_RX_CLK => rx_data[12].CLK
DVI_RX_CLK => rx_data[13].CLK
DVI_RX_CLK => rx_data[14].CLK
DVI_RX_CLK => rx_data[15].CLK
DVI_RX_CLK => rx_data[16].CLK
DVI_RX_CLK => rx_data[17].CLK
DVI_RX_CLK => rx_data[18].CLK
DVI_RX_CLK => rx_data[19].CLK
DVI_RX_CLK => rx_data[20].CLK
DVI_RX_CLK => rx_data[21].CLK
DVI_RX_CLK => rx_data[22].CLK
DVI_RX_CLK => rx_data[23].CLK
DVI_RX_VS => rx_vs.DATAIN
DVI_RX_HS => rx_hs.DATAIN
DVI_RX_DE => rx_de.DATAIN
DVI_RX_D[0] => rx_data[0].DATAIN
DVI_RX_D[1] => rx_data[1].DATAIN
DVI_RX_D[2] => rx_data[2].DATAIN
DVI_RX_D[3] => rx_data[3].DATAIN
DVI_RX_D[4] => rx_data[4].DATAIN
DVI_RX_D[5] => rx_data[5].DATAIN
DVI_RX_D[6] => rx_data[6].DATAIN
DVI_RX_D[7] => rx_data[7].DATAIN
DVI_RX_D[8] => rx_data[8].DATAIN
DVI_RX_D[9] => rx_data[9].DATAIN
DVI_RX_D[10] => rx_data[10].DATAIN
DVI_RX_D[11] => rx_data[11].DATAIN
DVI_RX_D[12] => rx_data[12].DATAIN
DVI_RX_D[13] => rx_data[13].DATAIN
DVI_RX_D[14] => rx_data[14].DATAIN
DVI_RX_D[15] => rx_data[15].DATAIN
DVI_RX_D[16] => rx_data[16].DATAIN
DVI_RX_D[17] => rx_data[17].DATAIN
DVI_RX_D[18] => rx_data[18].DATAIN
DVI_RX_D[19] => rx_data[19].DATAIN
DVI_RX_D[20] => rx_data[20].DATAIN
DVI_RX_D[21] => rx_data[21].DATAIN
DVI_RX_D[22] => rx_data[22].DATAIN
DVI_RX_D[23] => rx_data[23].DATAIN
DVI_EDID_WP <= WRITE_EDID:WRITE_EDID_inst.EDID_WP
DVI_RX_DDCSCL <> WRITE_EDID:WRITE_EDID_inst.EDID_DDCSCL
DVI_RX_DDCSDA <> WRITE_EDID:WRITE_EDID_inst.EDID_DDCSDA
DVI_TX_CLK <= clk_selector:clk_selector_inst.result
DVI_TX_VS <= video_selector:video_selector_inst.result[25]
DVI_TX_HS <= video_selector:video_selector_inst.result[24]
DVI_TX_DE <= video_selector:video_selector_inst.result[26]
DVI_TX_D[0] <= video_selector:video_selector_inst.result[0]
DVI_TX_D[1] <= video_selector:video_selector_inst.result[1]
DVI_TX_D[2] <= video_selector:video_selector_inst.result[2]
DVI_TX_D[3] <= video_selector:video_selector_inst.result[3]
DVI_TX_D[4] <= video_selector:video_selector_inst.result[4]
DVI_TX_D[5] <= video_selector:video_selector_inst.result[5]
DVI_TX_D[6] <= video_selector:video_selector_inst.result[6]
DVI_TX_D[7] <= video_selector:video_selector_inst.result[7]
DVI_TX_D[8] <= video_selector:video_selector_inst.result[8]
DVI_TX_D[9] <= video_selector:video_selector_inst.result[9]
DVI_TX_D[10] <= video_selector:video_selector_inst.result[10]
DVI_TX_D[11] <= video_selector:video_selector_inst.result[11]
DVI_TX_D[12] <= video_selector:video_selector_inst.result[12]
DVI_TX_D[13] <= video_selector:video_selector_inst.result[13]
DVI_TX_D[14] <= video_selector:video_selector_inst.result[14]
DVI_TX_D[15] <= video_selector:video_selector_inst.result[15]
DVI_TX_D[16] <= video_selector:video_selector_inst.result[16]
DVI_TX_D[17] <= video_selector:video_selector_inst.result[17]
DVI_TX_D[18] <= video_selector:video_selector_inst.result[18]
DVI_TX_D[19] <= video_selector:video_selector_inst.result[19]
DVI_TX_D[20] <= video_selector:video_selector_inst.result[20]
DVI_TX_D[21] <= video_selector:video_selector_inst.result[21]
DVI_TX_D[22] <= video_selector:video_selector_inst.result[22]
DVI_TX_D[23] <= video_selector:video_selector_inst.result[23]
tp[0] <= <GND>
tp[1] <= <GND>
tp[2] <= <GND>
tp[3] <= <GND>
tp[4] <= <GND>
tp[5] <= <GND>
tp[6] <= <GND>
tp[7] <= <GND>
tp[8] <= <GND>
tp[9] <= <GND>
tp[10] <= <GND>
tp[11] <= <GND>
tp[12] <= <GND>
tp[13] <= <GND>
tp[14] <= <GND>
tp[15] <= <GND>
tp[16] <= <GND>
tp[17] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst
clk_100 => clk_100.IN9
reset_n => timing_change_dur[0].ACLR
reset_n => timing_change_dur[1].ACLR
reset_n => timing_change_dur[2].ACLR
reset_n => timing_change.ACLR
reset_n => write_from_rom.ACLR
reset_n => pll_reconfig.ACLR
reset_n => disp_mode[0].ALOAD
reset_n => disp_mode[1].ALOAD
reset_n => disp_mode[2].ALOAD
reset_n => disp_mode[3].ALOAD
reset_n => config_state~7.DATAIN
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
mode[0] => disp_mode[0].ADATA
mode[0] => disp_mode[0].DATAIN
mode[1] => disp_mode[1].ADATA
mode[1] => disp_mode[1].DATAIN
mode[2] => disp_mode[2].ADATA
mode[2] => disp_mode[2].DATAIN
mode[3] => disp_mode[3].ADATA
mode[3] => disp_mode[3].DATAIN
mode_change => config_state.OUTPUTSELECT
mode_change => config_state.OUTPUTSELECT
mode_change => config_state.OUTPUTSELECT
mode_change => config_state.OUTPUTSELECT
mode_change => config_state.OUTPUTSELECT
mode_change => config_state.OUTPUTSELECT
mode_change => config_state.OUTPUTSELECT
mode_change => config_state.OUTPUTSELECT
mode_change => config_state.OUTPUTSELECT
mode_change => pll_reconfig.OUTPUTSELECT
mode_change => write_from_rom.OUTPUTSELECT
mode_change => timing_change.OUTPUTSELECT
mode_change => timing_change_dur.OUTPUTSELECT
mode_change => timing_change_dur.OUTPUTSELECT
mode_change => timing_change_dur.OUTPUTSELECT
mode_change => disp_mode[3].ENA
mode_change => disp_mode[2].ENA
mode_change => disp_mode[1].ENA
mode_change => disp_mode[0].ENA
disp_color[0] => disp_color[0].IN1
disp_color[1] => disp_color[1].IN1
vpg_pclk <= gen_clk.DB_MAX_OUTPUT_PORT_TYPE
vpg_de <= pattern_gen:pattern_gen_inst.gen_de
vpg_hs <= pattern_gen:pattern_gen_inst.gen_hs
vpg_vs <= pattern_gen:pattern_gen_inst.gen_vs
vpg_r[0] <= pattern_gen:pattern_gen_inst.gen_r
vpg_r[1] <= pattern_gen:pattern_gen_inst.gen_r
vpg_r[2] <= pattern_gen:pattern_gen_inst.gen_r
vpg_r[3] <= pattern_gen:pattern_gen_inst.gen_r
vpg_r[4] <= pattern_gen:pattern_gen_inst.gen_r
vpg_r[5] <= pattern_gen:pattern_gen_inst.gen_r
vpg_r[6] <= pattern_gen:pattern_gen_inst.gen_r
vpg_r[7] <= pattern_gen:pattern_gen_inst.gen_r
vpg_g[0] <= pattern_gen:pattern_gen_inst.gen_g
vpg_g[1] <= pattern_gen:pattern_gen_inst.gen_g
vpg_g[2] <= pattern_gen:pattern_gen_inst.gen_g
vpg_g[3] <= pattern_gen:pattern_gen_inst.gen_g
vpg_g[4] <= pattern_gen:pattern_gen_inst.gen_g
vpg_g[5] <= pattern_gen:pattern_gen_inst.gen_g
vpg_g[6] <= pattern_gen:pattern_gen_inst.gen_g
vpg_g[7] <= pattern_gen:pattern_gen_inst.gen_g
vpg_b[0] <= pattern_gen:pattern_gen_inst.gen_b
vpg_b[1] <= pattern_gen:pattern_gen_inst.gen_b
vpg_b[2] <= pattern_gen:pattern_gen_inst.gen_b
vpg_b[3] <= pattern_gen:pattern_gen_inst.gen_b
vpg_b[4] <= pattern_gen:pattern_gen_inst.gen_b
vpg_b[5] <= pattern_gen:pattern_gen_inst.gen_b
vpg_b[6] <= pattern_gen:pattern_gen_inst.gen_b
vpg_b[7] <= pattern_gen:pattern_gen_inst.gen_b


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_25:rom_pll_25_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_25:rom_pll_25_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_u9b1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u9b1:auto_generated.address_a[0]
address_a[1] => altsyncram_u9b1:auto_generated.address_a[1]
address_a[2] => altsyncram_u9b1:auto_generated.address_a[2]
address_a[3] => altsyncram_u9b1:auto_generated.address_a[3]
address_a[4] => altsyncram_u9b1:auto_generated.address_a[4]
address_a[5] => altsyncram_u9b1:auto_generated.address_a[5]
address_a[6] => altsyncram_u9b1:auto_generated.address_a[6]
address_a[7] => altsyncram_u9b1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u9b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u9b1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_25:rom_pll_25_inst|altsyncram:altsyncram_component|altsyncram_u9b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_27:rom_pll_27_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_27:rom_pll_27_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_0ab1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0ab1:auto_generated.address_a[0]
address_a[1] => altsyncram_0ab1:auto_generated.address_a[1]
address_a[2] => altsyncram_0ab1:auto_generated.address_a[2]
address_a[3] => altsyncram_0ab1:auto_generated.address_a[3]
address_a[4] => altsyncram_0ab1:auto_generated.address_a[4]
address_a[5] => altsyncram_0ab1:auto_generated.address_a[5]
address_a[6] => altsyncram_0ab1:auto_generated.address_a[6]
address_a[7] => altsyncram_0ab1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0ab1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0ab1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_27:rom_pll_27_inst|altsyncram:altsyncram_component|altsyncram_0ab1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_33:rom_pll_33_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_33:rom_pll_33_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_0ab1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0ab1:auto_generated.address_a[0]
address_a[1] => altsyncram_0ab1:auto_generated.address_a[1]
address_a[2] => altsyncram_0ab1:auto_generated.address_a[2]
address_a[3] => altsyncram_0ab1:auto_generated.address_a[3]
address_a[4] => altsyncram_0ab1:auto_generated.address_a[4]
address_a[5] => altsyncram_0ab1:auto_generated.address_a[5]
address_a[6] => altsyncram_0ab1:auto_generated.address_a[6]
address_a[7] => altsyncram_0ab1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0ab1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0ab1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_33:rom_pll_33_inst|altsyncram:altsyncram_component|altsyncram_0ab1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_65:rom_pll_65_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_65:rom_pll_65_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_2ab1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ab1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ab1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ab1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ab1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ab1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ab1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ab1:auto_generated.address_a[6]
address_a[7] => altsyncram_2ab1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ab1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ab1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_65:rom_pll_65_inst|altsyncram:altsyncram_component|altsyncram_2ab1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_108:rom_pll_108_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_ibb1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ibb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ibb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ibb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ibb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ibb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ibb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ibb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ibb1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ibb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ibb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component|altsyncram_ibb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_148:rom_pll_148_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_148:rom_pll_148_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_kbb1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kbb1:auto_generated.address_a[0]
address_a[1] => altsyncram_kbb1:auto_generated.address_a[1]
address_a[2] => altsyncram_kbb1:auto_generated.address_a[2]
address_a[3] => altsyncram_kbb1:auto_generated.address_a[3]
address_a[4] => altsyncram_kbb1:auto_generated.address_a[4]
address_a[5] => altsyncram_kbb1:auto_generated.address_a[5]
address_a[6] => altsyncram_kbb1:auto_generated.address_a[6]
address_a[7] => altsyncram_kbb1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kbb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kbb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_148:rom_pll_148_inst|altsyncram:altsyncram_component|altsyncram_kbb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_162:rom_pll_162_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_162:rom_pll_162_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_hbb1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hbb1:auto_generated.address_a[0]
address_a[1] => altsyncram_hbb1:auto_generated.address_a[1]
address_a[2] => altsyncram_hbb1:auto_generated.address_a[2]
address_a[3] => altsyncram_hbb1:auto_generated.address_a[3]
address_a[4] => altsyncram_hbb1:auto_generated.address_a[4]
address_a[5] => altsyncram_hbb1:auto_generated.address_a[5]
address_a[6] => altsyncram_hbb1:auto_generated.address_a[6]
address_a[7] => altsyncram_hbb1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hbb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hbb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_162:rom_pll_162_inst|altsyncram:altsyncram_component|altsyncram_hbb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_selector:rom_selector_inst
data0 => sub_wire1[0].IN1
data1 => sub_wire1[1].IN1
data2 => sub_wire1[2].IN1
data3 => sub_wire1[3].IN1
data4 => sub_wire1[4].IN1
data5 => sub_wire1[5].IN1
data6 => sub_wire1[6].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result <= lpm_mux:LPM_MUX_component.result


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_selector:rom_selector_inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_erc:auto_generated.data[0]
data[1][0] => mux_erc:auto_generated.data[1]
data[2][0] => mux_erc:auto_generated.data[2]
data[3][0] => mux_erc:auto_generated.data[3]
data[4][0] => mux_erc:auto_generated.data[4]
data[5][0] => mux_erc:auto_generated.data[5]
data[6][0] => mux_erc:auto_generated.data[6]
sel[0] => mux_erc:auto_generated.sel[0]
sel[1] => mux_erc:auto_generated.sel[1]
sel[2] => mux_erc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_selector:rom_selector_inst|lpm_mux:LPM_MUX_component|mux_erc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst
clock => clock.IN1
counter_param[0] => counter_param[0].IN1
counter_param[1] => counter_param[1].IN1
counter_param[2] => counter_param[2].IN1
counter_type[0] => counter_type[0].IN1
counter_type[1] => counter_type[1].IN1
counter_type[2] => counter_type[2].IN1
counter_type[3] => counter_type[3].IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
pll_areset_in => pll_areset_in.IN1
pll_scandataout => pll_scandataout.IN1
pll_scandone => pll_scandone.IN1
read_param => read_param.IN1
reconfig => reconfig.IN1
reset => reset.IN1
reset_rom_address => reset_rom_address.IN1
rom_data_in => rom_data_in.IN1
write_from_rom => write_from_rom.IN1
write_param => write_param.IN1
busy <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.busy
data_out[0] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out
data_out[1] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out
data_out[2] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out
data_out[3] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out
data_out[4] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out
data_out[5] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out
data_out[6] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out
data_out[7] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out
data_out[8] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out
pll_areset <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_areset
pll_configupdate <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_configupdate
pll_scanclk <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_scanclk
pll_scanclkena <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_scanclkena
pll_scandata <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_scandata
rom_address_out[0] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out
rom_address_out[1] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out
rom_address_out[2] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out
rom_address_out[3] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out
rom_address_out[4] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out
rom_address_out[5] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out
rom_address_out[6] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out
rom_address_out[7] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out
write_rom_ena <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.write_rom_ena


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN9
counter_param[0] => read_init_nominal_state.IN1
counter_param[0] => counter_param_latch_reg[0].DATAIN
counter_param[1] => read_init_nominal_state.IN1
counter_param[1] => counter_param_latch_reg[1].DATAIN
counter_param[2] => read_init_nominal_state.IN1
counter_param[2] => counter_param_latch_reg[2].DATAIN
counter_type[0] => counter_type_latch_reg[0].DATAIN
counter_type[1] => read_init_nominal_state.IN1
counter_type[1] => counter_type_latch_reg[1].DATAIN
counter_type[2] => read_init_nominal_state.IN0
counter_type[2] => counter_type_latch_reg[2].DATAIN
counter_type[3] => read_init_nominal_state.IN1
counter_type[3] => counter_type_latch_reg[3].DATAIN
data_in[0] => data_in[0].IN2
data_in[1] => data_in[1].IN2
data_in[2] => data_in[2].IN2
data_in[3] => data_in[3].IN2
data_in[4] => data_in[4].IN2
data_in[5] => data_in[5].IN2
data_in[6] => data_in[6].IN2
data_in[7] => data_in[7].IN2
data_in[8] => data_in[8].IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
pll_areset <= pll_areset.DB_MAX_OUTPUT_PORT_TYPE
pll_areset_in => pll_areset.IN1
pll_configupdate <= pll_configupdate.DB_MAX_OUTPUT_PORT_TYPE
pll_scanclk <= clock.DB_MAX_OUTPUT_PORT_TYPE
pll_scanclkena <= pll_scanclkena.DB_MAX_OUTPUT_PORT_TYPE
pll_scandata <= pll_scandata.DB_MAX_OUTPUT_PORT_TYPE
pll_scandataout => ~NO_FANOUT~
pll_scandone => reconfig_wait_state.IN1
pll_scandone => areset_init_state_1.DATAIN
pll_scandone => reconfig_post_state.IN1
pll_scandone => idle_state.IN1
pll_scandone => reconfig_wait_state.IN1
read_param => read_init_nominal_state.IN1
read_param => input_latch_enable.IN0
read_param => idle_state.IN1
reconfig => reconfig_init_state.IN1
reconfig => idle_state.IN1
reset => write_nominal_state.ACLR
reset => write_init_state.ACLR
reset => write_init_nominal_state.ACLR
reset => write_data_state.ACLR
reset => shift_reg17[0].ACLR
reset => shift_reg16[0].ACLR
reset => shift_reg15[0].ACLR
reset => shift_reg14[0].ACLR
reset => shift_reg13[0].ACLR
reset => shift_reg12[0].ACLR
reset => shift_reg11[0].ACLR
reset => shift_reg10[0].ACLR
reset => shift_reg9[0].ACLR
reset => shift_reg8[0].ACLR
reset => shift_reg7[0].ACLR
reset => shift_reg6[0].ACLR
reset => shift_reg5[0].ACLR
reset => shift_reg4[0].ACLR
reset => shift_reg3[0].ACLR
reset => shift_reg2[0].ACLR
reset => shift_reg1[0].ACLR
reset => shift_reg0[0].ACLR
reset => rom_second_state.ACLR
reset => rom_second_last_state.ACLR
reset => rom_last_state.ACLR
reset => rom_init_state.ACLR
reset => rom_first_state.ACLR
reset => rom_data_state.ACLR
reset => reset_state.PRESET
reset => reconfig_wait_state.ACLR
reset => reconfig_seq_ena_state.ACLR
reset => reconfig_seq_data_state.ACLR
reset => reconfig_post_state.ACLR
reset => reconfig_init_state.ACLR
reset => reconfig_counter_state.ACLR
reset => read_last_state.ACLR
reset => read_last_nominal_state.ACLR
reset => read_init_state.ACLR
reset => read_init_nominal_state.ACLR
reset => read_first_state.ACLR
reset => read_first_nominal_state.ACLR
reset => read_data_state.ACLR
reset => read_data_nominal_state.ACLR
reset => nominal_data17[0].ACLR
reset => nominal_data16[0].ACLR
reset => nominal_data15[0].ACLR
reset => nominal_data14[0].ACLR
reset => nominal_data13[0].ACLR
reset => nominal_data12[0].ACLR
reset => nominal_data11[0].ACLR
reset => nominal_data10[0].ACLR
reset => nominal_data9[0].ACLR
reset => nominal_data8[0].ACLR
reset => nominal_data7[0].ACLR
reset => nominal_data6[0].ACLR
reset => nominal_data5[0].ACLR
reset => nominal_data4[0].ACLR
reset => nominal_data3[0].ACLR
reset => nominal_data2[0].ACLR
reset => nominal_data1[0].ACLR
reset => nominal_data0[0].ACLR
reset => idle_state.ACLR
reset => counter_type_latch_reg[0].ACLR
reset => counter_type_latch_reg[1].ACLR
reset => counter_type_latch_reg[2].ACLR
reset => counter_type_latch_reg[3].ACLR
reset => counter_param_latch_reg[0].ACLR
reset => counter_param_latch_reg[1].ACLR
reset => counter_param_latch_reg[2].ACLR
reset => areset_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => idle_state.IN1
reset_rom_address => idle_state.IN1
reset_rom_address => idle_state.IN1
reset_rom_address => rom_data_state.IN1
reset_rom_address => rom_second_last_state.IN1
reset_rom_address => rom_second_state.IN1
rom_address_out[0] <= rom_address_out.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[1] <= rom_address_out.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[2] <= rom_address_out.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[3] <= rom_address_out.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[4] <= rom_address_out.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[5] <= rom_address_out.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[6] <= rom_address_out.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[7] <= rom_address_out.DB_MAX_OUTPUT_PORT_TYPE
rom_data_in => scan_cache_in.IN1
write_from_rom => rom_init_state.IN1
write_from_rom => idle_state.IN1
write_param => input_latch_enable.IN1
write_param => shift_reg_load_nominal_enable.IN1
write_param => idle_state.IN1
write_rom_ena <= write_rom_ena.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4
wren_a => altsyncram_d7r:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d7r:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d7r:auto_generated.address_a[0]
address_a[1] => altsyncram_d7r:auto_generated.address_a[1]
address_a[2] => altsyncram_d7r:auto_generated.address_a[2]
address_a[3] => altsyncram_d7r:auto_generated.address_a[3]
address_a[4] => altsyncram_d7r:auto_generated.address_a[4]
address_a[5] => altsyncram_d7r:auto_generated.address_a[5]
address_a[6] => altsyncram_d7r:auto_generated.address_a[6]
address_a[7] => altsyncram_d7r:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d7r:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d7r:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_d7r:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_qqa:auto_generated.dataa[0]
dataa[1] => add_sub_qqa:auto_generated.dataa[1]
dataa[2] => add_sub_qqa:auto_generated.dataa[2]
dataa[3] => add_sub_qqa:auto_generated.dataa[3]
dataa[4] => add_sub_qqa:auto_generated.dataa[4]
dataa[5] => add_sub_qqa:auto_generated.dataa[5]
dataa[6] => add_sub_qqa:auto_generated.dataa[6]
dataa[7] => add_sub_qqa:auto_generated.dataa[7]
dataa[8] => add_sub_qqa:auto_generated.dataa[8]
datab[0] => add_sub_qqa:auto_generated.datab[0]
datab[1] => add_sub_qqa:auto_generated.datab[1]
datab[2] => add_sub_qqa:auto_generated.datab[2]
datab[3] => add_sub_qqa:auto_generated.datab[3]
datab[4] => add_sub_qqa:auto_generated.datab[4]
datab[5] => add_sub_qqa:auto_generated.datab[5]
datab[6] => add_sub_qqa:auto_generated.datab[6]
datab[7] => add_sub_qqa:auto_generated.datab[7]
datab[8] => add_sub_qqa:auto_generated.datab[8]
cin => add_sub_qqa:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qqa:auto_generated.result[0]
result[1] <= add_sub_qqa:auto_generated.result[1]
result[2] <= add_sub_qqa:auto_generated.result[2]
result[3] <= add_sub_qqa:auto_generated.result[3]
result[4] <= add_sub_qqa:auto_generated.result[4]
result[5] <= add_sub_qqa:auto_generated.result[5]
result[6] <= add_sub_qqa:auto_generated.result[6]
result[7] <= add_sub_qqa:auto_generated.result[7]
result[8] <= add_sub_qqa:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub5|add_sub_qqa:auto_generated
cin => op_1.IN18
cin => op_1.IN19
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_t9a:auto_generated.dataa[0]
dataa[1] => add_sub_t9a:auto_generated.dataa[1]
dataa[2] => add_sub_t9a:auto_generated.dataa[2]
dataa[3] => add_sub_t9a:auto_generated.dataa[3]
dataa[4] => add_sub_t9a:auto_generated.dataa[4]
dataa[5] => add_sub_t9a:auto_generated.dataa[5]
dataa[6] => add_sub_t9a:auto_generated.dataa[6]
dataa[7] => add_sub_t9a:auto_generated.dataa[7]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
cin => add_sub_t9a:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_t9a:auto_generated.result[0]
result[1] <= add_sub_t9a:auto_generated.result[1]
result[2] <= add_sub_t9a:auto_generated.result[2]
result[3] <= add_sub_t9a:auto_generated.result[3]
result[4] <= add_sub_t9a:auto_generated.result[4]
result[5] <= add_sub_t9a:auto_generated.result[5]
result[6] <= add_sub_t9a:auto_generated.result[6]
result[7] <= add_sub_t9a:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub6|add_sub_t9a:auto_generated
cin => op_1.IN16
cin => op_1.IN17
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_compare:cmpr7
dataa[0] => cmpr_6pd:auto_generated.dataa[0]
dataa[1] => cmpr_6pd:auto_generated.dataa[1]
dataa[2] => cmpr_6pd:auto_generated.dataa[2]
dataa[3] => cmpr_6pd:auto_generated.dataa[3]
dataa[4] => cmpr_6pd:auto_generated.dataa[4]
dataa[5] => cmpr_6pd:auto_generated.dataa[5]
dataa[6] => cmpr_6pd:auto_generated.dataa[6]
dataa[7] => cmpr_6pd:auto_generated.dataa[7]
datab[0] => cmpr_6pd:auto_generated.datab[0]
datab[1] => cmpr_6pd:auto_generated.datab[1]
datab[2] => cmpr_6pd:auto_generated.datab[2]
datab[3] => cmpr_6pd:auto_generated.datab[3]
datab[4] => cmpr_6pd:auto_generated.datab[4]
datab[5] => cmpr_6pd:auto_generated.datab[5]
datab[6] => cmpr_6pd:auto_generated.datab[6]
datab[7] => cmpr_6pd:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_6pd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_compare:cmpr7|cmpr_6pd:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1
clock => cntr_c1l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c1l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_c1l:auto_generated.sload
data[0] => cntr_c1l:auto_generated.data[0]
data[1] => cntr_c1l:auto_generated.data[1]
data[2] => cntr_c1l:auto_generated.data[2]
data[3] => cntr_c1l:auto_generated.data[3]
data[4] => cntr_c1l:auto_generated.data[4]
data[5] => cntr_c1l:auto_generated.data[5]
data[6] => cntr_c1l:auto_generated.data[6]
data[7] => cntr_c1l:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_c1l:auto_generated.q[0]
q[1] <= cntr_c1l:auto_generated.q[1]
q[2] <= cntr_c1l:auto_generated.q[2]
q[3] <= cntr_c1l:auto_generated.q[3]
q[4] <= cntr_c1l:auto_generated.q[4]
q[5] <= cntr_c1l:auto_generated.q[5]
q[6] <= cntr_c1l:auto_generated.q[6]
q[7] <= cntr_c1l:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_c1l:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12
clock => cntr_c1l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c1l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_c1l:auto_generated.sload
data[0] => cntr_c1l:auto_generated.data[0]
data[1] => cntr_c1l:auto_generated.data[1]
data[2] => cntr_c1l:auto_generated.data[2]
data[3] => cntr_c1l:auto_generated.data[3]
data[4] => cntr_c1l:auto_generated.data[4]
data[5] => cntr_c1l:auto_generated.data[5]
data[6] => cntr_c1l:auto_generated.data[6]
data[7] => cntr_c1l:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_c1l:auto_generated.q[0]
q[1] <= cntr_c1l:auto_generated.q[1]
q[2] <= cntr_c1l:auto_generated.q[2]
q[3] <= cntr_c1l:auto_generated.q[3]
q[4] <= cntr_c1l:auto_generated.q[4]
q[5] <= cntr_c1l:auto_generated.q[5]
q[6] <= cntr_c1l:auto_generated.q[6]
q[7] <= cntr_c1l:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_c1l:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13
clock => cntr_3kj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3kj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_3kj:auto_generated.sload
data[0] => cntr_3kj:auto_generated.data[0]
data[1] => cntr_3kj:auto_generated.data[1]
data[2] => cntr_3kj:auto_generated.data[2]
data[3] => cntr_3kj:auto_generated.data[3]
data[4] => cntr_3kj:auto_generated.data[4]
data[5] => cntr_3kj:auto_generated.data[5]
cin => ~NO_FANOUT~
q[0] <= cntr_3kj:auto_generated.q[0]
q[1] <= cntr_3kj:auto_generated.q[1]
q[2] <= cntr_3kj:auto_generated.q[2]
q[3] <= cntr_3kj:auto_generated.q[3]
q[4] <= cntr_3kj:auto_generated.q[4]
q[5] <= cntr_3kj:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_3kj:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[5].IN1


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14
clock => cntr_5kj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5kj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5kj:auto_generated.sload
data[0] => cntr_5kj:auto_generated.data[0]
data[1] => cntr_5kj:auto_generated.data[1]
data[2] => cntr_5kj:auto_generated.data[2]
data[3] => cntr_5kj:auto_generated.data[3]
data[4] => cntr_5kj:auto_generated.data[4]
data[5] => cntr_5kj:auto_generated.data[5]
data[6] => cntr_5kj:auto_generated.data[6]
data[7] => cntr_5kj:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_5kj:auto_generated.q[0]
q[1] <= cntr_5kj:auto_generated.q[1]
q[2] <= cntr_5kj:auto_generated.q[2]
q[3] <= cntr_5kj:auto_generated.q[3]
q[4] <= cntr_5kj:auto_generated.q[4]
q[5] <= cntr_5kj:auto_generated.q[5]
q[6] <= cntr_5kj:auto_generated.q[6]
q[7] <= cntr_5kj:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_5kj:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[7].IN1


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15
clock => cntr_2kj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2kj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2kj:auto_generated.sload
data[0] => cntr_2kj:auto_generated.data[0]
data[1] => cntr_2kj:auto_generated.data[1]
data[2] => cntr_2kj:auto_generated.data[2]
data[3] => cntr_2kj:auto_generated.data[3]
data[4] => cntr_2kj:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_2kj:auto_generated.q[0]
q[1] <= cntr_2kj:auto_generated.q[1]
q[2] <= cntr_2kj:auto_generated.q[2]
q[3] <= cntr_2kj:auto_generated.q[3]
q[4] <= cntr_2kj:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_2kj:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[4].IN1


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16
clock => cntr_c1l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c1l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_c1l:auto_generated.sload
data[0] => cntr_c1l:auto_generated.data[0]
data[1] => cntr_c1l:auto_generated.data[1]
data[2] => cntr_c1l:auto_generated.data[2]
data[3] => cntr_c1l:auto_generated.data[3]
data[4] => cntr_c1l:auto_generated.data[4]
data[5] => cntr_c1l:auto_generated.data[5]
data[6] => cntr_c1l:auto_generated.data[6]
data[7] => cntr_c1l:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_c1l:auto_generated.q[0]
q[1] <= cntr_c1l:auto_generated.q[1]
q[2] <= cntr_c1l:auto_generated.q[2]
q[3] <= cntr_c1l:auto_generated.q[3]
q[4] <= cntr_c1l:auto_generated.q[4]
q[5] <= cntr_c1l:auto_generated.q[5]
q[6] <= cntr_c1l:auto_generated.q[6]
q[7] <= cntr_c1l:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_c1l:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2
clock => cntr_idj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_idj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_idj:auto_generated.sload
data[0] => cntr_idj:auto_generated.data[0]
data[1] => cntr_idj:auto_generated.data[1]
data[2] => cntr_idj:auto_generated.data[2]
data[3] => cntr_idj:auto_generated.data[3]
data[4] => cntr_idj:auto_generated.data[4]
data[5] => cntr_idj:auto_generated.data[5]
data[6] => cntr_idj:auto_generated.data[6]
data[7] => cntr_idj:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_idj:auto_generated.q[0]
q[1] <= cntr_idj:auto_generated.q[1]
q[2] <= cntr_idj:auto_generated.q[2]
q[3] <= cntr_idj:auto_generated.q[3]
q[4] <= cntr_idj:auto_generated.q[4]
q[5] <= cntr_idj:auto_generated.q[5]
q[6] <= cntr_idj:auto_generated.q[6]
q[7] <= cntr_idj:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_idj:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[7].IN1


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3
clock => cntr_2kj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2kj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2kj:auto_generated.sload
data[0] => cntr_2kj:auto_generated.data[0]
data[1] => cntr_2kj:auto_generated.data[1]
data[2] => cntr_2kj:auto_generated.data[2]
data[3] => cntr_2kj:auto_generated.data[3]
data[4] => cntr_2kj:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_2kj:auto_generated.q[0]
q[1] <= cntr_2kj:auto_generated.q[1]
q[2] <= cntr_2kj:auto_generated.q[2]
q[3] <= cntr_2kj:auto_generated.q[3]
q[4] <= cntr_2kj:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3|cntr_2kj:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[4].IN1


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_decode:decode11
data[0] => decode_bbf:auto_generated.data[0]
data[1] => decode_bbf:auto_generated.data[1]
data[2] => decode_bbf:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_bbf:auto_generated.eq[0]
eq[1] <= decode_bbf:auto_generated.eq[1]
eq[2] <= decode_bbf:auto_generated.eq[2]
eq[3] <= decode_bbf:auto_generated.eq[3]
eq[4] <= decode_bbf:auto_generated.eq[4]


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_decode:decode11|decode_bbf:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst
areset => areset.IN1
configupdate => configupdate.IN1
inclk0 => sub_wire1[0].IN1
scanclk => scanclk.IN1
scanclkena => scanclkena.IN1
scandata => scandata.IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked
scandataout <= altpll:altpll_component.scandataout
scandone <= altpll:altpll_component.scandone


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component
inclk[0] => gen_pll_altpll:auto_generated.inclk[0]
inclk[1] => gen_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => gen_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => gen_pll_altpll:auto_generated.scanclk
scanclkena => gen_pll_altpll:auto_generated.scanclkena
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => gen_pll_altpll:auto_generated.scandata
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => gen_pll_altpll:auto_generated.configupdate
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= gen_pll_altpll:auto_generated.locked
scandataout <= gen_pll_altpll:auto_generated.scandataout
scandone <= gen_pll_altpll:auto_generated.scandone
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
configupdate => pll1.CONFIGUPDATE
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE
scanclk => pll1.SCANCLK
scanclkena => pll1.SCANCLKENA
scandata => pll1.SCANDATA
scandataout <= pll1.SCANDATAOUT
scandone <= pll1.SCANDONE


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst
clk => f0_to_f1.CLK
clk => v_interlaced.CLK
clk => v_sync_polarity.CLK
clk => v_total[0].CLK
clk => v_total[1].CLK
clk => v_total[2].CLK
clk => v_total[3].CLK
clk => v_total[4].CLK
clk => v_total[5].CLK
clk => v_total[6].CLK
clk => v_total[7].CLK
clk => v_total[8].CLK
clk => v_total[9].CLK
clk => v_total[10].CLK
clk => v_total[11].CLK
clk => v_pixel_end[0].CLK
clk => v_pixel_end[1].CLK
clk => v_pixel_end[2].CLK
clk => v_pixel_end[3].CLK
clk => v_pixel_end[4].CLK
clk => v_pixel_end[5].CLK
clk => v_pixel_end[6].CLK
clk => v_pixel_end[7].CLK
clk => v_pixel_end[8].CLK
clk => v_pixel_end[9].CLK
clk => v_pixel_end[10].CLK
clk => v_pixel_end[11].CLK
clk => v_pixel_start[0].CLK
clk => v_pixel_start[1].CLK
clk => v_pixel_start[2].CLK
clk => v_pixel_start[3].CLK
clk => v_pixel_start[4].CLK
clk => v_pixel_start[5].CLK
clk => v_pixel_start[6].CLK
clk => v_pixel_start[7].CLK
clk => v_pixel_start[8].CLK
clk => v_pixel_start[9].CLK
clk => v_pixel_start[10].CLK
clk => v_pixel_start[11].CLK
clk => pixel_i_odd_frame~reg0.CLK
clk => pixel_y[0]~reg0.CLK
clk => pixel_y[1]~reg0.CLK
clk => pixel_y[2]~reg0.CLK
clk => pixel_y[3]~reg0.CLK
clk => pixel_y[4]~reg0.CLK
clk => pixel_y[5]~reg0.CLK
clk => pixel_y[6]~reg0.CLK
clk => pixel_y[7]~reg0.CLK
clk => pixel_y[8]~reg0.CLK
clk => pixel_y[9]~reg0.CLK
clk => pixel_y[10]~reg0.CLK
clk => pixel_y[11]~reg0.CLK
clk => vga_v_de.CLK
clk => vga_vs~reg0.CLK
clk => v_counter[0].CLK
clk => v_counter[1].CLK
clk => v_counter[2].CLK
clk => v_counter[3].CLK
clk => v_counter[4].CLK
clk => v_counter[5].CLK
clk => v_counter[6].CLK
clk => v_counter[7].CLK
clk => v_counter[8].CLK
clk => v_counter[9].CLK
clk => v_counter[10].CLK
clk => v_counter[11].CLK
clk => h_sync_polarity.CLK
clk => h_pixel_end[0].CLK
clk => h_pixel_end[1].CLK
clk => h_pixel_end[2].CLK
clk => h_pixel_end[3].CLK
clk => h_pixel_end[4].CLK
clk => h_pixel_end[5].CLK
clk => h_pixel_end[6].CLK
clk => h_pixel_end[7].CLK
clk => h_pixel_end[8].CLK
clk => h_pixel_end[9].CLK
clk => h_pixel_end[10].CLK
clk => h_pixel_end[11].CLK
clk => h_pixel_start[0].CLK
clk => h_pixel_start[1].CLK
clk => h_pixel_start[2].CLK
clk => h_pixel_start[3].CLK
clk => h_pixel_start[4].CLK
clk => h_pixel_start[5].CLK
clk => h_pixel_start[6].CLK
clk => h_pixel_start[7].CLK
clk => h_pixel_start[8].CLK
clk => h_pixel_start[9].CLK
clk => h_pixel_start[10].CLK
clk => h_pixel_start[11].CLK
clk => h_total_half[0].CLK
clk => h_total_half[1].CLK
clk => h_total_half[2].CLK
clk => h_total_half[3].CLK
clk => h_total_half[4].CLK
clk => h_total_half[5].CLK
clk => h_total_half[6].CLK
clk => h_total_half[7].CLK
clk => h_total_half[8].CLK
clk => h_total_half[9].CLK
clk => h_total_half[10].CLK
clk => h_total_half[11].CLK
clk => h_total[0].CLK
clk => h_total[1].CLK
clk => h_total[2].CLK
clk => h_total[3].CLK
clk => h_total[4].CLK
clk => h_total[5].CLK
clk => h_total[6].CLK
clk => h_total[7].CLK
clk => h_total[8].CLK
clk => h_total[9].CLK
clk => h_total[10].CLK
clk => h_total[11].CLK
clk => pixel_x[0]~reg0.CLK
clk => pixel_x[1]~reg0.CLK
clk => pixel_x[2]~reg0.CLK
clk => pixel_x[3]~reg0.CLK
clk => pixel_x[4]~reg0.CLK
clk => pixel_x[5]~reg0.CLK
clk => pixel_x[6]~reg0.CLK
clk => pixel_x[7]~reg0.CLK
clk => pixel_x[8]~reg0.CLK
clk => pixel_x[9]~reg0.CLK
clk => pixel_x[10]~reg0.CLK
clk => pixel_x[11]~reg0.CLK
clk => vga_h_de.CLK
clk => vga_hs~reg0.CLK
clk => h_counter[0].CLK
clk => h_counter[1].CLK
clk => h_counter[2].CLK
clk => h_counter[3].CLK
clk => h_counter[4].CLK
clk => h_counter[5].CLK
clk => h_counter[6].CLK
clk => h_counter[7].CLK
clk => h_counter[8].CLK
clk => h_counter[9].CLK
clk => h_counter[10].CLK
clk => h_counter[11].CLK
reset_n => pixel_x[0]~reg0.PRESET
reset_n => pixel_x[1]~reg0.PRESET
reset_n => pixel_x[2]~reg0.PRESET
reset_n => pixel_x[3]~reg0.PRESET
reset_n => pixel_x[4]~reg0.PRESET
reset_n => pixel_x[5]~reg0.PRESET
reset_n => pixel_x[6]~reg0.PRESET
reset_n => pixel_x[7]~reg0.PRESET
reset_n => pixel_x[8]~reg0.PRESET
reset_n => pixel_x[9]~reg0.PRESET
reset_n => pixel_x[10]~reg0.PRESET
reset_n => pixel_x[11]~reg0.PRESET
reset_n => vga_h_de.ACLR
reset_n => vga_hs~reg0.ALOAD
reset_n => h_counter[0].ACLR
reset_n => h_counter[1].ACLR
reset_n => h_counter[2].ACLR
reset_n => h_counter[3].ACLR
reset_n => h_counter[4].ACLR
reset_n => h_counter[5].ACLR
reset_n => h_counter[6].ACLR
reset_n => h_counter[7].ACLR
reset_n => h_counter[8].ACLR
reset_n => h_counter[9].ACLR
reset_n => h_counter[10].ACLR
reset_n => h_counter[11].ACLR
reset_n => pixel_i_odd_frame~reg0.ACLR
reset_n => pixel_y[0]~reg0.PRESET
reset_n => pixel_y[1]~reg0.PRESET
reset_n => pixel_y[2]~reg0.PRESET
reset_n => pixel_y[3]~reg0.PRESET
reset_n => pixel_y[4]~reg0.PRESET
reset_n => pixel_y[5]~reg0.PRESET
reset_n => pixel_y[6]~reg0.PRESET
reset_n => pixel_y[7]~reg0.PRESET
reset_n => pixel_y[8]~reg0.PRESET
reset_n => pixel_y[9]~reg0.PRESET
reset_n => pixel_y[10]~reg0.PRESET
reset_n => pixel_y[11]~reg0.PRESET
reset_n => vga_v_de.ACLR
reset_n => vga_vs~reg0.ALOAD
reset_n => v_counter[0].ACLR
reset_n => v_counter[1].ACLR
reset_n => v_counter[2].ACLR
reset_n => v_counter[3].ACLR
reset_n => v_counter[4].ACLR
reset_n => v_counter[5].ACLR
reset_n => v_counter[6].ACLR
reset_n => v_counter[7].ACLR
reset_n => v_counter[8].ACLR
reset_n => v_counter[9].ACLR
reset_n => v_counter[10].ACLR
reset_n => v_counter[11].ACLR
reset_n => h_total[11].ENA
reset_n => h_total[10].ENA
reset_n => h_total[9].ENA
reset_n => h_total[8].ENA
reset_n => h_total[7].ENA
reset_n => h_total[6].ENA
reset_n => h_total[5].ENA
reset_n => h_total[4].ENA
reset_n => h_total[3].ENA
reset_n => h_total[2].ENA
reset_n => h_total[1].ENA
reset_n => h_total[0].ENA
reset_n => h_total_half[11].ENA
reset_n => h_total_half[10].ENA
reset_n => h_total_half[9].ENA
reset_n => h_total_half[8].ENA
reset_n => h_total_half[7].ENA
reset_n => h_total_half[6].ENA
reset_n => h_total_half[5].ENA
reset_n => h_total_half[4].ENA
reset_n => h_total_half[3].ENA
reset_n => h_total_half[2].ENA
reset_n => h_total_half[1].ENA
reset_n => h_total_half[0].ENA
reset_n => h_pixel_start[11].ENA
reset_n => h_pixel_start[10].ENA
reset_n => h_pixel_start[9].ENA
reset_n => h_pixel_start[8].ENA
reset_n => h_pixel_start[7].ENA
reset_n => h_pixel_start[6].ENA
reset_n => h_pixel_start[5].ENA
reset_n => h_pixel_start[4].ENA
reset_n => h_pixel_start[3].ENA
reset_n => h_pixel_start[2].ENA
reset_n => h_pixel_start[1].ENA
reset_n => h_pixel_start[0].ENA
reset_n => h_pixel_end[11].ENA
reset_n => h_pixel_end[10].ENA
reset_n => h_pixel_end[9].ENA
reset_n => h_pixel_end[8].ENA
reset_n => h_pixel_end[7].ENA
reset_n => h_pixel_end[6].ENA
reset_n => h_pixel_end[5].ENA
reset_n => h_pixel_end[4].ENA
reset_n => h_pixel_end[3].ENA
reset_n => h_pixel_end[2].ENA
reset_n => h_pixel_end[1].ENA
reset_n => h_pixel_end[0].ENA
reset_n => f0_to_f1.ENA
reset_n => h_sync_polarity.ENA
reset_n => v_pixel_start[11].ENA
reset_n => v_pixel_start[10].ENA
reset_n => v_pixel_start[9].ENA
reset_n => v_pixel_start[8].ENA
reset_n => v_pixel_start[7].ENA
reset_n => v_pixel_start[6].ENA
reset_n => v_pixel_start[5].ENA
reset_n => v_pixel_start[4].ENA
reset_n => v_pixel_start[3].ENA
reset_n => v_pixel_start[2].ENA
reset_n => v_pixel_start[1].ENA
reset_n => v_pixel_start[0].ENA
reset_n => v_pixel_end[11].ENA
reset_n => v_pixel_end[10].ENA
reset_n => v_pixel_end[9].ENA
reset_n => v_pixel_end[8].ENA
reset_n => v_pixel_end[7].ENA
reset_n => v_pixel_end[6].ENA
reset_n => v_pixel_end[5].ENA
reset_n => v_pixel_end[4].ENA
reset_n => v_pixel_end[3].ENA
reset_n => v_pixel_end[2].ENA
reset_n => v_pixel_end[1].ENA
reset_n => v_pixel_end[0].ENA
reset_n => v_total[11].ENA
reset_n => v_total[10].ENA
reset_n => v_total[9].ENA
reset_n => v_total[8].ENA
reset_n => v_total[7].ENA
reset_n => v_total[6].ENA
reset_n => v_total[5].ENA
reset_n => v_total[4].ENA
reset_n => v_total[3].ENA
reset_n => v_total[2].ENA
reset_n => v_total[1].ENA
reset_n => v_total[0].ENA
reset_n => v_sync_polarity.ENA
reset_n => v_interlaced.ENA
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_total_half.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_start.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_pixel_end.OUTPUTSELECT
timing_change => h_sync_polarity.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => h_counter.OUTPUTSELECT
timing_change => vga_hs.OUTPUTSELECT
timing_change => vga_h_de.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => pixel_x.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_start.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_pixel_end.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_total.OUTPUTSELECT
timing_change => v_sync_polarity.OUTPUTSELECT
timing_change => v_interlaced.OUTPUTSELECT
timing_change => f0_to_f1.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => v_counter.OUTPUTSELECT
timing_change => vga_vs.OUTPUTSELECT
timing_change => vga_v_de.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_y.OUTPUTSELECT
timing_change => pixel_i_odd_frame.OUTPUTSELECT
h_disp[0] => Add1.IN12
h_disp[0] => Add5.IN24
h_disp[1] => Add1.IN11
h_disp[1] => Add5.IN23
h_disp[2] => Add1.IN10
h_disp[2] => Add5.IN22
h_disp[3] => Add1.IN9
h_disp[3] => Add5.IN21
h_disp[4] => Add1.IN8
h_disp[4] => Add5.IN20
h_disp[5] => Add1.IN7
h_disp[5] => Add5.IN19
h_disp[6] => Add1.IN6
h_disp[6] => Add5.IN18
h_disp[7] => Add1.IN5
h_disp[7] => Add5.IN17
h_disp[8] => Add1.IN4
h_disp[8] => Add5.IN16
h_disp[9] => Add1.IN3
h_disp[9] => Add5.IN15
h_disp[10] => Add1.IN2
h_disp[10] => Add5.IN14
h_disp[11] => Add1.IN1
h_disp[11] => Add5.IN13
h_fporch[0] => Add1.IN24
h_fporch[1] => Add1.IN23
h_fporch[2] => Add1.IN22
h_fporch[3] => Add1.IN21
h_fporch[4] => Add1.IN20
h_fporch[5] => Add1.IN19
h_fporch[6] => Add1.IN18
h_fporch[7] => Add1.IN17
h_fporch[8] => Add1.IN16
h_fporch[9] => Add1.IN15
h_fporch[10] => Add1.IN14
h_fporch[11] => Add1.IN13
h_sync[0] => Add2.IN24
h_sync[0] => Add4.IN12
h_sync[0] => LessThan2.IN12
h_sync[1] => Add2.IN23
h_sync[1] => Add4.IN11
h_sync[1] => LessThan2.IN11
h_sync[2] => Add2.IN22
h_sync[2] => Add4.IN10
h_sync[2] => LessThan2.IN10
h_sync[3] => Add2.IN21
h_sync[3] => Add4.IN9
h_sync[3] => LessThan2.IN9
h_sync[4] => Add2.IN20
h_sync[4] => Add4.IN8
h_sync[4] => LessThan2.IN8
h_sync[5] => Add2.IN19
h_sync[5] => Add4.IN7
h_sync[5] => LessThan2.IN7
h_sync[6] => Add2.IN18
h_sync[6] => Add4.IN6
h_sync[6] => LessThan2.IN6
h_sync[7] => Add2.IN17
h_sync[7] => Add4.IN5
h_sync[7] => LessThan2.IN5
h_sync[8] => Add2.IN16
h_sync[8] => Add4.IN4
h_sync[8] => LessThan2.IN4
h_sync[9] => Add2.IN15
h_sync[9] => Add4.IN3
h_sync[9] => LessThan2.IN3
h_sync[10] => Add2.IN14
h_sync[10] => Add4.IN2
h_sync[10] => LessThan2.IN2
h_sync[11] => Add2.IN13
h_sync[11] => Add4.IN1
h_sync[11] => LessThan2.IN1
h_bporch[0] => Add3.IN24
h_bporch[0] => Add4.IN24
h_bporch[1] => Add3.IN23
h_bporch[1] => Add4.IN23
h_bporch[2] => Add3.IN22
h_bporch[2] => Add4.IN22
h_bporch[3] => Add3.IN21
h_bporch[3] => Add4.IN21
h_bporch[4] => Add3.IN20
h_bporch[4] => Add4.IN20
h_bporch[5] => Add3.IN19
h_bporch[5] => Add4.IN19
h_bporch[6] => Add3.IN18
h_bporch[6] => Add4.IN18
h_bporch[7] => Add3.IN17
h_bporch[7] => Add4.IN17
h_bporch[8] => Add3.IN16
h_bporch[8] => Add4.IN16
h_bporch[9] => Add3.IN15
h_bporch[9] => Add4.IN15
h_bporch[10] => Add3.IN14
h_bporch[10] => Add4.IN14
h_bporch[11] => Add3.IN13
h_bporch[11] => Add4.IN13
v_disp[0] => v_field_disp[0].DATAA
v_disp[1] => v_field_disp[1].DATAA
v_disp[1] => v_field_disp[0].DATAB
v_disp[2] => v_field_disp[2].DATAA
v_disp[2] => v_field_disp[1].DATAB
v_disp[3] => v_field_disp[3].DATAA
v_disp[3] => v_field_disp[2].DATAB
v_disp[4] => v_field_disp[4].DATAA
v_disp[4] => v_field_disp[3].DATAB
v_disp[5] => v_field_disp[5].DATAA
v_disp[5] => v_field_disp[4].DATAB
v_disp[6] => v_field_disp[6].DATAA
v_disp[6] => v_field_disp[5].DATAB
v_disp[7] => v_field_disp[7].DATAA
v_disp[7] => v_field_disp[6].DATAB
v_disp[8] => v_field_disp[8].DATAA
v_disp[8] => v_field_disp[7].DATAB
v_disp[9] => v_field_disp[9].DATAA
v_disp[9] => v_field_disp[8].DATAB
v_disp[10] => v_field_disp[10].DATAA
v_disp[10] => v_field_disp[9].DATAB
v_disp[11] => v_field_disp[11].DATAA
v_disp[11] => v_field_disp[10].DATAB
v_fporch[0] => Add8.IN24
v_fporch[1] => Add8.IN23
v_fporch[2] => Add8.IN22
v_fporch[3] => Add8.IN21
v_fporch[4] => Add8.IN20
v_fporch[5] => Add8.IN19
v_fporch[6] => Add8.IN18
v_fporch[7] => Add8.IN17
v_fporch[8] => Add8.IN16
v_fporch[9] => Add8.IN15
v_fporch[10] => Add8.IN14
v_fporch[11] => Add8.IN13
v_sync[0] => Add9.IN12
v_sync[0] => LessThan6.IN12
v_sync[1] => Add9.IN11
v_sync[1] => LessThan6.IN11
v_sync[2] => Add9.IN10
v_sync[2] => LessThan6.IN10
v_sync[3] => Add9.IN9
v_sync[3] => LessThan6.IN9
v_sync[4] => Add9.IN8
v_sync[4] => LessThan6.IN8
v_sync[5] => Add9.IN7
v_sync[5] => LessThan6.IN7
v_sync[6] => Add9.IN6
v_sync[6] => LessThan6.IN6
v_sync[7] => Add9.IN5
v_sync[7] => LessThan6.IN5
v_sync[8] => Add9.IN4
v_sync[8] => LessThan6.IN4
v_sync[9] => Add9.IN3
v_sync[9] => LessThan6.IN3
v_sync[10] => Add9.IN2
v_sync[10] => LessThan6.IN2
v_sync[11] => Add9.IN1
v_sync[11] => LessThan6.IN1
v_bporch[0] => Add9.IN24
v_bporch[1] => Add9.IN23
v_bporch[2] => Add9.IN22
v_bporch[3] => Add9.IN21
v_bporch[4] => Add9.IN20
v_bporch[5] => Add9.IN19
v_bporch[6] => Add9.IN18
v_bporch[7] => Add9.IN17
v_bporch[8] => Add9.IN16
v_bporch[9] => Add9.IN15
v_bporch[10] => Add9.IN14
v_bporch[11] => Add9.IN13
hs_polarity => h_sync_polarity.DATAB
hs_polarity => vga_hs~reg0.ADATA
hs_polarity => vga_hs.DATAB
vs_polarity => v_sync_polarity.DATAB
vs_polarity => vga_vs~reg0.ADATA
vs_polarity => vga_vs.DATAB
frame_interlaced => v_field_disp[11].OUTPUTSELECT
frame_interlaced => v_field_disp[10].OUTPUTSELECT
frame_interlaced => v_field_disp[9].OUTPUTSELECT
frame_interlaced => v_field_disp[8].OUTPUTSELECT
frame_interlaced => v_field_disp[7].OUTPUTSELECT
frame_interlaced => v_field_disp[6].OUTPUTSELECT
frame_interlaced => v_field_disp[5].OUTPUTSELECT
frame_interlaced => v_field_disp[4].OUTPUTSELECT
frame_interlaced => v_field_disp[3].OUTPUTSELECT
frame_interlaced => v_field_disp[2].OUTPUTSELECT
frame_interlaced => v_field_disp[1].OUTPUTSELECT
frame_interlaced => v_field_disp[0].OUTPUTSELECT
frame_interlaced => v_interlaced.DATAB
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_de <= vga_de.DB_MAX_OUTPUT_PORT_TYPE
pixel_i_odd_frame <= pixel_i_odd_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[0] <= pixel_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[1] <= pixel_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[2] <= pixel_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[3] <= pixel_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[4] <= pixel_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[5] <= pixel_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[6] <= pixel_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[7] <= pixel_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[8] <= pixel_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[9] <= pixel_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[10] <= pixel_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[11] <= pixel_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[0] <= pixel_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[1] <= pixel_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[2] <= pixel_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[3] <= pixel_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[4] <= pixel_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[5] <= pixel_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[6] <= pixel_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[7] <= pixel_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[8] <= pixel_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[9] <= pixel_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[10] <= pixel_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[11] <= pixel_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst
reset_n => gen_vs~reg0.PRESET
reset_n => gen_hs~reg0.PRESET
reset_n => gen_de~reg0.ACLR
reset_n => gen_b[0]~reg0.ACLR
reset_n => gen_b[1]~reg0.ACLR
reset_n => gen_b[2]~reg0.ACLR
reset_n => gen_b[3]~reg0.ACLR
reset_n => gen_b[4]~reg0.ACLR
reset_n => gen_b[5]~reg0.ACLR
reset_n => gen_b[6]~reg0.ACLR
reset_n => gen_b[7]~reg0.ACLR
reset_n => gen_g[0]~reg0.ACLR
reset_n => gen_g[1]~reg0.ACLR
reset_n => gen_g[2]~reg0.ACLR
reset_n => gen_g[3]~reg0.ACLR
reset_n => gen_g[4]~reg0.ACLR
reset_n => gen_g[5]~reg0.ACLR
reset_n => gen_g[6]~reg0.ACLR
reset_n => gen_g[7]~reg0.ACLR
reset_n => gen_r[0]~reg0.ACLR
reset_n => gen_r[1]~reg0.ACLR
reset_n => gen_r[2]~reg0.ACLR
reset_n => gen_r[3]~reg0.ACLR
reset_n => gen_r[4]~reg0.ACLR
reset_n => gen_r[5]~reg0.ACLR
reset_n => gen_r[6]~reg0.ACLR
reset_n => gen_r[7]~reg0.ACLR
pixel_clk => gen_vs~reg0.CLK
pixel_clk => gen_hs~reg0.CLK
pixel_clk => gen_de~reg0.CLK
pixel_clk => gen_b[0]~reg0.CLK
pixel_clk => gen_b[1]~reg0.CLK
pixel_clk => gen_b[2]~reg0.CLK
pixel_clk => gen_b[3]~reg0.CLK
pixel_clk => gen_b[4]~reg0.CLK
pixel_clk => gen_b[5]~reg0.CLK
pixel_clk => gen_b[6]~reg0.CLK
pixel_clk => gen_b[7]~reg0.CLK
pixel_clk => gen_g[0]~reg0.CLK
pixel_clk => gen_g[1]~reg0.CLK
pixel_clk => gen_g[2]~reg0.CLK
pixel_clk => gen_g[3]~reg0.CLK
pixel_clk => gen_g[4]~reg0.CLK
pixel_clk => gen_g[5]~reg0.CLK
pixel_clk => gen_g[6]~reg0.CLK
pixel_clk => gen_g[7]~reg0.CLK
pixel_clk => gen_r[0]~reg0.CLK
pixel_clk => gen_r[1]~reg0.CLK
pixel_clk => gen_r[2]~reg0.CLK
pixel_clk => gen_r[3]~reg0.CLK
pixel_clk => gen_r[4]~reg0.CLK
pixel_clk => gen_r[5]~reg0.CLK
pixel_clk => gen_r[6]~reg0.CLK
pixel_clk => gen_r[7]~reg0.CLK
pixel_de => gen_de~reg0.DATAIN
pixel_de => gen_r.OUTPUTSELECT
pixel_de => gen_r.OUTPUTSELECT
pixel_de => gen_r.OUTPUTSELECT
pixel_de => gen_r.OUTPUTSELECT
pixel_de => gen_r.OUTPUTSELECT
pixel_de => gen_r.OUTPUTSELECT
pixel_de => gen_r.OUTPUTSELECT
pixel_de => gen_r.OUTPUTSELECT
pixel_de => gen_g.OUTPUTSELECT
pixel_de => gen_g.OUTPUTSELECT
pixel_de => gen_g.OUTPUTSELECT
pixel_de => gen_g.OUTPUTSELECT
pixel_de => gen_g.OUTPUTSELECT
pixel_de => gen_g.OUTPUTSELECT
pixel_de => gen_g.OUTPUTSELECT
pixel_de => gen_g.OUTPUTSELECT
pixel_de => gen_b.OUTPUTSELECT
pixel_de => gen_b.OUTPUTSELECT
pixel_de => gen_b.OUTPUTSELECT
pixel_de => gen_b.OUTPUTSELECT
pixel_de => gen_b.OUTPUTSELECT
pixel_de => gen_b.OUTPUTSELECT
pixel_de => gen_b.OUTPUTSELECT
pixel_de => gen_b.OUTPUTSELECT
pixel_hs => gen_hs~reg0.DATAIN
pixel_vs => gen_vs~reg0.DATAIN
pixel_x[0] => gen_r.DATAA
pixel_x[0] => gen_g.DATAB
pixel_x[0] => gen_b.DATAA
pixel_x[0] => gen_r.DATAB
pixel_x[0] => Add1.IN24
pixel_x[0] => Equal1.IN31
pixel_x[1] => gen_r.DATAA
pixel_x[1] => gen_g.DATAB
pixel_x[1] => gen_b.DATAA
pixel_x[1] => gen_r.DATAB
pixel_x[1] => Add1.IN23
pixel_x[1] => Equal1.IN30
pixel_x[2] => gen_r.DATAA
pixel_x[2] => gen_g.DATAB
pixel_x[2] => gen_b.DATAA
pixel_x[2] => gen_r.DATAB
pixel_x[2] => Add1.IN22
pixel_x[2] => Equal1.IN29
pixel_x[3] => gen_r.DATAA
pixel_x[3] => gen_g.DATAB
pixel_x[3] => gen_b.DATAA
pixel_x[3] => gen_r.DATAB
pixel_x[3] => Add1.IN21
pixel_x[3] => Equal1.IN28
pixel_x[4] => gen_r.DATAA
pixel_x[4] => gen_g.DATAB
pixel_x[4] => gen_b.DATAA
pixel_x[4] => gen_r.DATAB
pixel_x[4] => Add1.IN20
pixel_x[4] => Equal1.IN27
pixel_x[5] => gen_r.DATAA
pixel_x[5] => gen_g.DATAB
pixel_x[5] => gen_b.DATAA
pixel_x[5] => gen_r.DATAB
pixel_x[5] => Add1.IN19
pixel_x[5] => Equal1.IN26
pixel_x[6] => gen_r.DATAA
pixel_x[6] => gen_g.DATAB
pixel_x[6] => gen_b.DATAA
pixel_x[6] => gen_r.DATAB
pixel_x[6] => Add1.IN18
pixel_x[6] => Equal1.IN25
pixel_x[7] => gen_r.DATAA
pixel_x[7] => gen_g.DATAB
pixel_x[7] => gen_b.DATAA
pixel_x[7] => gen_r.DATAB
pixel_x[7] => Add1.IN17
pixel_x[7] => Equal1.IN24
pixel_x[8] => Add1.IN16
pixel_x[8] => Equal1.IN23
pixel_x[9] => Add1.IN15
pixel_x[9] => Equal1.IN22
pixel_x[10] => Add1.IN14
pixel_x[10] => Equal1.IN21
pixel_x[11] => Add1.IN13
pixel_x[11] => Equal1.IN20
pixel_y[0] => Add2.IN24
pixel_y[0] => LessThan0.IN14
pixel_y[0] => LessThan1.IN13
pixel_y[0] => LessThan2.IN12
pixel_y[0] => Equal3.IN31
pixel_y[1] => Add2.IN23
pixel_y[1] => LessThan0.IN13
pixel_y[1] => LessThan1.IN12
pixel_y[1] => LessThan2.IN11
pixel_y[1] => Equal3.IN30
pixel_y[2] => Add2.IN22
pixel_y[2] => LessThan0.IN12
pixel_y[2] => LessThan1.IN11
pixel_y[2] => LessThan2.IN10
pixel_y[2] => Equal3.IN29
pixel_y[3] => Add2.IN21
pixel_y[3] => LessThan0.IN11
pixel_y[3] => LessThan1.IN10
pixel_y[3] => LessThan2.IN9
pixel_y[3] => Equal3.IN28
pixel_y[4] => Add2.IN20
pixel_y[4] => LessThan0.IN10
pixel_y[4] => LessThan1.IN9
pixel_y[4] => LessThan2.IN8
pixel_y[4] => Equal3.IN27
pixel_y[5] => Add2.IN19
pixel_y[5] => LessThan0.IN9
pixel_y[5] => LessThan1.IN8
pixel_y[5] => LessThan2.IN7
pixel_y[5] => Equal3.IN26
pixel_y[6] => Add2.IN18
pixel_y[6] => LessThan0.IN8
pixel_y[6] => LessThan1.IN7
pixel_y[6] => LessThan2.IN6
pixel_y[6] => Equal3.IN25
pixel_y[7] => Add2.IN17
pixel_y[7] => LessThan0.IN7
pixel_y[7] => LessThan1.IN6
pixel_y[7] => LessThan2.IN5
pixel_y[7] => Equal3.IN24
pixel_y[8] => Add2.IN16
pixel_y[8] => LessThan0.IN6
pixel_y[8] => LessThan1.IN5
pixel_y[8] => LessThan2.IN4
pixel_y[8] => Equal3.IN23
pixel_y[9] => Add2.IN15
pixel_y[9] => LessThan0.IN5
pixel_y[9] => LessThan1.IN4
pixel_y[9] => LessThan2.IN3
pixel_y[9] => Equal3.IN22
pixel_y[10] => Add2.IN14
pixel_y[10] => LessThan0.IN4
pixel_y[10] => LessThan1.IN3
pixel_y[10] => LessThan2.IN2
pixel_y[10] => Equal3.IN21
pixel_y[11] => Add2.IN13
pixel_y[11] => LessThan0.IN3
pixel_y[11] => LessThan1.IN2
pixel_y[11] => LessThan2.IN1
pixel_y[11] => Equal3.IN20
image_width[0] => Equal2.IN63
image_width[1] => Equal2.IN62
image_width[2] => Equal2.IN61
image_width[3] => Equal2.IN60
image_width[4] => Equal2.IN59
image_width[5] => Equal2.IN58
image_width[6] => Equal2.IN57
image_width[7] => Equal2.IN56
image_width[8] => Equal2.IN55
image_width[9] => Equal2.IN54
image_width[10] => Equal2.IN53
image_width[11] => Equal2.IN52
image_height[0] => Equal4.IN52
image_height[1] => Add0.IN24
image_height[1] => LessThan1.IN24
image_height[1] => Equal4.IN63
image_height[2] => Add0.IN22
image_height[2] => LessThan0.IN24
image_height[2] => Equal4.IN62
image_height[2] => Add0.IN23
image_height[2] => LessThan1.IN23
image_height[3] => Add0.IN20
image_height[3] => LessThan0.IN23
image_height[3] => Equal4.IN61
image_height[3] => Add0.IN21
image_height[3] => LessThan1.IN22
image_height[4] => Add0.IN18
image_height[4] => LessThan0.IN22
image_height[4] => Equal4.IN60
image_height[4] => Add0.IN19
image_height[4] => LessThan1.IN21
image_height[5] => Add0.IN16
image_height[5] => LessThan0.IN21
image_height[5] => Equal4.IN59
image_height[5] => Add0.IN17
image_height[5] => LessThan1.IN20
image_height[6] => Add0.IN14
image_height[6] => LessThan0.IN20
image_height[6] => Equal4.IN58
image_height[6] => Add0.IN15
image_height[6] => LessThan1.IN19
image_height[7] => Add0.IN12
image_height[7] => LessThan0.IN19
image_height[7] => Equal4.IN57
image_height[7] => Add0.IN13
image_height[7] => LessThan1.IN18
image_height[8] => Add0.IN10
image_height[8] => LessThan0.IN18
image_height[8] => Equal4.IN56
image_height[8] => Add0.IN11
image_height[8] => LessThan1.IN17
image_height[9] => Add0.IN8
image_height[9] => LessThan0.IN17
image_height[9] => Equal4.IN55
image_height[9] => Add0.IN9
image_height[9] => LessThan1.IN16
image_height[10] => Add0.IN6
image_height[10] => LessThan0.IN16
image_height[10] => Equal4.IN54
image_height[10] => Add0.IN7
image_height[10] => LessThan1.IN15
image_height[11] => Add0.IN4
image_height[11] => LessThan0.IN15
image_height[11] => Equal4.IN53
image_height[11] => Add0.IN5
image_height[11] => LessThan1.IN14
image_color[0] => Equal0.IN31
image_color[1] => Equal0.IN30
gen_de <= gen_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_hs <= gen_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_vs <= gen_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_r[0] <= gen_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_r[1] <= gen_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_r[2] <= gen_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_r[3] <= gen_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_r[4] <= gen_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_r[5] <= gen_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_r[6] <= gen_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_r[7] <= gen_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_g[0] <= gen_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_g[1] <= gen_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_g[2] <= gen_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_g[3] <= gen_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_g[4] <= gen_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_g[5] <= gen_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_g[6] <= gen_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_g[7] <= gen_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_b[0] <= gen_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_b[1] <= gen_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_b[2] <= gen_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_b[3] <= gen_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_b[4] <= gen_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_b[5] <= gen_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_b[6] <= gen_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gen_b[7] <= gen_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|DVI_DEMO:u_video_src|clk_selector:clk_selector_inst
data0 => sub_wire1[0].IN1
data1 => sub_wire1[1].IN1
sel => sub_wire4.IN1
result <= lpm_mux:LPM_MUX_component.result


|DE0_NANO_top|DVI_DEMO:u_video_src|clk_selector:clk_selector_inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|DE0_NANO_top|DVI_DEMO:u_video_src|clk_selector:clk_selector_inst|lpm_mux:LPM_MUX_component|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_NANO_top|DVI_DEMO:u_video_src|video_selector:video_selector_inst
clock => clock.IN1
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data1x[0] => sub_wire1[27].IN1
data1x[1] => sub_wire1[28].IN1
data1x[2] => sub_wire1[29].IN1
data1x[3] => sub_wire1[30].IN1
data1x[4] => sub_wire1[31].IN1
data1x[5] => sub_wire1[32].IN1
data1x[6] => sub_wire1[33].IN1
data1x[7] => sub_wire1[34].IN1
data1x[8] => sub_wire1[35].IN1
data1x[9] => sub_wire1[36].IN1
data1x[10] => sub_wire1[37].IN1
data1x[11] => sub_wire1[38].IN1
data1x[12] => sub_wire1[39].IN1
data1x[13] => sub_wire1[40].IN1
data1x[14] => sub_wire1[41].IN1
data1x[15] => sub_wire1[42].IN1
data1x[16] => sub_wire1[43].IN1
data1x[17] => sub_wire1[44].IN1
data1x[18] => sub_wire1[45].IN1
data1x[19] => sub_wire1[46].IN1
data1x[20] => sub_wire1[47].IN1
data1x[21] => sub_wire1[48].IN1
data1x[22] => sub_wire1[49].IN1
data1x[23] => sub_wire1[50].IN1
data1x[24] => sub_wire1[51].IN1
data1x[25] => sub_wire1[52].IN1
data1x[26] => sub_wire1[53].IN1
sel => sub_wire4.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result


|DE0_NANO_top|DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_nqe:auto_generated.data[0]
data[0][1] => mux_nqe:auto_generated.data[1]
data[0][2] => mux_nqe:auto_generated.data[2]
data[0][3] => mux_nqe:auto_generated.data[3]
data[0][4] => mux_nqe:auto_generated.data[4]
data[0][5] => mux_nqe:auto_generated.data[5]
data[0][6] => mux_nqe:auto_generated.data[6]
data[0][7] => mux_nqe:auto_generated.data[7]
data[0][8] => mux_nqe:auto_generated.data[8]
data[0][9] => mux_nqe:auto_generated.data[9]
data[0][10] => mux_nqe:auto_generated.data[10]
data[0][11] => mux_nqe:auto_generated.data[11]
data[0][12] => mux_nqe:auto_generated.data[12]
data[0][13] => mux_nqe:auto_generated.data[13]
data[0][14] => mux_nqe:auto_generated.data[14]
data[0][15] => mux_nqe:auto_generated.data[15]
data[0][16] => mux_nqe:auto_generated.data[16]
data[0][17] => mux_nqe:auto_generated.data[17]
data[0][18] => mux_nqe:auto_generated.data[18]
data[0][19] => mux_nqe:auto_generated.data[19]
data[0][20] => mux_nqe:auto_generated.data[20]
data[0][21] => mux_nqe:auto_generated.data[21]
data[0][22] => mux_nqe:auto_generated.data[22]
data[0][23] => mux_nqe:auto_generated.data[23]
data[0][24] => mux_nqe:auto_generated.data[24]
data[0][25] => mux_nqe:auto_generated.data[25]
data[0][26] => mux_nqe:auto_generated.data[26]
data[1][0] => mux_nqe:auto_generated.data[27]
data[1][1] => mux_nqe:auto_generated.data[28]
data[1][2] => mux_nqe:auto_generated.data[29]
data[1][3] => mux_nqe:auto_generated.data[30]
data[1][4] => mux_nqe:auto_generated.data[31]
data[1][5] => mux_nqe:auto_generated.data[32]
data[1][6] => mux_nqe:auto_generated.data[33]
data[1][7] => mux_nqe:auto_generated.data[34]
data[1][8] => mux_nqe:auto_generated.data[35]
data[1][9] => mux_nqe:auto_generated.data[36]
data[1][10] => mux_nqe:auto_generated.data[37]
data[1][11] => mux_nqe:auto_generated.data[38]
data[1][12] => mux_nqe:auto_generated.data[39]
data[1][13] => mux_nqe:auto_generated.data[40]
data[1][14] => mux_nqe:auto_generated.data[41]
data[1][15] => mux_nqe:auto_generated.data[42]
data[1][16] => mux_nqe:auto_generated.data[43]
data[1][17] => mux_nqe:auto_generated.data[44]
data[1][18] => mux_nqe:auto_generated.data[45]
data[1][19] => mux_nqe:auto_generated.data[46]
data[1][20] => mux_nqe:auto_generated.data[47]
data[1][21] => mux_nqe:auto_generated.data[48]
data[1][22] => mux_nqe:auto_generated.data[49]
data[1][23] => mux_nqe:auto_generated.data[50]
data[1][24] => mux_nqe:auto_generated.data[51]
data[1][25] => mux_nqe:auto_generated.data[52]
data[1][26] => mux_nqe:auto_generated.data[53]
sel[0] => mux_nqe:auto_generated.sel[0]
clock => mux_nqe:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nqe:auto_generated.result[0]
result[1] <= mux_nqe:auto_generated.result[1]
result[2] <= mux_nqe:auto_generated.result[2]
result[3] <= mux_nqe:auto_generated.result[3]
result[4] <= mux_nqe:auto_generated.result[4]
result[5] <= mux_nqe:auto_generated.result[5]
result[6] <= mux_nqe:auto_generated.result[6]
result[7] <= mux_nqe:auto_generated.result[7]
result[8] <= mux_nqe:auto_generated.result[8]
result[9] <= mux_nqe:auto_generated.result[9]
result[10] <= mux_nqe:auto_generated.result[10]
result[11] <= mux_nqe:auto_generated.result[11]
result[12] <= mux_nqe:auto_generated.result[12]
result[13] <= mux_nqe:auto_generated.result[13]
result[14] <= mux_nqe:auto_generated.result[14]
result[15] <= mux_nqe:auto_generated.result[15]
result[16] <= mux_nqe:auto_generated.result[16]
result[17] <= mux_nqe:auto_generated.result[17]
result[18] <= mux_nqe:auto_generated.result[18]
result[19] <= mux_nqe:auto_generated.result[19]
result[20] <= mux_nqe:auto_generated.result[20]
result[21] <= mux_nqe:auto_generated.result[21]
result[22] <= mux_nqe:auto_generated.result[22]
result[23] <= mux_nqe:auto_generated.result[23]
result[24] <= mux_nqe:auto_generated.result[24]
result[25] <= mux_nqe:auto_generated.result[25]
result[26] <= mux_nqe:auto_generated.result[26]


|DE0_NANO_top|DVI_DEMO:u_video_src|video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_nqe:auto_generated
clock => external_latency_ffsa[26].CLK
clock => external_latency_ffsa[25].CLK
clock => external_latency_ffsa[24].CLK
clock => external_latency_ffsa[23].CLK
clock => external_latency_ffsa[22].CLK
clock => external_latency_ffsa[21].CLK
clock => external_latency_ffsa[20].CLK
clock => external_latency_ffsa[19].CLK
clock => external_latency_ffsa[18].CLK
clock => external_latency_ffsa[17].CLK
clock => external_latency_ffsa[16].CLK
clock => external_latency_ffsa[15].CLK
clock => external_latency_ffsa[14].CLK
clock => external_latency_ffsa[13].CLK
clock => external_latency_ffsa[12].CLK
clock => external_latency_ffsa[11].CLK
clock => external_latency_ffsa[10].CLK
clock => external_latency_ffsa[9].CLK
clock => external_latency_ffsa[8].CLK
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[0].IN1
data[28] => result_node[1].IN1
data[29] => result_node[2].IN1
data[30] => result_node[3].IN1
data[31] => result_node[4].IN1
data[32] => result_node[5].IN1
data[33] => result_node[6].IN1
data[34] => result_node[7].IN1
data[35] => result_node[8].IN1
data[36] => result_node[9].IN1
data[37] => result_node[10].IN1
data[38] => result_node[11].IN1
data[39] => result_node[12].IN1
data[40] => result_node[13].IN1
data[41] => result_node[14].IN1
data[42] => result_node[15].IN1
data[43] => result_node[16].IN1
data[44] => result_node[17].IN1
data[45] => result_node[18].IN1
data[46] => result_node[19].IN1
data[47] => result_node[20].IN1
data[48] => result_node[21].IN1
data[49] => result_node[22].IN1
data[50] => result_node[23].IN1
data[51] => result_node[24].IN1
data[52] => result_node[25].IN1
data[53] => result_node[26].IN1
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= external_latency_ffsa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= external_latency_ffsa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= external_latency_ffsa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= external_latency_ffsa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= external_latency_ffsa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= external_latency_ffsa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= external_latency_ffsa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= external_latency_ffsa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= external_latency_ffsa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= external_latency_ffsa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= external_latency_ffsa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= external_latency_ffsa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= external_latency_ffsa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= external_latency_ffsa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= external_latency_ffsa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= external_latency_ffsa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= external_latency_ffsa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= external_latency_ffsa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= external_latency_ffsa[26].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_NANO_top|DVI_DEMO:u_video_src|WRITE_EDID:WRITE_EDID_inst
CLK_I2C_100K => eep_clk.CLK
CLK_I2C_100K => edid_writing_now.CLK
CLK_I2C_100K => eep_data.CLK
CLK_I2C_100K => eep_state[0]~reg0.CLK
CLK_I2C_100K => eep_state[1]~reg0.CLK
CLK_I2C_100K => eep_state[2]~reg0.CLK
CLK_I2C_100K => eep_state[3]~reg0.CLK
CLK_I2C_100K => eep_state[4]~reg0.CLK
CLK_I2C_100K => eep_state[5]~reg0.CLK
CLK_I2C_100K => eep_state[6]~reg0.CLK
CLK_I2C_100K => eep_state[7]~reg0.CLK
CLK_I2C_100K => eep_addr[0]~reg0.CLK
CLK_I2C_100K => eep_addr[1]~reg0.CLK
CLK_I2C_100K => eep_addr[2]~reg0.CLK
CLK_I2C_100K => eep_addr[3]~reg0.CLK
CLK_I2C_100K => eep_addr[4]~reg0.CLK
CLK_I2C_100K => eep_addr[5]~reg0.CLK
CLK_I2C_100K => eep_addr[6]~reg0.CLK
CLK_I2C_100K => eep_addr[7]~reg0.CLK
CLK_I2C_100K => PRE_EDID_WRITE_TRIGGER.CLK
EDID_WRITE_TRIGGER => always1.IN1
EDID_WRITE_TRIGGER => PRE_EDID_WRITE_TRIGGER.DATAIN
EDID_WRITING <= edid_writing_now.DB_MAX_OUTPUT_PORT_TYPE
EDID_WP <= edid_writing_now.DB_MAX_OUTPUT_PORT_TYPE
EDID_DDCSCL <> EDID_DDCSCL
EDID_DDCSDA <> EDID_DDCSDA
eep_addr[0] <= eep_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_addr[1] <= eep_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_addr[2] <= eep_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_addr[3] <= eep_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_addr[4] <= eep_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_addr[5] <= eep_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_addr[6] <= eep_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_addr[7] <= eep_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_state[0] <= eep_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_state[1] <= eep_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_state[2] <= eep_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_state[3] <= eep_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_state[4] <= eep_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_state[5] <= eep_state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_state[6] <= eep_state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eep_state[7] <= eep_state[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top
rst_n => DAC7512N_drv:u_dac7512n_drv.reset
rst_n => s_dac_en_r[0].ACLR
rst_n => s_dac_en_r[1].ACLR
rst_n => s_dac_en_r[2].ACLR
rst_n => s_dac_en_r[3].ACLR
rst_n => s_dac_en_r[4].ACLR
rst_n => s_dac_en_r[5].ACLR
rst_n => s_dac_en_r[6].ACLR
rst_n => s_dac_en_r[7].ACLR
rst_n => s_dac_en_r[8].ACLR
rst_n => s_dac_en_r[9].ACLR
rst_n => s_dac_en_r[10].ACLR
rst_n => s_dac_en_r[11].ACLR
rst_n => s_dac_en_r[12].ACLR
rst_n => s_dac_en_r[13].ACLR
rst_n => s_dac_en_r[14].ACLR
rst_n => s_dac_en_r[15].ACLR
rst_n => s_dac_en_r[16].ACLR
rst_n => s_dac_en_r[17].ACLR
rst_n => s_dac_en_r[18].ACLR
rst_n => s_dac_en_r[19].ACLR
rst_n => s_dac_en_r[20].ACLR
rst_n => s_dac_en_r[21].ACLR
rst_n => s_dac_en_r[22].ACLR
rst_n => s_dac_en_r[23].ACLR
rst_n => s_dac_en_r[24].ACLR
rst_n => s_dac_en_r[25].ACLR
rst_n => s_dac_en_r[26].ACLR
rst_n => s_dac_en_r[27].ACLR
rst_n => s_dac_en_r[28].ACLR
rst_n => s_dac_en_r[29].ACLR
rst_n => s_dac_en_r[30].ACLR
rst_n => s_dac_en_r[31].ACLR
rst_n => s_dac_en_r[32].ACLR
rst_n => s_dac_en_r[33].ACLR
rst_n => s_dac_en_r[34].ACLR
rst_n => s_dac_en_r[35].ACLR
rst_n => s_dac_en_r[36].ACLR
rst_n => s_dac_en_r[37].ACLR
rst_n => s_dac_en_r[38].ACLR
rst_n => s_dac_en_r[39].ACLR
rst_n => s_dac_en_r[40].ACLR
rst_n => s_dac_en_r[41].ACLR
rst_n => s_dac_en_r[42].ACLR
rst_n => s_dac_en_r[43].ACLR
rst_n => s_dac_en_r[44].ACLR
rst_n => s_dac_en_r[45].ACLR
rst_n => s_dac_en_r[46].ACLR
rst_n => s_dac_en_r[47].ACLR
rst_n => s_dac_en_r[48].ACLR
rst_n => s_dac_en_r[49].ACLR
rst_n => s_dac_en_r[50].ACLR
rst_n => s_dac_en_r[51].ACLR
rst_n => s_dac_en_r[52].ACLR
rst_n => s_dac_en_r[53].ACLR
rst_n => s_dac_en_r[54].ACLR
rst_n => s_dac_en_r[55].ACLR
rst_n => s_dac_en_r[56].ACLR
rst_n => s_dac_en_r[57].ACLR
rst_n => s_dac_en_r[58].ACLR
rst_n => s_dac_en_r[59].ACLR
rst_n => s_dac_en_r[60].ACLR
rst_n => vsync_reg[0].ACLR
rst_n => vsync_reg[1].ACLR
rst_n => vsync_reg[2].ACLR
rst_n => vsync_reg[3].ACLR
rst_n => vsync_reg[4].ACLR
rst_n => vsync_reg[5].ACLR
rst_n => vsync_reg[6].ACLR
clk => sampling_clk_gen:u_sampling_freq_gen.clk
clk => s_dac_en_r[0].CLK
clk => s_dac_en_r[1].CLK
clk => s_dac_en_r[2].CLK
clk => s_dac_en_r[3].CLK
clk => s_dac_en_r[4].CLK
clk => s_dac_en_r[5].CLK
clk => s_dac_en_r[6].CLK
clk => s_dac_en_r[7].CLK
clk => s_dac_en_r[8].CLK
clk => s_dac_en_r[9].CLK
clk => s_dac_en_r[10].CLK
clk => s_dac_en_r[11].CLK
clk => s_dac_en_r[12].CLK
clk => s_dac_en_r[13].CLK
clk => s_dac_en_r[14].CLK
clk => s_dac_en_r[15].CLK
clk => s_dac_en_r[16].CLK
clk => s_dac_en_r[17].CLK
clk => s_dac_en_r[18].CLK
clk => s_dac_en_r[19].CLK
clk => s_dac_en_r[20].CLK
clk => s_dac_en_r[21].CLK
clk => s_dac_en_r[22].CLK
clk => s_dac_en_r[23].CLK
clk => s_dac_en_r[24].CLK
clk => s_dac_en_r[25].CLK
clk => s_dac_en_r[26].CLK
clk => s_dac_en_r[27].CLK
clk => s_dac_en_r[28].CLK
clk => s_dac_en_r[29].CLK
clk => s_dac_en_r[30].CLK
clk => s_dac_en_r[31].CLK
clk => s_dac_en_r[32].CLK
clk => s_dac_en_r[33].CLK
clk => s_dac_en_r[34].CLK
clk => s_dac_en_r[35].CLK
clk => s_dac_en_r[36].CLK
clk => s_dac_en_r[37].CLK
clk => s_dac_en_r[38].CLK
clk => s_dac_en_r[39].CLK
clk => s_dac_en_r[40].CLK
clk => s_dac_en_r[41].CLK
clk => s_dac_en_r[42].CLK
clk => s_dac_en_r[43].CLK
clk => s_dac_en_r[44].CLK
clk => s_dac_en_r[45].CLK
clk => s_dac_en_r[46].CLK
clk => s_dac_en_r[47].CLK
clk => s_dac_en_r[48].CLK
clk => s_dac_en_r[49].CLK
clk => s_dac_en_r[50].CLK
clk => s_dac_en_r[51].CLK
clk => s_dac_en_r[52].CLK
clk => s_dac_en_r[53].CLK
clk => s_dac_en_r[54].CLK
clk => s_dac_en_r[55].CLK
clk => s_dac_en_r[56].CLK
clk => s_dac_en_r[57].CLK
clk => s_dac_en_r[58].CLK
clk => s_dac_en_r[59].CLK
clk => s_dac_en_r[60].CLK
clk => vsync_reg[0].CLK
clk => vsync_reg[1].CLK
clk => vsync_reg[2].CLK
clk => vsync_reg[3].CLK
clk => vsync_reg[4].CLK
clk => vsync_reg[5].CLK
clk => vsync_reg[6].CLK
clk => DAC7512N_drv:u_dac7512n_drv.CLK
vsync => sampling_clk_gen:u_sampling_freq_gen.reset
vsync => vsync_reg[0].DATAIN
hsync => ~NO_FANOUT~
gls_reset => write_ack.ACLR
gls_reset => reg_out_d[15][0].ACLR
gls_reset => reg_out_d[15][1].ACLR
gls_reset => reg_out_d[15][2].ACLR
gls_reset => reg_out_d[15][3].ACLR
gls_reset => reg_out_d[15][4].ACLR
gls_reset => reg_out_d[15][5].ACLR
gls_reset => reg_out_d[15][6].ACLR
gls_reset => reg_out_d[15][7].ACLR
gls_reset => reg_out_d[15][8].ACLR
gls_reset => reg_out_d[15][9].ACLR
gls_reset => reg_out_d[15][10].ACLR
gls_reset => reg_out_d[15][11].ACLR
gls_reset => reg_out_d[15][12].ACLR
gls_reset => reg_out_d[15][13].ACLR
gls_reset => reg_out_d[15][14].ACLR
gls_reset => reg_out_d[15][15].ACLR
gls_reset => reg_out_d[14][0].ACLR
gls_reset => reg_out_d[14][1].ACLR
gls_reset => reg_out_d[14][2].ACLR
gls_reset => reg_out_d[14][3].ACLR
gls_reset => reg_out_d[14][4].ACLR
gls_reset => reg_out_d[14][5].ACLR
gls_reset => reg_out_d[14][6].ACLR
gls_reset => reg_out_d[14][7].ACLR
gls_reset => reg_out_d[14][8].ACLR
gls_reset => reg_out_d[14][9].ACLR
gls_reset => reg_out_d[14][10].ACLR
gls_reset => reg_out_d[14][11].ACLR
gls_reset => reg_out_d[14][12].ACLR
gls_reset => reg_out_d[14][13].ACLR
gls_reset => reg_out_d[14][14].ACLR
gls_reset => reg_out_d[14][15].ACLR
gls_reset => reg_out_d[13][0].ACLR
gls_reset => reg_out_d[13][1].ACLR
gls_reset => reg_out_d[13][2].ACLR
gls_reset => reg_out_d[13][3].ACLR
gls_reset => reg_out_d[13][4].ACLR
gls_reset => reg_out_d[13][5].ACLR
gls_reset => reg_out_d[13][6].ACLR
gls_reset => reg_out_d[13][7].ACLR
gls_reset => reg_out_d[13][8].ACLR
gls_reset => reg_out_d[13][9].ACLR
gls_reset => reg_out_d[13][10].ACLR
gls_reset => reg_out_d[13][11].ACLR
gls_reset => reg_out_d[13][12].ACLR
gls_reset => reg_out_d[13][13].ACLR
gls_reset => reg_out_d[13][14].ACLR
gls_reset => reg_out_d[13][15].ACLR
gls_reset => reg_out_d[12][0].ACLR
gls_reset => reg_out_d[12][1].ACLR
gls_reset => reg_out_d[12][2].ACLR
gls_reset => reg_out_d[12][3].ACLR
gls_reset => reg_out_d[12][4].ACLR
gls_reset => reg_out_d[12][5].ACLR
gls_reset => reg_out_d[12][6].ACLR
gls_reset => reg_out_d[12][7].ACLR
gls_reset => reg_out_d[12][8].ACLR
gls_reset => reg_out_d[12][9].ACLR
gls_reset => reg_out_d[12][10].ACLR
gls_reset => reg_out_d[12][11].ACLR
gls_reset => reg_out_d[12][12].ACLR
gls_reset => reg_out_d[12][13].ACLR
gls_reset => reg_out_d[12][14].ACLR
gls_reset => reg_out_d[12][15].ACLR
gls_reset => reg_out_d[11][0].ACLR
gls_reset => reg_out_d[11][1].ACLR
gls_reset => reg_out_d[11][2].ACLR
gls_reset => reg_out_d[11][3].ACLR
gls_reset => reg_out_d[11][4].ACLR
gls_reset => reg_out_d[11][5].ACLR
gls_reset => reg_out_d[11][6].ACLR
gls_reset => reg_out_d[11][7].ACLR
gls_reset => reg_out_d[11][8].ACLR
gls_reset => reg_out_d[11][9].ACLR
gls_reset => reg_out_d[11][10].ACLR
gls_reset => reg_out_d[11][11].ACLR
gls_reset => reg_out_d[11][12].ACLR
gls_reset => reg_out_d[11][13].ACLR
gls_reset => reg_out_d[11][14].ACLR
gls_reset => reg_out_d[11][15].ACLR
gls_reset => reg_out_d[10][0].ACLR
gls_reset => reg_out_d[10][1].ACLR
gls_reset => reg_out_d[10][2].ACLR
gls_reset => reg_out_d[10][3].ACLR
gls_reset => reg_out_d[10][4].ACLR
gls_reset => reg_out_d[10][5].ACLR
gls_reset => reg_out_d[10][6].ACLR
gls_reset => reg_out_d[10][7].ACLR
gls_reset => reg_out_d[10][8].ACLR
gls_reset => reg_out_d[10][9].ACLR
gls_reset => reg_out_d[10][10].ACLR
gls_reset => reg_out_d[10][11].ACLR
gls_reset => reg_out_d[10][12].ACLR
gls_reset => reg_out_d[10][13].ACLR
gls_reset => reg_out_d[10][14].ACLR
gls_reset => reg_out_d[10][15].ACLR
gls_reset => reg_out_d[9][0].ACLR
gls_reset => reg_out_d[9][1].ACLR
gls_reset => reg_out_d[9][2].ACLR
gls_reset => reg_out_d[9][3].ACLR
gls_reset => reg_out_d[9][4].ACLR
gls_reset => reg_out_d[9][5].ACLR
gls_reset => reg_out_d[9][6].ACLR
gls_reset => reg_out_d[9][7].ACLR
gls_reset => reg_out_d[9][8].ACLR
gls_reset => reg_out_d[9][9].ACLR
gls_reset => reg_out_d[9][10].ACLR
gls_reset => reg_out_d[9][11].ACLR
gls_reset => reg_out_d[9][12].ACLR
gls_reset => reg_out_d[9][13].ACLR
gls_reset => reg_out_d[9][14].ACLR
gls_reset => reg_out_d[9][15].ACLR
gls_reset => reg_out_d[8][0].ACLR
gls_reset => reg_out_d[8][1].ACLR
gls_reset => reg_out_d[8][2].ACLR
gls_reset => reg_out_d[8][3].ACLR
gls_reset => reg_out_d[8][4].ACLR
gls_reset => reg_out_d[8][5].ACLR
gls_reset => reg_out_d[8][6].ACLR
gls_reset => reg_out_d[8][7].ACLR
gls_reset => reg_out_d[8][8].ACLR
gls_reset => reg_out_d[8][9].ACLR
gls_reset => reg_out_d[8][10].ACLR
gls_reset => reg_out_d[8][11].ACLR
gls_reset => reg_out_d[8][12].ACLR
gls_reset => reg_out_d[8][13].ACLR
gls_reset => reg_out_d[8][14].ACLR
gls_reset => reg_out_d[8][15].ACLR
gls_reset => reg_out_d[7][0].ACLR
gls_reset => reg_out_d[7][1].ACLR
gls_reset => reg_out_d[7][2].ACLR
gls_reset => reg_out_d[7][3].ACLR
gls_reset => reg_out_d[7][4].ACLR
gls_reset => reg_out_d[7][5].ACLR
gls_reset => reg_out_d[7][6].ACLR
gls_reset => reg_out_d[7][7].ACLR
gls_reset => reg_out_d[7][8].ACLR
gls_reset => reg_out_d[7][9].ACLR
gls_reset => reg_out_d[7][10].ACLR
gls_reset => reg_out_d[7][11].ACLR
gls_reset => reg_out_d[7][12].ACLR
gls_reset => reg_out_d[7][13].ACLR
gls_reset => reg_out_d[7][14].ACLR
gls_reset => reg_out_d[7][15].ACLR
gls_reset => reg_out_d[6][0].ACLR
gls_reset => reg_out_d[6][1].ACLR
gls_reset => reg_out_d[6][2].ACLR
gls_reset => reg_out_d[6][3].ACLR
gls_reset => reg_out_d[6][4].ACLR
gls_reset => reg_out_d[6][5].ACLR
gls_reset => reg_out_d[6][6].ACLR
gls_reset => reg_out_d[6][7].ACLR
gls_reset => reg_out_d[6][8].ACLR
gls_reset => reg_out_d[6][9].ACLR
gls_reset => reg_out_d[6][10].ACLR
gls_reset => reg_out_d[6][11].ACLR
gls_reset => reg_out_d[6][12].ACLR
gls_reset => reg_out_d[6][13].ACLR
gls_reset => reg_out_d[6][14].ACLR
gls_reset => reg_out_d[6][15].ACLR
gls_reset => reg_out_d[5][0].ACLR
gls_reset => reg_out_d[5][1].ACLR
gls_reset => reg_out_d[5][2].ACLR
gls_reset => reg_out_d[5][3].ACLR
gls_reset => reg_out_d[5][4].ACLR
gls_reset => reg_out_d[5][5].ACLR
gls_reset => reg_out_d[5][6].ACLR
gls_reset => reg_out_d[5][7].ACLR
gls_reset => reg_out_d[5][8].ACLR
gls_reset => reg_out_d[5][9].ACLR
gls_reset => reg_out_d[5][10].ACLR
gls_reset => reg_out_d[5][11].ACLR
gls_reset => reg_out_d[5][12].ACLR
gls_reset => reg_out_d[5][13].ACLR
gls_reset => reg_out_d[5][14].ACLR
gls_reset => reg_out_d[5][15].ACLR
gls_reset => reg_out_d[4][0].ACLR
gls_reset => reg_out_d[4][1].ACLR
gls_reset => reg_out_d[4][2].ACLR
gls_reset => reg_out_d[4][3].ACLR
gls_reset => reg_out_d[4][4].ACLR
gls_reset => reg_out_d[4][5].ACLR
gls_reset => reg_out_d[4][6].ACLR
gls_reset => reg_out_d[4][7].ACLR
gls_reset => reg_out_d[4][8].ACLR
gls_reset => reg_out_d[4][9].ACLR
gls_reset => reg_out_d[4][10].ACLR
gls_reset => reg_out_d[4][11].ACLR
gls_reset => reg_out_d[4][12].ACLR
gls_reset => reg_out_d[4][13].ACLR
gls_reset => reg_out_d[4][14].ACLR
gls_reset => reg_out_d[4][15].ACLR
gls_reset => reg_out_d[3][0].ACLR
gls_reset => reg_out_d[3][1].ACLR
gls_reset => reg_out_d[3][2].ACLR
gls_reset => reg_out_d[3][3].ACLR
gls_reset => reg_out_d[3][4].ACLR
gls_reset => reg_out_d[3][5].ACLR
gls_reset => reg_out_d[3][6].ACLR
gls_reset => reg_out_d[3][7].ACLR
gls_reset => reg_out_d[3][8].ACLR
gls_reset => reg_out_d[3][9].ACLR
gls_reset => reg_out_d[3][10].ACLR
gls_reset => reg_out_d[3][11].ACLR
gls_reset => reg_out_d[3][12].ACLR
gls_reset => reg_out_d[3][13].ACLR
gls_reset => reg_out_d[3][14].ACLR
gls_reset => reg_out_d[3][15].ACLR
gls_reset => reg_out_d[2][0].ACLR
gls_reset => reg_out_d[2][1].ACLR
gls_reset => reg_out_d[2][2].ACLR
gls_reset => reg_out_d[2][3].ACLR
gls_reset => reg_out_d[2][4].ACLR
gls_reset => reg_out_d[2][5].ACLR
gls_reset => reg_out_d[2][6].ACLR
gls_reset => reg_out_d[2][7].ACLR
gls_reset => reg_out_d[2][8].ACLR
gls_reset => reg_out_d[2][9].ACLR
gls_reset => reg_out_d[2][10].ACLR
gls_reset => reg_out_d[2][11].ACLR
gls_reset => reg_out_d[2][12].ACLR
gls_reset => reg_out_d[2][13].ACLR
gls_reset => reg_out_d[2][14].ACLR
gls_reset => reg_out_d[2][15].ACLR
gls_reset => reg_out_d[1][0].ACLR
gls_reset => reg_out_d[1][1].ACLR
gls_reset => reg_out_d[1][2].ACLR
gls_reset => reg_out_d[1][3].ACLR
gls_reset => reg_out_d[1][4].ACLR
gls_reset => reg_out_d[1][5].ACLR
gls_reset => reg_out_d[1][6].ACLR
gls_reset => reg_out_d[1][7].ACLR
gls_reset => reg_out_d[1][8].ACLR
gls_reset => reg_out_d[1][9].ACLR
gls_reset => reg_out_d[1][10].ACLR
gls_reset => reg_out_d[1][11].ACLR
gls_reset => reg_out_d[1][12].ACLR
gls_reset => reg_out_d[1][13].ACLR
gls_reset => reg_out_d[1][14].ACLR
gls_reset => reg_out_d[1][15].ACLR
gls_reset => reg_out_d[0][0].ACLR
gls_reset => reg_out_d[0][1].ACLR
gls_reset => reg_out_d[0][2].ACLR
gls_reset => reg_out_d[0][3].ACLR
gls_reset => reg_out_d[0][4].ACLR
gls_reset => reg_out_d[0][5].ACLR
gls_reset => reg_out_d[0][6].ACLR
gls_reset => reg_out_d[0][7].ACLR
gls_reset => reg_out_d[0][8].ACLR
gls_reset => reg_out_d[0][9].ACLR
gls_reset => reg_out_d[0][10].ACLR
gls_reset => reg_out_d[0][11].ACLR
gls_reset => reg_out_d[0][12].ACLR
gls_reset => reg_out_d[0][13].ACLR
gls_reset => reg_out_d[0][14].ACLR
gls_reset => reg_out_d[0][15].ACLR
gls_reset => reg_in_d[0][15].ENA
gls_reset => reg_in_d[0][14].ENA
gls_reset => reg_in_d[0][13].ENA
gls_reset => reg_in_d[0][12].ENA
gls_reset => reg_in_d[0][11].ENA
gls_reset => reg_in_d[0][10].ENA
gls_reset => reg_in_d[0][9].ENA
gls_reset => reg_in_d[0][8].ENA
gls_reset => reg_in_d[0][7].ENA
gls_reset => reg_in_d[0][6].ENA
gls_reset => reg_in_d[0][5].ENA
gls_reset => reg_in_d[0][4].ENA
gls_reset => reg_in_d[0][3].ENA
gls_reset => reg_in_d[0][2].ENA
gls_reset => reg_in_d[0][1].ENA
gls_reset => reg_in_d[0][0].ENA
gls_reset => reg_in_d[1][15].ENA
gls_reset => reg_in_d[1][14].ENA
gls_reset => reg_in_d[1][13].ENA
gls_reset => reg_in_d[1][12].ENA
gls_reset => reg_in_d[1][11].ENA
gls_reset => reg_in_d[1][10].ENA
gls_reset => reg_in_d[1][9].ENA
gls_reset => reg_in_d[1][8].ENA
gls_reset => reg_in_d[1][7].ENA
gls_reset => reg_in_d[1][6].ENA
gls_reset => reg_in_d[1][5].ENA
gls_reset => reg_in_d[1][4].ENA
gls_reset => reg_in_d[1][3].ENA
gls_reset => reg_in_d[1][2].ENA
gls_reset => reg_in_d[1][1].ENA
gls_reset => reg_in_d[1][0].ENA
gls_reset => reg_in_d[2][15].ENA
gls_reset => reg_in_d[2][14].ENA
gls_reset => reg_in_d[2][13].ENA
gls_reset => reg_in_d[2][12].ENA
gls_reset => reg_in_d[2][11].ENA
gls_reset => reg_in_d[2][10].ENA
gls_reset => reg_in_d[2][9].ENA
gls_reset => reg_in_d[2][8].ENA
gls_reset => reg_in_d[2][7].ENA
gls_reset => reg_in_d[2][6].ENA
gls_reset => reg_in_d[2][5].ENA
gls_reset => reg_in_d[2][4].ENA
gls_reset => reg_in_d[2][3].ENA
gls_reset => reg_in_d[2][2].ENA
gls_reset => reg_in_d[2][1].ENA
gls_reset => reg_in_d[2][0].ENA
gls_reset => reg_in_d[3][15].ENA
gls_reset => reg_in_d[3][14].ENA
gls_reset => reg_in_d[3][13].ENA
gls_reset => reg_in_d[3][12].ENA
gls_reset => reg_in_d[3][11].ENA
gls_reset => reg_in_d[3][10].ENA
gls_reset => reg_in_d[3][9].ENA
gls_reset => reg_in_d[3][8].ENA
gls_reset => reg_in_d[3][7].ENA
gls_reset => reg_in_d[3][6].ENA
gls_reset => reg_in_d[3][5].ENA
gls_reset => reg_in_d[3][4].ENA
gls_reset => reg_in_d[3][3].ENA
gls_reset => reg_in_d[3][2].ENA
gls_reset => reg_in_d[3][1].ENA
gls_reset => reg_in_d[3][0].ENA
gls_reset => reg_in_d[4][15].ENA
gls_reset => reg_in_d[4][14].ENA
gls_reset => reg_in_d[4][13].ENA
gls_reset => reg_in_d[4][12].ENA
gls_reset => reg_in_d[4][11].ENA
gls_reset => reg_in_d[4][10].ENA
gls_reset => reg_in_d[4][9].ENA
gls_reset => reg_in_d[4][8].ENA
gls_reset => reg_in_d[4][7].ENA
gls_reset => reg_in_d[4][6].ENA
gls_reset => reg_in_d[4][5].ENA
gls_reset => reg_in_d[4][4].ENA
gls_reset => reg_in_d[4][3].ENA
gls_reset => reg_in_d[4][2].ENA
gls_reset => reg_in_d[4][1].ENA
gls_reset => reg_in_d[4][0].ENA
gls_reset => reg_in_d[5][15].ENA
gls_reset => reg_in_d[5][14].ENA
gls_reset => reg_in_d[5][13].ENA
gls_reset => reg_in_d[5][12].ENA
gls_reset => reg_in_d[5][11].ENA
gls_reset => reg_in_d[5][10].ENA
gls_reset => reg_in_d[5][9].ENA
gls_reset => reg_in_d[5][8].ENA
gls_reset => reg_in_d[5][7].ENA
gls_reset => reg_in_d[5][6].ENA
gls_reset => reg_in_d[5][5].ENA
gls_reset => reg_in_d[5][4].ENA
gls_reset => reg_in_d[5][3].ENA
gls_reset => reg_in_d[5][2].ENA
gls_reset => reg_in_d[5][1].ENA
gls_reset => reg_in_d[5][0].ENA
gls_reset => reg_in_d[6][15].ENA
gls_reset => reg_in_d[6][14].ENA
gls_reset => reg_in_d[6][13].ENA
gls_reset => reg_in_d[6][12].ENA
gls_reset => reg_in_d[6][11].ENA
gls_reset => reg_in_d[6][10].ENA
gls_reset => reg_in_d[6][9].ENA
gls_reset => reg_in_d[6][8].ENA
gls_reset => reg_in_d[6][7].ENA
gls_reset => reg_in_d[6][6].ENA
gls_reset => reg_in_d[6][5].ENA
gls_reset => reg_in_d[6][4].ENA
gls_reset => reg_in_d[6][3].ENA
gls_reset => reg_in_d[6][2].ENA
gls_reset => reg_in_d[6][1].ENA
gls_reset => reg_in_d[6][0].ENA
gls_reset => reg_in_d[7][15].ENA
gls_reset => reg_in_d[7][14].ENA
gls_reset => reg_in_d[7][13].ENA
gls_reset => reg_in_d[7][12].ENA
gls_reset => reg_in_d[7][11].ENA
gls_reset => reg_in_d[7][10].ENA
gls_reset => reg_in_d[7][9].ENA
gls_reset => reg_in_d[7][8].ENA
gls_reset => reg_in_d[7][7].ENA
gls_reset => reg_in_d[7][6].ENA
gls_reset => reg_in_d[7][5].ENA
gls_reset => reg_in_d[7][4].ENA
gls_reset => reg_in_d[7][3].ENA
gls_reset => reg_in_d[7][2].ENA
gls_reset => reg_in_d[7][1].ENA
gls_reset => reg_in_d[7][0].ENA
gls_reset => reg_in_d[8][15].ENA
gls_reset => reg_in_d[8][14].ENA
gls_reset => reg_in_d[8][13].ENA
gls_reset => reg_in_d[8][12].ENA
gls_reset => reg_in_d[8][11].ENA
gls_reset => reg_in_d[8][10].ENA
gls_reset => reg_in_d[8][9].ENA
gls_reset => reg_in_d[8][8].ENA
gls_reset => reg_in_d[8][7].ENA
gls_reset => reg_in_d[8][6].ENA
gls_reset => reg_in_d[8][5].ENA
gls_reset => reg_in_d[8][4].ENA
gls_reset => reg_in_d[8][3].ENA
gls_reset => reg_in_d[8][2].ENA
gls_reset => reg_in_d[8][1].ENA
gls_reset => reg_in_d[8][0].ENA
gls_reset => reg_in_d[9][15].ENA
gls_reset => reg_in_d[9][14].ENA
gls_reset => reg_in_d[9][13].ENA
gls_reset => reg_in_d[9][12].ENA
gls_reset => reg_in_d[9][11].ENA
gls_reset => reg_in_d[9][10].ENA
gls_reset => reg_in_d[9][9].ENA
gls_reset => reg_in_d[9][8].ENA
gls_reset => reg_in_d[9][7].ENA
gls_reset => reg_in_d[9][6].ENA
gls_reset => reg_in_d[9][5].ENA
gls_reset => reg_in_d[9][4].ENA
gls_reset => reg_in_d[9][3].ENA
gls_reset => reg_in_d[9][2].ENA
gls_reset => reg_in_d[9][1].ENA
gls_reset => reg_in_d[9][0].ENA
gls_reset => reg_in_d[10][15].ENA
gls_reset => reg_in_d[10][14].ENA
gls_reset => reg_in_d[10][13].ENA
gls_reset => reg_in_d[10][12].ENA
gls_reset => reg_in_d[10][11].ENA
gls_reset => reg_in_d[10][10].ENA
gls_reset => reg_in_d[10][9].ENA
gls_reset => reg_in_d[10][8].ENA
gls_reset => reg_in_d[10][7].ENA
gls_reset => reg_in_d[10][6].ENA
gls_reset => reg_in_d[10][5].ENA
gls_reset => reg_in_d[10][4].ENA
gls_reset => reg_in_d[10][3].ENA
gls_reset => reg_in_d[10][2].ENA
gls_reset => reg_in_d[10][1].ENA
gls_reset => reg_in_d[10][0].ENA
gls_reset => reg_in_d[11][15].ENA
gls_reset => reg_in_d[11][14].ENA
gls_reset => reg_in_d[11][13].ENA
gls_reset => reg_in_d[11][12].ENA
gls_reset => reg_in_d[11][11].ENA
gls_reset => reg_in_d[11][10].ENA
gls_reset => reg_in_d[11][9].ENA
gls_reset => reg_in_d[11][8].ENA
gls_reset => reg_in_d[11][7].ENA
gls_reset => reg_in_d[11][6].ENA
gls_reset => reg_in_d[11][5].ENA
gls_reset => reg_in_d[11][4].ENA
gls_reset => reg_in_d[11][3].ENA
gls_reset => reg_in_d[11][2].ENA
gls_reset => reg_in_d[11][1].ENA
gls_reset => reg_in_d[11][0].ENA
gls_reset => reg_in_d[12][15].ENA
gls_reset => reg_in_d[12][14].ENA
gls_reset => reg_in_d[12][13].ENA
gls_reset => reg_in_d[12][12].ENA
gls_reset => reg_in_d[12][11].ENA
gls_reset => reg_in_d[12][10].ENA
gls_reset => reg_in_d[12][9].ENA
gls_reset => reg_in_d[12][8].ENA
gls_reset => reg_in_d[12][7].ENA
gls_reset => reg_in_d[12][6].ENA
gls_reset => reg_in_d[12][5].ENA
gls_reset => reg_in_d[12][4].ENA
gls_reset => reg_in_d[12][3].ENA
gls_reset => reg_in_d[12][2].ENA
gls_reset => reg_in_d[12][1].ENA
gls_reset => reg_in_d[12][0].ENA
gls_reset => reg_in_d[13][15].ENA
gls_reset => reg_in_d[13][14].ENA
gls_reset => reg_in_d[13][13].ENA
gls_reset => reg_in_d[13][12].ENA
gls_reset => reg_in_d[13][11].ENA
gls_reset => reg_in_d[13][10].ENA
gls_reset => reg_in_d[13][9].ENA
gls_reset => reg_in_d[13][8].ENA
gls_reset => reg_in_d[13][7].ENA
gls_reset => reg_in_d[13][6].ENA
gls_reset => reg_in_d[13][5].ENA
gls_reset => reg_in_d[13][4].ENA
gls_reset => reg_in_d[13][3].ENA
gls_reset => reg_in_d[13][2].ENA
gls_reset => reg_in_d[13][1].ENA
gls_reset => reg_in_d[13][0].ENA
gls_reset => reg_in_d[14][15].ENA
gls_reset => reg_in_d[14][14].ENA
gls_reset => reg_in_d[14][13].ENA
gls_reset => reg_in_d[14][12].ENA
gls_reset => reg_in_d[14][11].ENA
gls_reset => reg_in_d[14][10].ENA
gls_reset => reg_in_d[14][9].ENA
gls_reset => reg_in_d[14][8].ENA
gls_reset => reg_in_d[14][7].ENA
gls_reset => reg_in_d[14][6].ENA
gls_reset => reg_in_d[14][5].ENA
gls_reset => reg_in_d[14][4].ENA
gls_reset => reg_in_d[14][3].ENA
gls_reset => reg_in_d[14][2].ENA
gls_reset => reg_in_d[14][1].ENA
gls_reset => reg_in_d[14][0].ENA
gls_reset => reg_in_d[15][15].ENA
gls_reset => reg_in_d[15][14].ENA
gls_reset => reg_in_d[15][13].ENA
gls_reset => reg_in_d[15][12].ENA
gls_reset => reg_in_d[15][11].ENA
gls_reset => reg_in_d[15][10].ENA
gls_reset => reg_in_d[15][9].ENA
gls_reset => reg_in_d[15][8].ENA
gls_reset => reg_in_d[15][7].ENA
gls_reset => reg_in_d[15][6].ENA
gls_reset => reg_in_d[15][5].ENA
gls_reset => reg_in_d[15][4].ENA
gls_reset => reg_in_d[15][3].ENA
gls_reset => reg_in_d[15][2].ENA
gls_reset => reg_in_d[15][1].ENA
gls_reset => reg_in_d[15][0].ENA
gls_reset => wbs_readdata[15]~reg0.ENA
gls_reset => wbs_readdata[14]~reg0.ENA
gls_reset => wbs_readdata[13]~reg0.ENA
gls_reset => wbs_readdata[12]~reg0.ENA
gls_reset => wbs_readdata[11]~reg0.ENA
gls_reset => wbs_readdata[10]~reg0.ENA
gls_reset => wbs_readdata[9]~reg0.ENA
gls_reset => wbs_readdata[8]~reg0.ENA
gls_reset => wbs_readdata[7]~reg0.ENA
gls_reset => wbs_readdata[6]~reg0.ENA
gls_reset => wbs_readdata[5]~reg0.ENA
gls_reset => wbs_readdata[4]~reg0.ENA
gls_reset => wbs_readdata[3]~reg0.ENA
gls_reset => wbs_readdata[2]~reg0.ENA
gls_reset => wbs_readdata[1]~reg0.ENA
gls_reset => wbs_readdata[0]~reg0.ENA
gls_reset => read_ack.ENA
gls_clk => read_ack.CLK
gls_clk => wbs_readdata[0]~reg0.CLK
gls_clk => wbs_readdata[1]~reg0.CLK
gls_clk => wbs_readdata[2]~reg0.CLK
gls_clk => wbs_readdata[3]~reg0.CLK
gls_clk => wbs_readdata[4]~reg0.CLK
gls_clk => wbs_readdata[5]~reg0.CLK
gls_clk => wbs_readdata[6]~reg0.CLK
gls_clk => wbs_readdata[7]~reg0.CLK
gls_clk => wbs_readdata[8]~reg0.CLK
gls_clk => wbs_readdata[9]~reg0.CLK
gls_clk => wbs_readdata[10]~reg0.CLK
gls_clk => wbs_readdata[11]~reg0.CLK
gls_clk => wbs_readdata[12]~reg0.CLK
gls_clk => wbs_readdata[13]~reg0.CLK
gls_clk => wbs_readdata[14]~reg0.CLK
gls_clk => wbs_readdata[15]~reg0.CLK
gls_clk => reg_in_d[15][0].CLK
gls_clk => reg_in_d[15][1].CLK
gls_clk => reg_in_d[15][2].CLK
gls_clk => reg_in_d[15][3].CLK
gls_clk => reg_in_d[15][4].CLK
gls_clk => reg_in_d[15][5].CLK
gls_clk => reg_in_d[15][6].CLK
gls_clk => reg_in_d[15][7].CLK
gls_clk => reg_in_d[15][8].CLK
gls_clk => reg_in_d[15][9].CLK
gls_clk => reg_in_d[15][10].CLK
gls_clk => reg_in_d[15][11].CLK
gls_clk => reg_in_d[15][12].CLK
gls_clk => reg_in_d[15][13].CLK
gls_clk => reg_in_d[15][14].CLK
gls_clk => reg_in_d[15][15].CLK
gls_clk => reg_in_d[14][0].CLK
gls_clk => reg_in_d[14][1].CLK
gls_clk => reg_in_d[14][2].CLK
gls_clk => reg_in_d[14][3].CLK
gls_clk => reg_in_d[14][4].CLK
gls_clk => reg_in_d[14][5].CLK
gls_clk => reg_in_d[14][6].CLK
gls_clk => reg_in_d[14][7].CLK
gls_clk => reg_in_d[14][8].CLK
gls_clk => reg_in_d[14][9].CLK
gls_clk => reg_in_d[14][10].CLK
gls_clk => reg_in_d[14][11].CLK
gls_clk => reg_in_d[14][12].CLK
gls_clk => reg_in_d[14][13].CLK
gls_clk => reg_in_d[14][14].CLK
gls_clk => reg_in_d[14][15].CLK
gls_clk => reg_in_d[13][0].CLK
gls_clk => reg_in_d[13][1].CLK
gls_clk => reg_in_d[13][2].CLK
gls_clk => reg_in_d[13][3].CLK
gls_clk => reg_in_d[13][4].CLK
gls_clk => reg_in_d[13][5].CLK
gls_clk => reg_in_d[13][6].CLK
gls_clk => reg_in_d[13][7].CLK
gls_clk => reg_in_d[13][8].CLK
gls_clk => reg_in_d[13][9].CLK
gls_clk => reg_in_d[13][10].CLK
gls_clk => reg_in_d[13][11].CLK
gls_clk => reg_in_d[13][12].CLK
gls_clk => reg_in_d[13][13].CLK
gls_clk => reg_in_d[13][14].CLK
gls_clk => reg_in_d[13][15].CLK
gls_clk => reg_in_d[12][0].CLK
gls_clk => reg_in_d[12][1].CLK
gls_clk => reg_in_d[12][2].CLK
gls_clk => reg_in_d[12][3].CLK
gls_clk => reg_in_d[12][4].CLK
gls_clk => reg_in_d[12][5].CLK
gls_clk => reg_in_d[12][6].CLK
gls_clk => reg_in_d[12][7].CLK
gls_clk => reg_in_d[12][8].CLK
gls_clk => reg_in_d[12][9].CLK
gls_clk => reg_in_d[12][10].CLK
gls_clk => reg_in_d[12][11].CLK
gls_clk => reg_in_d[12][12].CLK
gls_clk => reg_in_d[12][13].CLK
gls_clk => reg_in_d[12][14].CLK
gls_clk => reg_in_d[12][15].CLK
gls_clk => reg_in_d[11][0].CLK
gls_clk => reg_in_d[11][1].CLK
gls_clk => reg_in_d[11][2].CLK
gls_clk => reg_in_d[11][3].CLK
gls_clk => reg_in_d[11][4].CLK
gls_clk => reg_in_d[11][5].CLK
gls_clk => reg_in_d[11][6].CLK
gls_clk => reg_in_d[11][7].CLK
gls_clk => reg_in_d[11][8].CLK
gls_clk => reg_in_d[11][9].CLK
gls_clk => reg_in_d[11][10].CLK
gls_clk => reg_in_d[11][11].CLK
gls_clk => reg_in_d[11][12].CLK
gls_clk => reg_in_d[11][13].CLK
gls_clk => reg_in_d[11][14].CLK
gls_clk => reg_in_d[11][15].CLK
gls_clk => reg_in_d[10][0].CLK
gls_clk => reg_in_d[10][1].CLK
gls_clk => reg_in_d[10][2].CLK
gls_clk => reg_in_d[10][3].CLK
gls_clk => reg_in_d[10][4].CLK
gls_clk => reg_in_d[10][5].CLK
gls_clk => reg_in_d[10][6].CLK
gls_clk => reg_in_d[10][7].CLK
gls_clk => reg_in_d[10][8].CLK
gls_clk => reg_in_d[10][9].CLK
gls_clk => reg_in_d[10][10].CLK
gls_clk => reg_in_d[10][11].CLK
gls_clk => reg_in_d[10][12].CLK
gls_clk => reg_in_d[10][13].CLK
gls_clk => reg_in_d[10][14].CLK
gls_clk => reg_in_d[10][15].CLK
gls_clk => reg_in_d[9][0].CLK
gls_clk => reg_in_d[9][1].CLK
gls_clk => reg_in_d[9][2].CLK
gls_clk => reg_in_d[9][3].CLK
gls_clk => reg_in_d[9][4].CLK
gls_clk => reg_in_d[9][5].CLK
gls_clk => reg_in_d[9][6].CLK
gls_clk => reg_in_d[9][7].CLK
gls_clk => reg_in_d[9][8].CLK
gls_clk => reg_in_d[9][9].CLK
gls_clk => reg_in_d[9][10].CLK
gls_clk => reg_in_d[9][11].CLK
gls_clk => reg_in_d[9][12].CLK
gls_clk => reg_in_d[9][13].CLK
gls_clk => reg_in_d[9][14].CLK
gls_clk => reg_in_d[9][15].CLK
gls_clk => reg_in_d[8][0].CLK
gls_clk => reg_in_d[8][1].CLK
gls_clk => reg_in_d[8][2].CLK
gls_clk => reg_in_d[8][3].CLK
gls_clk => reg_in_d[8][4].CLK
gls_clk => reg_in_d[8][5].CLK
gls_clk => reg_in_d[8][6].CLK
gls_clk => reg_in_d[8][7].CLK
gls_clk => reg_in_d[8][8].CLK
gls_clk => reg_in_d[8][9].CLK
gls_clk => reg_in_d[8][10].CLK
gls_clk => reg_in_d[8][11].CLK
gls_clk => reg_in_d[8][12].CLK
gls_clk => reg_in_d[8][13].CLK
gls_clk => reg_in_d[8][14].CLK
gls_clk => reg_in_d[8][15].CLK
gls_clk => reg_in_d[7][0].CLK
gls_clk => reg_in_d[7][1].CLK
gls_clk => reg_in_d[7][2].CLK
gls_clk => reg_in_d[7][3].CLK
gls_clk => reg_in_d[7][4].CLK
gls_clk => reg_in_d[7][5].CLK
gls_clk => reg_in_d[7][6].CLK
gls_clk => reg_in_d[7][7].CLK
gls_clk => reg_in_d[7][8].CLK
gls_clk => reg_in_d[7][9].CLK
gls_clk => reg_in_d[7][10].CLK
gls_clk => reg_in_d[7][11].CLK
gls_clk => reg_in_d[7][12].CLK
gls_clk => reg_in_d[7][13].CLK
gls_clk => reg_in_d[7][14].CLK
gls_clk => reg_in_d[7][15].CLK
gls_clk => reg_in_d[6][0].CLK
gls_clk => reg_in_d[6][1].CLK
gls_clk => reg_in_d[6][2].CLK
gls_clk => reg_in_d[6][3].CLK
gls_clk => reg_in_d[6][4].CLK
gls_clk => reg_in_d[6][5].CLK
gls_clk => reg_in_d[6][6].CLK
gls_clk => reg_in_d[6][7].CLK
gls_clk => reg_in_d[6][8].CLK
gls_clk => reg_in_d[6][9].CLK
gls_clk => reg_in_d[6][10].CLK
gls_clk => reg_in_d[6][11].CLK
gls_clk => reg_in_d[6][12].CLK
gls_clk => reg_in_d[6][13].CLK
gls_clk => reg_in_d[6][14].CLK
gls_clk => reg_in_d[6][15].CLK
gls_clk => reg_in_d[5][0].CLK
gls_clk => reg_in_d[5][1].CLK
gls_clk => reg_in_d[5][2].CLK
gls_clk => reg_in_d[5][3].CLK
gls_clk => reg_in_d[5][4].CLK
gls_clk => reg_in_d[5][5].CLK
gls_clk => reg_in_d[5][6].CLK
gls_clk => reg_in_d[5][7].CLK
gls_clk => reg_in_d[5][8].CLK
gls_clk => reg_in_d[5][9].CLK
gls_clk => reg_in_d[5][10].CLK
gls_clk => reg_in_d[5][11].CLK
gls_clk => reg_in_d[5][12].CLK
gls_clk => reg_in_d[5][13].CLK
gls_clk => reg_in_d[5][14].CLK
gls_clk => reg_in_d[5][15].CLK
gls_clk => reg_in_d[4][0].CLK
gls_clk => reg_in_d[4][1].CLK
gls_clk => reg_in_d[4][2].CLK
gls_clk => reg_in_d[4][3].CLK
gls_clk => reg_in_d[4][4].CLK
gls_clk => reg_in_d[4][5].CLK
gls_clk => reg_in_d[4][6].CLK
gls_clk => reg_in_d[4][7].CLK
gls_clk => reg_in_d[4][8].CLK
gls_clk => reg_in_d[4][9].CLK
gls_clk => reg_in_d[4][10].CLK
gls_clk => reg_in_d[4][11].CLK
gls_clk => reg_in_d[4][12].CLK
gls_clk => reg_in_d[4][13].CLK
gls_clk => reg_in_d[4][14].CLK
gls_clk => reg_in_d[4][15].CLK
gls_clk => reg_in_d[3][0].CLK
gls_clk => reg_in_d[3][1].CLK
gls_clk => reg_in_d[3][2].CLK
gls_clk => reg_in_d[3][3].CLK
gls_clk => reg_in_d[3][4].CLK
gls_clk => reg_in_d[3][5].CLK
gls_clk => reg_in_d[3][6].CLK
gls_clk => reg_in_d[3][7].CLK
gls_clk => reg_in_d[3][8].CLK
gls_clk => reg_in_d[3][9].CLK
gls_clk => reg_in_d[3][10].CLK
gls_clk => reg_in_d[3][11].CLK
gls_clk => reg_in_d[3][12].CLK
gls_clk => reg_in_d[3][13].CLK
gls_clk => reg_in_d[3][14].CLK
gls_clk => reg_in_d[3][15].CLK
gls_clk => reg_in_d[2][0].CLK
gls_clk => reg_in_d[2][1].CLK
gls_clk => reg_in_d[2][2].CLK
gls_clk => reg_in_d[2][3].CLK
gls_clk => reg_in_d[2][4].CLK
gls_clk => reg_in_d[2][5].CLK
gls_clk => reg_in_d[2][6].CLK
gls_clk => reg_in_d[2][7].CLK
gls_clk => reg_in_d[2][8].CLK
gls_clk => reg_in_d[2][9].CLK
gls_clk => reg_in_d[2][10].CLK
gls_clk => reg_in_d[2][11].CLK
gls_clk => reg_in_d[2][12].CLK
gls_clk => reg_in_d[2][13].CLK
gls_clk => reg_in_d[2][14].CLK
gls_clk => reg_in_d[2][15].CLK
gls_clk => reg_in_d[1][0].CLK
gls_clk => reg_in_d[1][1].CLK
gls_clk => reg_in_d[1][2].CLK
gls_clk => reg_in_d[1][3].CLK
gls_clk => reg_in_d[1][4].CLK
gls_clk => reg_in_d[1][5].CLK
gls_clk => reg_in_d[1][6].CLK
gls_clk => reg_in_d[1][7].CLK
gls_clk => reg_in_d[1][8].CLK
gls_clk => reg_in_d[1][9].CLK
gls_clk => reg_in_d[1][10].CLK
gls_clk => reg_in_d[1][11].CLK
gls_clk => reg_in_d[1][12].CLK
gls_clk => reg_in_d[1][13].CLK
gls_clk => reg_in_d[1][14].CLK
gls_clk => reg_in_d[1][15].CLK
gls_clk => reg_in_d[0][0].CLK
gls_clk => reg_in_d[0][1].CLK
gls_clk => reg_in_d[0][2].CLK
gls_clk => reg_in_d[0][3].CLK
gls_clk => reg_in_d[0][4].CLK
gls_clk => reg_in_d[0][5].CLK
gls_clk => reg_in_d[0][6].CLK
gls_clk => reg_in_d[0][7].CLK
gls_clk => reg_in_d[0][8].CLK
gls_clk => reg_in_d[0][9].CLK
gls_clk => reg_in_d[0][10].CLK
gls_clk => reg_in_d[0][11].CLK
gls_clk => reg_in_d[0][12].CLK
gls_clk => reg_in_d[0][13].CLK
gls_clk => reg_in_d[0][14].CLK
gls_clk => reg_in_d[0][15].CLK
gls_clk => write_ack.CLK
gls_clk => reg_out_d[15][0].CLK
gls_clk => reg_out_d[15][1].CLK
gls_clk => reg_out_d[15][2].CLK
gls_clk => reg_out_d[15][3].CLK
gls_clk => reg_out_d[15][4].CLK
gls_clk => reg_out_d[15][5].CLK
gls_clk => reg_out_d[15][6].CLK
gls_clk => reg_out_d[15][7].CLK
gls_clk => reg_out_d[15][8].CLK
gls_clk => reg_out_d[15][9].CLK
gls_clk => reg_out_d[15][10].CLK
gls_clk => reg_out_d[15][11].CLK
gls_clk => reg_out_d[15][12].CLK
gls_clk => reg_out_d[15][13].CLK
gls_clk => reg_out_d[15][14].CLK
gls_clk => reg_out_d[15][15].CLK
gls_clk => reg_out_d[14][0].CLK
gls_clk => reg_out_d[14][1].CLK
gls_clk => reg_out_d[14][2].CLK
gls_clk => reg_out_d[14][3].CLK
gls_clk => reg_out_d[14][4].CLK
gls_clk => reg_out_d[14][5].CLK
gls_clk => reg_out_d[14][6].CLK
gls_clk => reg_out_d[14][7].CLK
gls_clk => reg_out_d[14][8].CLK
gls_clk => reg_out_d[14][9].CLK
gls_clk => reg_out_d[14][10].CLK
gls_clk => reg_out_d[14][11].CLK
gls_clk => reg_out_d[14][12].CLK
gls_clk => reg_out_d[14][13].CLK
gls_clk => reg_out_d[14][14].CLK
gls_clk => reg_out_d[14][15].CLK
gls_clk => reg_out_d[13][0].CLK
gls_clk => reg_out_d[13][1].CLK
gls_clk => reg_out_d[13][2].CLK
gls_clk => reg_out_d[13][3].CLK
gls_clk => reg_out_d[13][4].CLK
gls_clk => reg_out_d[13][5].CLK
gls_clk => reg_out_d[13][6].CLK
gls_clk => reg_out_d[13][7].CLK
gls_clk => reg_out_d[13][8].CLK
gls_clk => reg_out_d[13][9].CLK
gls_clk => reg_out_d[13][10].CLK
gls_clk => reg_out_d[13][11].CLK
gls_clk => reg_out_d[13][12].CLK
gls_clk => reg_out_d[13][13].CLK
gls_clk => reg_out_d[13][14].CLK
gls_clk => reg_out_d[13][15].CLK
gls_clk => reg_out_d[12][0].CLK
gls_clk => reg_out_d[12][1].CLK
gls_clk => reg_out_d[12][2].CLK
gls_clk => reg_out_d[12][3].CLK
gls_clk => reg_out_d[12][4].CLK
gls_clk => reg_out_d[12][5].CLK
gls_clk => reg_out_d[12][6].CLK
gls_clk => reg_out_d[12][7].CLK
gls_clk => reg_out_d[12][8].CLK
gls_clk => reg_out_d[12][9].CLK
gls_clk => reg_out_d[12][10].CLK
gls_clk => reg_out_d[12][11].CLK
gls_clk => reg_out_d[12][12].CLK
gls_clk => reg_out_d[12][13].CLK
gls_clk => reg_out_d[12][14].CLK
gls_clk => reg_out_d[12][15].CLK
gls_clk => reg_out_d[11][0].CLK
gls_clk => reg_out_d[11][1].CLK
gls_clk => reg_out_d[11][2].CLK
gls_clk => reg_out_d[11][3].CLK
gls_clk => reg_out_d[11][4].CLK
gls_clk => reg_out_d[11][5].CLK
gls_clk => reg_out_d[11][6].CLK
gls_clk => reg_out_d[11][7].CLK
gls_clk => reg_out_d[11][8].CLK
gls_clk => reg_out_d[11][9].CLK
gls_clk => reg_out_d[11][10].CLK
gls_clk => reg_out_d[11][11].CLK
gls_clk => reg_out_d[11][12].CLK
gls_clk => reg_out_d[11][13].CLK
gls_clk => reg_out_d[11][14].CLK
gls_clk => reg_out_d[11][15].CLK
gls_clk => reg_out_d[10][0].CLK
gls_clk => reg_out_d[10][1].CLK
gls_clk => reg_out_d[10][2].CLK
gls_clk => reg_out_d[10][3].CLK
gls_clk => reg_out_d[10][4].CLK
gls_clk => reg_out_d[10][5].CLK
gls_clk => reg_out_d[10][6].CLK
gls_clk => reg_out_d[10][7].CLK
gls_clk => reg_out_d[10][8].CLK
gls_clk => reg_out_d[10][9].CLK
gls_clk => reg_out_d[10][10].CLK
gls_clk => reg_out_d[10][11].CLK
gls_clk => reg_out_d[10][12].CLK
gls_clk => reg_out_d[10][13].CLK
gls_clk => reg_out_d[10][14].CLK
gls_clk => reg_out_d[10][15].CLK
gls_clk => reg_out_d[9][0].CLK
gls_clk => reg_out_d[9][1].CLK
gls_clk => reg_out_d[9][2].CLK
gls_clk => reg_out_d[9][3].CLK
gls_clk => reg_out_d[9][4].CLK
gls_clk => reg_out_d[9][5].CLK
gls_clk => reg_out_d[9][6].CLK
gls_clk => reg_out_d[9][7].CLK
gls_clk => reg_out_d[9][8].CLK
gls_clk => reg_out_d[9][9].CLK
gls_clk => reg_out_d[9][10].CLK
gls_clk => reg_out_d[9][11].CLK
gls_clk => reg_out_d[9][12].CLK
gls_clk => reg_out_d[9][13].CLK
gls_clk => reg_out_d[9][14].CLK
gls_clk => reg_out_d[9][15].CLK
gls_clk => reg_out_d[8][0].CLK
gls_clk => reg_out_d[8][1].CLK
gls_clk => reg_out_d[8][2].CLK
gls_clk => reg_out_d[8][3].CLK
gls_clk => reg_out_d[8][4].CLK
gls_clk => reg_out_d[8][5].CLK
gls_clk => reg_out_d[8][6].CLK
gls_clk => reg_out_d[8][7].CLK
gls_clk => reg_out_d[8][8].CLK
gls_clk => reg_out_d[8][9].CLK
gls_clk => reg_out_d[8][10].CLK
gls_clk => reg_out_d[8][11].CLK
gls_clk => reg_out_d[8][12].CLK
gls_clk => reg_out_d[8][13].CLK
gls_clk => reg_out_d[8][14].CLK
gls_clk => reg_out_d[8][15].CLK
gls_clk => reg_out_d[7][0].CLK
gls_clk => reg_out_d[7][1].CLK
gls_clk => reg_out_d[7][2].CLK
gls_clk => reg_out_d[7][3].CLK
gls_clk => reg_out_d[7][4].CLK
gls_clk => reg_out_d[7][5].CLK
gls_clk => reg_out_d[7][6].CLK
gls_clk => reg_out_d[7][7].CLK
gls_clk => reg_out_d[7][8].CLK
gls_clk => reg_out_d[7][9].CLK
gls_clk => reg_out_d[7][10].CLK
gls_clk => reg_out_d[7][11].CLK
gls_clk => reg_out_d[7][12].CLK
gls_clk => reg_out_d[7][13].CLK
gls_clk => reg_out_d[7][14].CLK
gls_clk => reg_out_d[7][15].CLK
gls_clk => reg_out_d[6][0].CLK
gls_clk => reg_out_d[6][1].CLK
gls_clk => reg_out_d[6][2].CLK
gls_clk => reg_out_d[6][3].CLK
gls_clk => reg_out_d[6][4].CLK
gls_clk => reg_out_d[6][5].CLK
gls_clk => reg_out_d[6][6].CLK
gls_clk => reg_out_d[6][7].CLK
gls_clk => reg_out_d[6][8].CLK
gls_clk => reg_out_d[6][9].CLK
gls_clk => reg_out_d[6][10].CLK
gls_clk => reg_out_d[6][11].CLK
gls_clk => reg_out_d[6][12].CLK
gls_clk => reg_out_d[6][13].CLK
gls_clk => reg_out_d[6][14].CLK
gls_clk => reg_out_d[6][15].CLK
gls_clk => reg_out_d[5][0].CLK
gls_clk => reg_out_d[5][1].CLK
gls_clk => reg_out_d[5][2].CLK
gls_clk => reg_out_d[5][3].CLK
gls_clk => reg_out_d[5][4].CLK
gls_clk => reg_out_d[5][5].CLK
gls_clk => reg_out_d[5][6].CLK
gls_clk => reg_out_d[5][7].CLK
gls_clk => reg_out_d[5][8].CLK
gls_clk => reg_out_d[5][9].CLK
gls_clk => reg_out_d[5][10].CLK
gls_clk => reg_out_d[5][11].CLK
gls_clk => reg_out_d[5][12].CLK
gls_clk => reg_out_d[5][13].CLK
gls_clk => reg_out_d[5][14].CLK
gls_clk => reg_out_d[5][15].CLK
gls_clk => reg_out_d[4][0].CLK
gls_clk => reg_out_d[4][1].CLK
gls_clk => reg_out_d[4][2].CLK
gls_clk => reg_out_d[4][3].CLK
gls_clk => reg_out_d[4][4].CLK
gls_clk => reg_out_d[4][5].CLK
gls_clk => reg_out_d[4][6].CLK
gls_clk => reg_out_d[4][7].CLK
gls_clk => reg_out_d[4][8].CLK
gls_clk => reg_out_d[4][9].CLK
gls_clk => reg_out_d[4][10].CLK
gls_clk => reg_out_d[4][11].CLK
gls_clk => reg_out_d[4][12].CLK
gls_clk => reg_out_d[4][13].CLK
gls_clk => reg_out_d[4][14].CLK
gls_clk => reg_out_d[4][15].CLK
gls_clk => reg_out_d[3][0].CLK
gls_clk => reg_out_d[3][1].CLK
gls_clk => reg_out_d[3][2].CLK
gls_clk => reg_out_d[3][3].CLK
gls_clk => reg_out_d[3][4].CLK
gls_clk => reg_out_d[3][5].CLK
gls_clk => reg_out_d[3][6].CLK
gls_clk => reg_out_d[3][7].CLK
gls_clk => reg_out_d[3][8].CLK
gls_clk => reg_out_d[3][9].CLK
gls_clk => reg_out_d[3][10].CLK
gls_clk => reg_out_d[3][11].CLK
gls_clk => reg_out_d[3][12].CLK
gls_clk => reg_out_d[3][13].CLK
gls_clk => reg_out_d[3][14].CLK
gls_clk => reg_out_d[3][15].CLK
gls_clk => reg_out_d[2][0].CLK
gls_clk => reg_out_d[2][1].CLK
gls_clk => reg_out_d[2][2].CLK
gls_clk => reg_out_d[2][3].CLK
gls_clk => reg_out_d[2][4].CLK
gls_clk => reg_out_d[2][5].CLK
gls_clk => reg_out_d[2][6].CLK
gls_clk => reg_out_d[2][7].CLK
gls_clk => reg_out_d[2][8].CLK
gls_clk => reg_out_d[2][9].CLK
gls_clk => reg_out_d[2][10].CLK
gls_clk => reg_out_d[2][11].CLK
gls_clk => reg_out_d[2][12].CLK
gls_clk => reg_out_d[2][13].CLK
gls_clk => reg_out_d[2][14].CLK
gls_clk => reg_out_d[2][15].CLK
gls_clk => reg_out_d[1][0].CLK
gls_clk => reg_out_d[1][1].CLK
gls_clk => reg_out_d[1][2].CLK
gls_clk => reg_out_d[1][3].CLK
gls_clk => reg_out_d[1][4].CLK
gls_clk => reg_out_d[1][5].CLK
gls_clk => reg_out_d[1][6].CLK
gls_clk => reg_out_d[1][7].CLK
gls_clk => reg_out_d[1][8].CLK
gls_clk => reg_out_d[1][9].CLK
gls_clk => reg_out_d[1][10].CLK
gls_clk => reg_out_d[1][11].CLK
gls_clk => reg_out_d[1][12].CLK
gls_clk => reg_out_d[1][13].CLK
gls_clk => reg_out_d[1][14].CLK
gls_clk => reg_out_d[1][15].CLK
gls_clk => reg_out_d[0][0].CLK
gls_clk => reg_out_d[0][1].CLK
gls_clk => reg_out_d[0][2].CLK
gls_clk => reg_out_d[0][3].CLK
gls_clk => reg_out_d[0][4].CLK
gls_clk => reg_out_d[0][5].CLK
gls_clk => reg_out_d[0][6].CLK
gls_clk => reg_out_d[0][7].CLK
gls_clk => reg_out_d[0][8].CLK
gls_clk => reg_out_d[0][9].CLK
gls_clk => reg_out_d[0][10].CLK
gls_clk => reg_out_d[0][11].CLK
gls_clk => reg_out_d[0][12].CLK
gls_clk => reg_out_d[0][13].CLK
gls_clk => reg_out_d[0][14].CLK
gls_clk => reg_out_d[0][15].CLK
wbs_address[0] => Decoder0.IN3
wbs_address[0] => Mux0.IN3
wbs_address[0] => Mux1.IN3
wbs_address[0] => Mux2.IN3
wbs_address[0] => Mux3.IN3
wbs_address[0] => Mux4.IN3
wbs_address[0] => Mux5.IN3
wbs_address[0] => Mux6.IN3
wbs_address[0] => Mux7.IN3
wbs_address[0] => Mux8.IN3
wbs_address[0] => Mux9.IN3
wbs_address[0] => Mux10.IN3
wbs_address[0] => Mux11.IN3
wbs_address[0] => Mux12.IN3
wbs_address[0] => Mux13.IN3
wbs_address[0] => Mux14.IN3
wbs_address[0] => Mux15.IN3
wbs_address[1] => Decoder0.IN2
wbs_address[1] => Mux0.IN2
wbs_address[1] => Mux1.IN2
wbs_address[1] => Mux2.IN2
wbs_address[1] => Mux3.IN2
wbs_address[1] => Mux4.IN2
wbs_address[1] => Mux5.IN2
wbs_address[1] => Mux6.IN2
wbs_address[1] => Mux7.IN2
wbs_address[1] => Mux8.IN2
wbs_address[1] => Mux9.IN2
wbs_address[1] => Mux10.IN2
wbs_address[1] => Mux11.IN2
wbs_address[1] => Mux12.IN2
wbs_address[1] => Mux13.IN2
wbs_address[1] => Mux14.IN2
wbs_address[1] => Mux15.IN2
wbs_address[2] => Decoder0.IN1
wbs_address[2] => Mux0.IN1
wbs_address[2] => Mux1.IN1
wbs_address[2] => Mux2.IN1
wbs_address[2] => Mux3.IN1
wbs_address[2] => Mux4.IN1
wbs_address[2] => Mux5.IN1
wbs_address[2] => Mux6.IN1
wbs_address[2] => Mux7.IN1
wbs_address[2] => Mux8.IN1
wbs_address[2] => Mux9.IN1
wbs_address[2] => Mux10.IN1
wbs_address[2] => Mux11.IN1
wbs_address[2] => Mux12.IN1
wbs_address[2] => Mux13.IN1
wbs_address[2] => Mux14.IN1
wbs_address[2] => Mux15.IN1
wbs_address[3] => Decoder0.IN0
wbs_address[3] => Mux0.IN0
wbs_address[3] => Mux1.IN0
wbs_address[3] => Mux2.IN0
wbs_address[3] => Mux3.IN0
wbs_address[3] => Mux4.IN0
wbs_address[3] => Mux5.IN0
wbs_address[3] => Mux6.IN0
wbs_address[3] => Mux7.IN0
wbs_address[3] => Mux8.IN0
wbs_address[3] => Mux9.IN0
wbs_address[3] => Mux10.IN0
wbs_address[3] => Mux11.IN0
wbs_address[3] => Mux12.IN0
wbs_address[3] => Mux13.IN0
wbs_address[3] => Mux14.IN0
wbs_address[3] => Mux15.IN0
wbs_address[4] => ~NO_FANOUT~
wbs_address[5] => ~NO_FANOUT~
wbs_address[6] => ~NO_FANOUT~
wbs_address[7] => ~NO_FANOUT~
wbs_address[8] => ~NO_FANOUT~
wbs_address[9] => ~NO_FANOUT~
wbs_address[10] => ~NO_FANOUT~
wbs_address[11] => ~NO_FANOUT~
wbs_address[12] => ~NO_FANOUT~
wbs_address[13] => ~NO_FANOUT~
wbs_address[14] => ~NO_FANOUT~
wbs_address[15] => ~NO_FANOUT~
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_readdata[0] <= wbs_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[1] <= wbs_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[2] <= wbs_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[3] <= wbs_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[4] <= wbs_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[5] <= wbs_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[6] <= wbs_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[7] <= wbs_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[8] <= wbs_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[9] <= wbs_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[10] <= wbs_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[11] <= wbs_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[12] <= wbs_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[13] <= wbs_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[14] <= wbs_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[15] <= wbs_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_strobe => write_bloc.IN0
wbs_strobe => read_bloc.IN0
wbs_cycle => write_bloc.IN1
wbs_cycle => read_bloc.IN1
wbs_write => write_bloc.IN1
wbs_write => read_bloc.IN1
wbs_ack <= wbs_ack.DB_MAX_OUTPUT_PORT_TYPE
dacCLK0 <= DAC7512N_drv:u_dac7512n_drv.dacCLK
dacCS0 <= DAC7512N_drv:u_dac7512n_drv.dacCS
dacMOSI0[0] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[0]
dacMOSI0[1] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[1]
dacMOSI0[2] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[2]
dacMOSI0[3] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[3]
dacMOSI0[4] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[4]
dacMOSI0[5] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[5]
dacMOSI0[6] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[6]
dacMOSI0[7] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[7]
dacMOSI0[8] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[8]
dacMOSI0[9] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[9]
dacMOSI0[10] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[10]
dacMOSI0[11] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[11]
dacMOSI0[12] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[12]
dacMOSI0[13] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[13]
dacMOSI0[14] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[14]
dacMOSI0[15] <= DAC7512N_drv:u_dac7512n_drv.dacMOSI[15]
dacMISO0 => DAC7512N_drv:u_dac7512n_drv.dacMISO
tp[0] <= <GND>
tp[1] <= s_dac_en.DB_MAX_OUTPUT_PORT_TYPE
tp[2] <= <GND>
tp[3] <= <GND>
tp[4] <= <GND>
tp[5] <= <GND>
tp[6] <= <GND>
tp[7] <= <GND>
tp[8] <= <GND>
tp[9] <= <GND>
tp[10] <= <GND>
tp[11] <= <GND>
tp[12] <= <GND>
tp[13] <= <GND>
tp[14] <= <GND>
tp[15] <= <GND>
tp[16] <= <GND>
tp[17] <= <GND>


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|sampling_clk_gen:u_sampling_freq_gen
clk => tmp.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
reset => tmp.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
div_ratio[0] => Equal0.IN46
div_ratio[0] => Add1.IN64
div_ratio[1] => Add1.IN62
div_ratio[1] => Equal0.IN45
div_ratio[2] => Add1.IN61
div_ratio[2] => Equal0.IN44
div_ratio[3] => Add1.IN60
div_ratio[3] => Equal0.IN43
div_ratio[4] => Add1.IN59
div_ratio[4] => Equal0.IN42
div_ratio[5] => Add1.IN58
div_ratio[5] => Equal0.IN41
div_ratio[6] => Add1.IN57
div_ratio[6] => Equal0.IN40
div_ratio[7] => Add1.IN56
div_ratio[7] => Equal0.IN39
div_ratio[8] => Add1.IN55
div_ratio[8] => Equal0.IN38
div_ratio[9] => Add1.IN54
div_ratio[9] => Equal0.IN37
div_ratio[10] => Add1.IN53
div_ratio[10] => Equal0.IN36
div_ratio[11] => Add1.IN52
div_ratio[11] => Equal0.IN35
div_ratio[12] => Add1.IN51
div_ratio[12] => Equal0.IN34
div_ratio[13] => Add1.IN50
div_ratio[13] => Equal0.IN33
div_ratio[14] => Add1.IN49
div_ratio[14] => Equal0.IN32
div_ratio[15] => Add1.IN48
div_ratio[15] => Equal0.IN31
div_ratio[16] => Add1.IN47
div_ratio[16] => Equal0.IN30
div_ratio[17] => Add1.IN46
div_ratio[17] => Equal0.IN29
div_ratio[18] => Add1.IN45
div_ratio[18] => Equal0.IN28
div_ratio[19] => Add1.IN44
div_ratio[19] => Equal0.IN27
div_ratio[20] => Add1.IN43
div_ratio[20] => Equal0.IN26
div_ratio[21] => Add1.IN42
div_ratio[21] => Equal0.IN25
div_ratio[22] => Add1.IN41
div_ratio[22] => Equal0.IN24
div_ratio[23] => Add1.IN40
div_ratio[23] => Equal0.IN23
div_ratio[24] => Add1.IN39
div_ratio[24] => Equal0.IN22
div_ratio[25] => Add1.IN38
div_ratio[25] => Equal0.IN21
div_ratio[26] => Add1.IN37
div_ratio[26] => Equal0.IN20
div_ratio[27] => Add1.IN36
div_ratio[27] => Equal0.IN19
div_ratio[28] => Add1.IN35
div_ratio[28] => Equal0.IN18
div_ratio[29] => Add1.IN34
div_ratio[29] => Equal0.IN17
div_ratio[30] => Add1.IN33
div_ratio[30] => Equal0.IN16
div_ratio[31] => Add1.IN32
div_ratio[31] => Equal0.IN15
div_ratio[31] => Add1.IN63
div_ratio[31] => Add1.IN65
clock_out <= tmp.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv
CLK => spi_master:u00_dac7512n.clock
CLK => rxData_valid~reg0.CLK
CLK => dacBusy_r[0].CLK
CLK => dacBusy_r[1].CLK
CLK => spi_master:u01_dac7512n.clock
CLK => spi_master:u02_dac7512n.clock
CLK => spi_master:u03_dac7512n.clock
CLK => spi_master:u04_dac7512n.clock
CLK => spi_master:u05_dac7512n.clock
CLK => spi_master:u06_dac7512n.clock
CLK => spi_master:u07_dac7512n.clock
CLK => spi_master:u08_dac7512n.clock
CLK => spi_master:u09_dac7512n.clock
CLK => spi_master:u10_dac7512n.clock
CLK => spi_master:u11_dac7512n.clock
CLK => spi_master:u12_dac7512n.clock
CLK => spi_master:u13_dac7512n.clock
CLK => spi_master:u14_dac7512n.clock
reset => spi_master:u00_dac7512n.reset_n
reset => spi_master:u01_dac7512n.reset_n
reset => spi_master:u02_dac7512n.reset_n
reset => spi_master:u03_dac7512n.reset_n
reset => spi_master:u04_dac7512n.reset_n
reset => spi_master:u05_dac7512n.reset_n
reset => spi_master:u06_dac7512n.reset_n
reset => spi_master:u07_dac7512n.reset_n
reset => spi_master:u08_dac7512n.reset_n
reset => spi_master:u09_dac7512n.reset_n
reset => spi_master:u10_dac7512n.reset_n
reset => spi_master:u11_dac7512n.reset_n
reset => spi_master:u12_dac7512n.reset_n
reset => spi_master:u13_dac7512n.reset_n
reset => spi_master:u14_dac7512n.reset_n
reset => rxData_valid~reg0.ACLR
reset => dacBusy_r[0].ACLR
reset => dacBusy_r[1].ACLR
txData00[0] => spi_master:u00_dac7512n.tx_data[0]
txData00[1] => spi_master:u00_dac7512n.tx_data[1]
txData00[2] => spi_master:u00_dac7512n.tx_data[2]
txData00[3] => spi_master:u00_dac7512n.tx_data[3]
txData00[4] => spi_master:u00_dac7512n.tx_data[4]
txData00[5] => spi_master:u00_dac7512n.tx_data[5]
txData00[6] => spi_master:u00_dac7512n.tx_data[6]
txData00[7] => spi_master:u00_dac7512n.tx_data[7]
txData00[8] => spi_master:u00_dac7512n.tx_data[8]
txData00[9] => spi_master:u00_dac7512n.tx_data[9]
txData00[10] => spi_master:u00_dac7512n.tx_data[10]
txData00[11] => spi_master:u00_dac7512n.tx_data[11]
txData01[0] => spi_master:u01_dac7512n.tx_data[0]
txData01[1] => spi_master:u01_dac7512n.tx_data[1]
txData01[2] => spi_master:u01_dac7512n.tx_data[2]
txData01[3] => spi_master:u01_dac7512n.tx_data[3]
txData01[4] => spi_master:u01_dac7512n.tx_data[4]
txData01[5] => spi_master:u01_dac7512n.tx_data[5]
txData01[6] => spi_master:u01_dac7512n.tx_data[6]
txData01[7] => spi_master:u01_dac7512n.tx_data[7]
txData01[8] => spi_master:u01_dac7512n.tx_data[8]
txData01[9] => spi_master:u01_dac7512n.tx_data[9]
txData01[10] => spi_master:u01_dac7512n.tx_data[10]
txData01[11] => spi_master:u01_dac7512n.tx_data[11]
txData02[0] => spi_master:u02_dac7512n.tx_data[0]
txData02[1] => spi_master:u02_dac7512n.tx_data[1]
txData02[2] => spi_master:u02_dac7512n.tx_data[2]
txData02[3] => spi_master:u02_dac7512n.tx_data[3]
txData02[4] => spi_master:u02_dac7512n.tx_data[4]
txData02[5] => spi_master:u02_dac7512n.tx_data[5]
txData02[6] => spi_master:u02_dac7512n.tx_data[6]
txData02[7] => spi_master:u02_dac7512n.tx_data[7]
txData02[8] => spi_master:u02_dac7512n.tx_data[8]
txData02[9] => spi_master:u02_dac7512n.tx_data[9]
txData02[10] => spi_master:u02_dac7512n.tx_data[10]
txData02[11] => spi_master:u02_dac7512n.tx_data[11]
txData03[0] => spi_master:u03_dac7512n.tx_data[0]
txData03[1] => spi_master:u03_dac7512n.tx_data[1]
txData03[2] => spi_master:u03_dac7512n.tx_data[2]
txData03[3] => spi_master:u03_dac7512n.tx_data[3]
txData03[4] => spi_master:u03_dac7512n.tx_data[4]
txData03[5] => spi_master:u03_dac7512n.tx_data[5]
txData03[6] => spi_master:u03_dac7512n.tx_data[6]
txData03[7] => spi_master:u03_dac7512n.tx_data[7]
txData03[8] => spi_master:u03_dac7512n.tx_data[8]
txData03[9] => spi_master:u03_dac7512n.tx_data[9]
txData03[10] => spi_master:u03_dac7512n.tx_data[10]
txData03[11] => spi_master:u03_dac7512n.tx_data[11]
txData04[0] => spi_master:u04_dac7512n.tx_data[0]
txData04[1] => spi_master:u04_dac7512n.tx_data[1]
txData04[2] => spi_master:u04_dac7512n.tx_data[2]
txData04[3] => spi_master:u04_dac7512n.tx_data[3]
txData04[4] => spi_master:u04_dac7512n.tx_data[4]
txData04[5] => spi_master:u04_dac7512n.tx_data[5]
txData04[6] => spi_master:u04_dac7512n.tx_data[6]
txData04[7] => spi_master:u04_dac7512n.tx_data[7]
txData04[8] => spi_master:u04_dac7512n.tx_data[8]
txData04[9] => spi_master:u04_dac7512n.tx_data[9]
txData04[10] => spi_master:u04_dac7512n.tx_data[10]
txData04[11] => spi_master:u04_dac7512n.tx_data[11]
txData05[0] => spi_master:u05_dac7512n.tx_data[0]
txData05[1] => spi_master:u05_dac7512n.tx_data[1]
txData05[2] => spi_master:u05_dac7512n.tx_data[2]
txData05[3] => spi_master:u05_dac7512n.tx_data[3]
txData05[4] => spi_master:u05_dac7512n.tx_data[4]
txData05[5] => spi_master:u05_dac7512n.tx_data[5]
txData05[6] => spi_master:u05_dac7512n.tx_data[6]
txData05[7] => spi_master:u05_dac7512n.tx_data[7]
txData05[8] => spi_master:u05_dac7512n.tx_data[8]
txData05[9] => spi_master:u05_dac7512n.tx_data[9]
txData05[10] => spi_master:u05_dac7512n.tx_data[10]
txData05[11] => spi_master:u05_dac7512n.tx_data[11]
txData06[0] => spi_master:u06_dac7512n.tx_data[0]
txData06[1] => spi_master:u06_dac7512n.tx_data[1]
txData06[2] => spi_master:u06_dac7512n.tx_data[2]
txData06[3] => spi_master:u06_dac7512n.tx_data[3]
txData06[4] => spi_master:u06_dac7512n.tx_data[4]
txData06[5] => spi_master:u06_dac7512n.tx_data[5]
txData06[6] => spi_master:u06_dac7512n.tx_data[6]
txData06[7] => spi_master:u06_dac7512n.tx_data[7]
txData06[8] => spi_master:u06_dac7512n.tx_data[8]
txData06[9] => spi_master:u06_dac7512n.tx_data[9]
txData06[10] => spi_master:u06_dac7512n.tx_data[10]
txData06[11] => spi_master:u06_dac7512n.tx_data[11]
txData07[0] => spi_master:u07_dac7512n.tx_data[0]
txData07[1] => spi_master:u07_dac7512n.tx_data[1]
txData07[2] => spi_master:u07_dac7512n.tx_data[2]
txData07[3] => spi_master:u07_dac7512n.tx_data[3]
txData07[4] => spi_master:u07_dac7512n.tx_data[4]
txData07[5] => spi_master:u07_dac7512n.tx_data[5]
txData07[6] => spi_master:u07_dac7512n.tx_data[6]
txData07[7] => spi_master:u07_dac7512n.tx_data[7]
txData07[8] => spi_master:u07_dac7512n.tx_data[8]
txData07[9] => spi_master:u07_dac7512n.tx_data[9]
txData07[10] => spi_master:u07_dac7512n.tx_data[10]
txData07[11] => spi_master:u07_dac7512n.tx_data[11]
txData08[0] => spi_master:u08_dac7512n.tx_data[0]
txData08[1] => spi_master:u08_dac7512n.tx_data[1]
txData08[2] => spi_master:u08_dac7512n.tx_data[2]
txData08[3] => spi_master:u08_dac7512n.tx_data[3]
txData08[4] => spi_master:u08_dac7512n.tx_data[4]
txData08[5] => spi_master:u08_dac7512n.tx_data[5]
txData08[6] => spi_master:u08_dac7512n.tx_data[6]
txData08[7] => spi_master:u08_dac7512n.tx_data[7]
txData08[8] => spi_master:u08_dac7512n.tx_data[8]
txData08[9] => spi_master:u08_dac7512n.tx_data[9]
txData08[10] => spi_master:u08_dac7512n.tx_data[10]
txData08[11] => spi_master:u08_dac7512n.tx_data[11]
txData09[0] => spi_master:u09_dac7512n.tx_data[0]
txData09[1] => spi_master:u09_dac7512n.tx_data[1]
txData09[2] => spi_master:u09_dac7512n.tx_data[2]
txData09[3] => spi_master:u09_dac7512n.tx_data[3]
txData09[4] => spi_master:u09_dac7512n.tx_data[4]
txData09[5] => spi_master:u09_dac7512n.tx_data[5]
txData09[6] => spi_master:u09_dac7512n.tx_data[6]
txData09[7] => spi_master:u09_dac7512n.tx_data[7]
txData09[8] => spi_master:u09_dac7512n.tx_data[8]
txData09[9] => spi_master:u09_dac7512n.tx_data[9]
txData09[10] => spi_master:u09_dac7512n.tx_data[10]
txData09[11] => spi_master:u09_dac7512n.tx_data[11]
txData10[0] => spi_master:u10_dac7512n.tx_data[0]
txData10[1] => spi_master:u10_dac7512n.tx_data[1]
txData10[2] => spi_master:u10_dac7512n.tx_data[2]
txData10[3] => spi_master:u10_dac7512n.tx_data[3]
txData10[4] => spi_master:u10_dac7512n.tx_data[4]
txData10[5] => spi_master:u10_dac7512n.tx_data[5]
txData10[6] => spi_master:u10_dac7512n.tx_data[6]
txData10[7] => spi_master:u10_dac7512n.tx_data[7]
txData10[8] => spi_master:u10_dac7512n.tx_data[8]
txData10[9] => spi_master:u10_dac7512n.tx_data[9]
txData10[10] => spi_master:u10_dac7512n.tx_data[10]
txData10[11] => spi_master:u10_dac7512n.tx_data[11]
txData11[0] => spi_master:u11_dac7512n.tx_data[0]
txData11[1] => spi_master:u11_dac7512n.tx_data[1]
txData11[2] => spi_master:u11_dac7512n.tx_data[2]
txData11[3] => spi_master:u11_dac7512n.tx_data[3]
txData11[4] => spi_master:u11_dac7512n.tx_data[4]
txData11[5] => spi_master:u11_dac7512n.tx_data[5]
txData11[6] => spi_master:u11_dac7512n.tx_data[6]
txData11[7] => spi_master:u11_dac7512n.tx_data[7]
txData11[8] => spi_master:u11_dac7512n.tx_data[8]
txData11[9] => spi_master:u11_dac7512n.tx_data[9]
txData11[10] => spi_master:u11_dac7512n.tx_data[10]
txData11[11] => spi_master:u11_dac7512n.tx_data[11]
txData12[0] => spi_master:u12_dac7512n.tx_data[0]
txData12[1] => spi_master:u12_dac7512n.tx_data[1]
txData12[2] => spi_master:u12_dac7512n.tx_data[2]
txData12[3] => spi_master:u12_dac7512n.tx_data[3]
txData12[4] => spi_master:u12_dac7512n.tx_data[4]
txData12[5] => spi_master:u12_dac7512n.tx_data[5]
txData12[6] => spi_master:u12_dac7512n.tx_data[6]
txData12[7] => spi_master:u12_dac7512n.tx_data[7]
txData12[8] => spi_master:u12_dac7512n.tx_data[8]
txData12[9] => spi_master:u12_dac7512n.tx_data[9]
txData12[10] => spi_master:u12_dac7512n.tx_data[10]
txData12[11] => spi_master:u12_dac7512n.tx_data[11]
txData13[0] => spi_master:u13_dac7512n.tx_data[0]
txData13[1] => spi_master:u13_dac7512n.tx_data[1]
txData13[2] => spi_master:u13_dac7512n.tx_data[2]
txData13[3] => spi_master:u13_dac7512n.tx_data[3]
txData13[4] => spi_master:u13_dac7512n.tx_data[4]
txData13[5] => spi_master:u13_dac7512n.tx_data[5]
txData13[6] => spi_master:u13_dac7512n.tx_data[6]
txData13[7] => spi_master:u13_dac7512n.tx_data[7]
txData13[8] => spi_master:u13_dac7512n.tx_data[8]
txData13[9] => spi_master:u13_dac7512n.tx_data[9]
txData13[10] => spi_master:u13_dac7512n.tx_data[10]
txData13[11] => spi_master:u13_dac7512n.tx_data[11]
txData14[0] => spi_master:u14_dac7512n.tx_data[0]
txData14[1] => spi_master:u14_dac7512n.tx_data[1]
txData14[2] => spi_master:u14_dac7512n.tx_data[2]
txData14[3] => spi_master:u14_dac7512n.tx_data[3]
txData14[4] => spi_master:u14_dac7512n.tx_data[4]
txData14[5] => spi_master:u14_dac7512n.tx_data[5]
txData14[6] => spi_master:u14_dac7512n.tx_data[6]
txData14[7] => spi_master:u14_dac7512n.tx_data[7]
txData14[8] => spi_master:u14_dac7512n.tx_data[8]
txData14[9] => spi_master:u14_dac7512n.tx_data[9]
txData14[10] => spi_master:u14_dac7512n.tx_data[10]
txData14[11] => spi_master:u14_dac7512n.tx_data[11]
txData15[0] => ~NO_FANOUT~
txData15[1] => ~NO_FANOUT~
txData15[2] => ~NO_FANOUT~
txData15[3] => ~NO_FANOUT~
txData15[4] => ~NO_FANOUT~
txData15[5] => ~NO_FANOUT~
txData15[6] => ~NO_FANOUT~
txData15[7] => ~NO_FANOUT~
txData15[8] => ~NO_FANOUT~
txData15[9] => ~NO_FANOUT~
txData15[10] => ~NO_FANOUT~
txData15[11] => ~NO_FANOUT~
txData_valid => spi_master:u00_dac7512n.enable
txData_valid => spi_master:u01_dac7512n.enable
txData_valid => spi_master:u02_dac7512n.enable
txData_valid => spi_master:u03_dac7512n.enable
txData_valid => spi_master:u04_dac7512n.enable
txData_valid => spi_master:u05_dac7512n.enable
txData_valid => spi_master:u06_dac7512n.enable
txData_valid => spi_master:u07_dac7512n.enable
txData_valid => spi_master:u08_dac7512n.enable
txData_valid => spi_master:u09_dac7512n.enable
txData_valid => spi_master:u10_dac7512n.enable
txData_valid => spi_master:u11_dac7512n.enable
txData_valid => spi_master:u12_dac7512n.enable
txData_valid => spi_master:u13_dac7512n.enable
txData_valid => spi_master:u14_dac7512n.enable
rxData[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
rxData[1] <= rxData[1].DB_MAX_OUTPUT_PORT_TYPE
rxData[2] <= rxData[2].DB_MAX_OUTPUT_PORT_TYPE
rxData[3] <= rxData[3].DB_MAX_OUTPUT_PORT_TYPE
rxData[4] <= rxData[4].DB_MAX_OUTPUT_PORT_TYPE
rxData[5] <= rxData[5].DB_MAX_OUTPUT_PORT_TYPE
rxData[6] <= rxData[6].DB_MAX_OUTPUT_PORT_TYPE
rxData[7] <= rxData[7].DB_MAX_OUTPUT_PORT_TYPE
rxData[8] <= rxData[8].DB_MAX_OUTPUT_PORT_TYPE
rxData[9] <= rxData[9].DB_MAX_OUTPUT_PORT_TYPE
rxData[10] <= rxData[10].DB_MAX_OUTPUT_PORT_TYPE
rxData[11] <= rxData[11].DB_MAX_OUTPUT_PORT_TYPE
rxData[12] <= rxData[12].DB_MAX_OUTPUT_PORT_TYPE
rxData[13] <= rxData[13].DB_MAX_OUTPUT_PORT_TYPE
rxData[14] <= rxData[14].DB_MAX_OUTPUT_PORT_TYPE
rxData[15] <= rxData[15].DB_MAX_OUTPUT_PORT_TYPE
rxData[16] <= rxData[16].DB_MAX_OUTPUT_PORT_TYPE
rxData[17] <= rxData[17].DB_MAX_OUTPUT_PORT_TYPE
rxData[18] <= rxData[18].DB_MAX_OUTPUT_PORT_TYPE
rxData_valid <= rxData_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
dacCLK <= spi_master:u00_dac7512n.SPI_clk
dacCS <= spi_master:u00_dac7512n.SPI_nss[0]
dacMOSI[0] <= spi_master:u00_dac7512n.SPI_mosi
dacMOSI[1] <= spi_master:u01_dac7512n.SPI_mosi
dacMOSI[2] <= spi_master:u02_dac7512n.SPI_mosi
dacMOSI[3] <= spi_master:u03_dac7512n.SPI_mosi
dacMOSI[4] <= spi_master:u04_dac7512n.SPI_mosi
dacMOSI[5] <= spi_master:u05_dac7512n.SPI_mosi
dacMOSI[6] <= spi_master:u06_dac7512n.SPI_mosi
dacMOSI[7] <= spi_master:u07_dac7512n.SPI_mosi
dacMOSI[8] <= spi_master:u08_dac7512n.SPI_mosi
dacMOSI[9] <= spi_master:u09_dac7512n.SPI_mosi
dacMOSI[10] <= spi_master:u10_dac7512n.SPI_mosi
dacMOSI[11] <= spi_master:u11_dac7512n.SPI_mosi
dacMOSI[12] <= spi_master:u12_dac7512n.SPI_mosi
dacMOSI[13] <= spi_master:u13_dac7512n.SPI_mosi
dacMOSI[14] <= spi_master:u14_dac7512n.SPI_mosi
dacMOSI[15] <= <GND>
dacMISO => spi_master:u00_dac7512n.SPI_miso


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u00_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u01_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u02_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u03_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u04_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u05_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u06_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u07_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u08_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u09_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u10_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u11_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u12_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u13_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_dac_top:u_multi_dac_top|DAC7512N_drv:u_dac7512n_drv|spi_master:u14_dac7512n
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv
rst_n => mcp3208_32ch_drv_top:ua_mcp3208_adc.reset
rst_n => ADC128S022_top:u_acd128S022.reset
rst_n => samp_cnt4_dly[0].ACLR
rst_n => samp_cnt4_dly[1].ACLR
rst_n => samp_cnt4_dly[2].ACLR
rst_n => samp_cnt4_dly[3].ACLR
rst_n => samp_cnt4_dly[4].ACLR
rst_n => samp_cnt4_dly[5].ACLR
rst_n => samp_cnt4_dly[6].ACLR
rst_n => samp_cnt4_dly[7].ACLR
rst_n => samp_cnt4_dly[8].ACLR
rst_n => samp_cnt4_dly[9].ACLR
rst_n => samp_cnt4_dly[10].ACLR
rst_n => samp_cnt4_dly[11].ACLR
rst_n => samp_cnt4_dly[12].ACLR
rst_n => samp_cnt4_dly[13].ACLR
rst_n => samp_cnt4_dly[14].ACLR
rst_n => samp_cnt4_dly[15].ACLR
rst_n => samp_cnt4_dly[16].ACLR
rst_n => samp_cnt4_dly[17].ACLR
rst_n => samp_cnt4_dly[18].ACLR
rst_n => samp_cnt4_dly[19].ACLR
rst_n => samp_cnt4_dly[20].ACLR
rst_n => samp_cnt4_dly[21].ACLR
rst_n => samp_cnt4_dly[22].ACLR
rst_n => samp_cnt4_dly[23].ACLR
rst_n => samp_cnt4_dly[24].ACLR
rst_n => samp_cnt4_dly[25].ACLR
rst_n => samp_cnt4_dly[26].ACLR
rst_n => samp_cnt4_dly[27].ACLR
rst_n => samp_cnt4_dly[28].ACLR
rst_n => samp_cnt4_dly[29].ACLR
rst_n => samp_cnt4_dly[30].ACLR
rst_n => samp_cnt4_dly[31].ACLR
rst_n => samp_cnt4_dly[32].ACLR
rst_n => samp_cnt4_dly[33].ACLR
rst_n => samp_cnt4_dly[34].ACLR
rst_n => samp_cnt4_dly[35].ACLR
rst_n => samp_cnt4_dly[36].ACLR
rst_n => samp_cnt4_dly[37].ACLR
rst_n => samp_cnt4_dly[38].ACLR
rst_n => samp_cnt4_dly[39].ACLR
rst_n => samp_cnt4_dly[40].ACLR
rst_n => samp_cnt4_dly[41].ACLR
rst_n => samp_cnt4_dly[42].ACLR
rst_n => samp_cnt4_dly[43].ACLR
rst_n => samp_cnt4_dly[44].ACLR
rst_n => samp_cnt4_dly[45].ACLR
rst_n => samp_cnt4_dly[46].ACLR
rst_n => samp_cnt4_dly[47].ACLR
rst_n => samp_cnt4_dly[48].ACLR
rst_n => samp_cnt4_dly[49].ACLR
rst_n => samp_cnt4_dly[50].ACLR
rst_n => samp_cnt4_dly[51].ACLR
rst_n => samp_cnt4_dly[52].ACLR
rst_n => samp_cnt4_dly[53].ACLR
rst_n => samp_cnt4_dly[54].ACLR
rst_n => samp_cnt4_dly[55].ACLR
rst_n => samp_cnt4_dly[56].ACLR
rst_n => samp_cnt4_dly[57].ACLR
rst_n => samp_cnt4_dly[58].ACLR
rst_n => samp_cnt4_dly[59].ACLR
rst_n => samp_cnt4_dly[60].ACLR
rst_n => samp_cnt4_dly[61].ACLR
rst_n => samp_cnt4_dly[62].ACLR
rst_n => samp_cnt4_dly[63].ACLR
rst_n => samp_cnt4_dly[64].ACLR
rst_n => samp_cnt4_dly[65].ACLR
rst_n => samp_cnt4_dly[66].ACLR
rst_n => samp_cnt4_dly[67].ACLR
rst_n => samp_cnt4_dly[68].ACLR
rst_n => samp_cnt4_dly[69].ACLR
rst_n => samp_cnt4_dly[70].ACLR
rst_n => samp_cnt4_dly[71].ACLR
rst_n => samp_cnt4_dly[72].ACLR
rst_n => samp_cnt4_dly[73].ACLR
rst_n => samp_cnt4_dly[74].ACLR
rst_n => samp_cnt4_dly[75].ACLR
rst_n => samp_cnt4_dly[76].ACLR
rst_n => samp_cnt4_dly[77].ACLR
rst_n => samp_cnt4_dly[78].ACLR
rst_n => samp_cnt4_dly[79].ACLR
rst_n => samp_cnt4_dly[80].ACLR
rst_n => samp_cnt4_dly[81].ACLR
rst_n => samp_cnt4_dly[82].ACLR
rst_n => samp_cnt4_dly[83].ACLR
rst_n => samp_cnt4_dly[84].ACLR
rst_n => samp_cnt4_dly[85].ACLR
rst_n => samp_cnt4_dly[86].ACLR
rst_n => samp_cnt4_dly[87].ACLR
rst_n => samp_cnt4_dly[88].ACLR
rst_n => samp_cnt4_dly[89].ACLR
rst_n => samp_cnt4_dly[90].ACLR
rst_n => samp_cnt4_dly[91].ACLR
rst_n => samp_cnt4_dly[92].ACLR
rst_n => samp_cnt4_dly[93].ACLR
rst_n => samp_cnt4_dly[94].ACLR
rst_n => samp_cnt4_dly[95].ACLR
rst_n => samp_cnt4_dly[96].ACLR
rst_n => samp_cnt4_dly[97].ACLR
rst_n => samp_cnt4_dly[98].ACLR
rst_n => samp_cnt4_dly[99].ACLR
rst_n => samp_cnt4_dly[100].ACLR
rst_n => samp_cnt4_dly[101].ACLR
rst_n => samp_cnt4_dly[102].ACLR
rst_n => samp_cnt4_dly[103].ACLR
rst_n => samp_cnt4_dly[104].ACLR
rst_n => samp_cnt4_dly[105].ACLR
rst_n => samp_cnt4_dly[106].ACLR
rst_n => samp_cnt4_dly[107].ACLR
rst_n => samp_cnt4_dly[108].ACLR
rst_n => samp_cnt4_dly[109].ACLR
rst_n => samp_cnt4_dly[110].ACLR
rst_n => samp_cnt4_dly[111].ACLR
rst_n => samp_cnt4_dly[112].ACLR
rst_n => samp_cnt4_dly[113].ACLR
rst_n => samp_cnt4_dly[114].ACLR
rst_n => samp_cnt4_dly[115].ACLR
rst_n => samp_cnt4_dly[116].ACLR
rst_n => samp_cnt4_dly[117].ACLR
rst_n => samp_cnt4_dly[118].ACLR
rst_n => samp_cnt4_dly[119].ACLR
rst_n => samp_cnt4_dly[120].ACLR
rst_n => samp_cnt4_dly[121].ACLR
rst_n => samp_cnt4_dly[122].ACLR
rst_n => samp_cnt4_dly[123].ACLR
rst_n => samp_cnt4_dly[124].ACLR
rst_n => samp_cnt4_dly[125].ACLR
rst_n => samp_cnt4_dly[126].ACLR
rst_n => samp_cnt4_dly[127].ACLR
rst_n => samp_cnt4_dly[128].ACLR
rst_n => samp_cnt4_dly[129].ACLR
rst_n => samp_cnt4_dly[130].ACLR
rst_n => samp_cnt4_dly[131].ACLR
rst_n => samp_cnt4_dly[132].ACLR
rst_n => samp_cnt4_dly[133].ACLR
rst_n => samp_cnt4_dly[134].ACLR
rst_n => samp_cnt4_dly[135].ACLR
rst_n => samp_cnt4_dly[136].ACLR
rst_n => samp_cnt4_dly[137].ACLR
rst_n => samp_cnt4_dly[138].ACLR
rst_n => samp_cnt4_dly[139].ACLR
rst_n => samp_cnt4_dly[140].ACLR
rst_n => samp_cnt4_dly[141].ACLR
rst_n => samp_cnt4_dly[142].ACLR
rst_n => samp_cnt4_dly[143].ACLR
rst_n => samp_cnt4_dly[144].ACLR
rst_n => samp_cnt4_dly[145].ACLR
rst_n => samp_cnt4_dly[146].ACLR
rst_n => samp_cnt4_dly[147].ACLR
rst_n => samp_cnt4_dly[148].ACLR
rst_n => samp_cnt4_dly[149].ACLR
rst_n => samp_cnt4_dly[150].ACLR
rst_n => samp_cnt4_dly[151].ACLR
rst_n => samp_cnt4_dly[152].ACLR
rst_n => samp_cnt4_dly[153].ACLR
rst_n => samp_cnt4_dly[154].ACLR
rst_n => samp_cnt4_dly[155].ACLR
rst_n => samp_cnt4_dly[156].ACLR
rst_n => samp_cnt4_dly[157].ACLR
rst_n => samp_cnt4_dly[158].ACLR
rst_n => samp_cnt4_dly[159].ACLR
rst_n => samp_cnt4_dly[160].ACLR
rst_n => samp_cnt4_dly[161].ACLR
rst_n => samp_cnt4_dly[162].ACLR
rst_n => samp_cnt4_dly[163].ACLR
rst_n => samp_cnt4_dly[164].ACLR
rst_n => samp_cnt4_dly[165].ACLR
rst_n => samp_cnt4_dly[166].ACLR
rst_n => samp_cnt4_dly[167].ACLR
rst_n => samp_cnt4_dly[168].ACLR
rst_n => samp_cnt4_dly[169].ACLR
rst_n => samp_cnt4_dly[170].ACLR
rst_n => samp_cnt4_dly[171].ACLR
rst_n => samp_cnt4_dly[172].ACLR
rst_n => samp_cnt4_dly[173].ACLR
rst_n => samp_cnt4_dly[174].ACLR
rst_n => samp_cnt4_dly[175].ACLR
rst_n => samp_cnt4_dly[176].ACLR
rst_n => samp_cnt4_dly[177].ACLR
rst_n => samp_cnt4_dly[178].ACLR
rst_n => samp_cnt4_dly[179].ACLR
rst_n => samp_cnt4_dly[180].ACLR
rst_n => samp_cnt4_dly[181].ACLR
rst_n => samp_cnt4_dly[182].ACLR
rst_n => samp_cnt4_dly[183].ACLR
rst_n => samp_cnt4_dly[184].ACLR
rst_n => samp_cnt4_dly[185].ACLR
rst_n => samp_cnt4_dly[186].ACLR
rst_n => samp_cnt4_dly[187].ACLR
rst_n => samp_cnt4_dly[188].ACLR
rst_n => samp_cnt4_dly[189].ACLR
rst_n => samp_cnt4_dly[190].ACLR
rst_n => samp_cnt4_dly[191].ACLR
rst_n => samp_cnt4_dly[192].ACLR
rst_n => samp_cnt4_dly[193].ACLR
rst_n => samp_cnt4_dly[194].ACLR
rst_n => samp_cnt4_dly[195].ACLR
rst_n => samp_cnt4_dly[196].ACLR
rst_n => samp_cnt4_dly[197].ACLR
rst_n => samp_cnt4_dly[198].ACLR
rst_n => samp_cnt4_dly[199].ACLR
rst_n => samp_cnt4_dly[200].ACLR
rst_n => samp_cnt4_dly[201].ACLR
rst_n => samp_cnt4_dly[202].ACLR
rst_n => samp_cnt4_dly[203].ACLR
rst_n => samp_cnt4_dly[204].ACLR
rst_n => samp_cnt4_dly[205].ACLR
rst_n => samp_cnt4_dly[206].ACLR
rst_n => samp_cnt4_dly[207].ACLR
rst_n => samp_cnt4_dly[208].ACLR
rst_n => samp_cnt4_dly[209].ACLR
rst_n => samp_cnt4_dly[210].ACLR
rst_n => samp_cnt4_dly[211].ACLR
rst_n => samp_cnt4_dly[212].ACLR
rst_n => samp_cnt4_dly[213].ACLR
rst_n => samp_cnt4_dly[214].ACLR
rst_n => samp_cnt4_dly[215].ACLR
rst_n => samp_cnt4_dly[216].ACLR
rst_n => samp_cnt4_dly[217].ACLR
rst_n => samp_cnt4_dly[218].ACLR
rst_n => samp_cnt4_dly[219].ACLR
rst_n => samp_cnt4_dly[220].ACLR
rst_n => samp_cnt4_dly[221].ACLR
rst_n => samp_cnt4_dly[222].ACLR
rst_n => samp_cnt4_dly[223].ACLR
rst_n => samp_cnt4_dly[224].ACLR
rst_n => samp_cnt4_dly[225].ACLR
rst_n => samp_cnt4_dly[226].ACLR
rst_n => samp_cnt4_dly[227].ACLR
rst_n => samp_cnt4_dly[228].ACLR
rst_n => samp_cnt4_dly[229].ACLR
rst_n => samp_cnt4_dly[230].ACLR
rst_n => samp_cnt4_dly[231].ACLR
rst_n => samp_cnt4_dly[232].ACLR
rst_n => samp_cnt4_dly[233].ACLR
rst_n => samp_cnt4_dly[234].ACLR
rst_n => samp_cnt4_dly[235].ACLR
rst_n => samp_cnt4_dly[236].ACLR
rst_n => samp_cnt4_dly[237].ACLR
rst_n => samp_cnt4_dly[238].ACLR
rst_n => samp_cnt4_dly[239].ACLR
rst_n => samp_cnt4_dly[240].ACLR
rst_n => samp_cnt4_dly[241].ACLR
rst_n => samp_cnt4_dly[242].ACLR
rst_n => samp_cnt4_dly[243].ACLR
rst_n => samp_cnt4_dly[244].ACLR
rst_n => samp_cnt4_dly[245].ACLR
rst_n => samp_cnt4_dly[246].ACLR
rst_n => samp_cnt4_dly[247].ACLR
rst_n => samp_cnt4_dly[248].ACLR
rst_n => samp_cnt4_dly[249].ACLR
rst_n => samp_cnt4_dly[250].ACLR
rst_n => samp_cnt4_dly[251].ACLR
rst_n => samp_cnt4_dly[252].ACLR
rst_n => samp_cnt4_dly[253].ACLR
rst_n => samp_cnt4_dly[254].ACLR
rst_n => samp_cnt4_dly[255].ACLR
rst_n => samp_cnt4_dly[256].ACLR
rst_n => samp_cnt4_dly[257].ACLR
rst_n => samp_cnt4_dly[258].ACLR
rst_n => samp_cnt4_dly[259].ACLR
rst_n => samp_cnt4_dly[260].ACLR
rst_n => samp_cnt4_dly[261].ACLR
rst_n => samp_cnt4_dly[262].ACLR
rst_n => samp_cnt4_dly[263].ACLR
rst_n => samp_cnt4_dly[264].ACLR
rst_n => samp_cnt4_dly[265].ACLR
rst_n => samp_cnt4_dly[266].ACLR
rst_n => samp_cnt4_dly[267].ACLR
rst_n => samp_cnt4_dly[268].ACLR
rst_n => samp_cnt4_dly[269].ACLR
rst_n => samp_cnt4_dly[270].ACLR
rst_n => samp_cnt4_dly[271].ACLR
rst_n => samp_cnt4_dly[272].ACLR
rst_n => samp_cnt4_dly[273].ACLR
rst_n => samp_cnt4_dly[274].ACLR
rst_n => samp_cnt4_dly[275].ACLR
rst_n => samp_cnt4_dly[276].ACLR
rst_n => samp_cnt4_dly[277].ACLR
rst_n => samp_cnt4_dly[278].ACLR
rst_n => samp_cnt4_dly[279].ACLR
rst_n => samp_cnt4_dly[280].ACLR
rst_n => samp_cnt4_dly[281].ACLR
rst_n => samp_cnt4_dly[282].ACLR
rst_n => samp_cnt4_dly[283].ACLR
rst_n => samp_cnt4_dly[284].ACLR
rst_n => samp_cnt4_dly[285].ACLR
rst_n => samp_cnt4_dly[286].ACLR
rst_n => samp_cnt4_dly[287].ACLR
rst_n => samp_cnt4_dly[288].ACLR
rst_n => samp_cnt4_dly[289].ACLR
rst_n => samp_cnt4_dly[290].ACLR
rst_n => samp_cnt4_dly[291].ACLR
rst_n => samp_cnt4_dly[292].ACLR
rst_n => samp_cnt4_dly[293].ACLR
rst_n => samp_cnt4_dly[294].ACLR
rst_n => samp_cnt4_dly[295].ACLR
rst_n => samp_cnt4_dly[296].ACLR
rst_n => samp_cnt4_dly[297].ACLR
rst_n => samp_cnt4_dly[298].ACLR
rst_n => samp_cnt4_dly[299].ACLR
rst_n => samp_cnt4_dly[300].ACLR
rst_n => samp_cnt4_dly[301].ACLR
rst_n => samp_cnt4_dly[302].ACLR
rst_n => samp_cnt4_dly[303].ACLR
rst_n => samp_cnt4_dly[304].ACLR
rst_n => samp_cnt4_dly[305].ACLR
rst_n => samp_cnt4_dly[306].ACLR
rst_n => samp_cnt4_dly[307].ACLR
rst_n => samp_cnt4_dly[308].ACLR
rst_n => samp_cnt4_dly[309].ACLR
rst_n => samp_cnt4_dly[310].ACLR
rst_n => samp_cnt4_dly[311].ACLR
rst_n => samp_cnt4_dly[312].ACLR
rst_n => samp_cnt4_dly[313].ACLR
rst_n => samp_cnt4_dly[314].ACLR
rst_n => samp_cnt4_dly[315].ACLR
rst_n => samp_cnt4_dly[316].ACLR
rst_n => samp_cnt4_dly[317].ACLR
rst_n => samp_cnt4_dly[318].ACLR
rst_n => samp_cnt4_dly[319].ACLR
rst_n => samp_cnt4_dly[320].ACLR
rst_n => samp_cnt4_dly[321].ACLR
rst_n => samp_cnt4_dly[322].ACLR
rst_n => samp_cnt4_dly[323].ACLR
rst_n => samp_cnt4_dly[324].ACLR
rst_n => samp_cnt4_dly[325].ACLR
rst_n => samp_cnt4_dly[326].ACLR
rst_n => samp_cnt4_dly[327].ACLR
rst_n => samp_cnt4_dly[328].ACLR
rst_n => samp_cnt4_dly[329].ACLR
rst_n => samp_cnt4_dly[330].ACLR
rst_n => samp_cnt4_dly[331].ACLR
rst_n => samp_cnt4_dly[332].ACLR
rst_n => samp_cnt4_dly[333].ACLR
rst_n => samp_cnt4_dly[334].ACLR
rst_n => samp_cnt4_dly[335].ACLR
rst_n => samp_cnt4_dly[336].ACLR
rst_n => samp_cnt4_dly[337].ACLR
rst_n => samp_cnt4_dly[338].ACLR
rst_n => samp_cnt4_dly[339].ACLR
rst_n => samp_cnt4_dly[340].ACLR
rst_n => samp_cnt4_dly[341].ACLR
rst_n => samp_cnt4_dly[342].ACLR
rst_n => samp_cnt4_dly[343].ACLR
rst_n => samp_cnt4_dly[344].ACLR
rst_n => samp_cnt4_dly[345].ACLR
rst_n => samp_cnt4_dly[346].ACLR
rst_n => samp_cnt4_dly[347].ACLR
rst_n => samp_cnt4_dly[348].ACLR
rst_n => samp_cnt4_dly[349].ACLR
rst_n => samp_cnt4_dly[350].ACLR
rst_n => samp_cnt4_dly[351].ACLR
rst_n => samp_cnt4_dly[352].ACLR
rst_n => samp_cnt4_dly[353].ACLR
rst_n => samp_cnt4_dly[354].ACLR
rst_n => samp_cnt4_dly[355].ACLR
rst_n => samp_cnt4_dly[356].ACLR
rst_n => samp_cnt4_dly[357].ACLR
rst_n => samp_cnt4_dly[358].ACLR
rst_n => samp_cnt4_dly[359].ACLR
rst_n => samp_cnt4_dly[360].ACLR
rst_n => samp_cnt4_dly[361].ACLR
rst_n => samp_cnt4_dly[362].ACLR
rst_n => samp_cnt4_dly[363].ACLR
rst_n => samp_cnt4_dly[364].ACLR
rst_n => samp_cnt4_dly[365].ACLR
rst_n => samp_cnt4_dly[366].ACLR
rst_n => samp_cnt4_dly[367].ACLR
rst_n => samp_cnt4_dly[368].ACLR
rst_n => samp_cnt4_dly[369].ACLR
rst_n => samp_cnt4_dly[370].ACLR
rst_n => samp_cnt4_dly[371].ACLR
rst_n => samp_cnt4_dly[372].ACLR
rst_n => samp_cnt4_dly[373].ACLR
rst_n => samp_cnt4_dly[374].ACLR
rst_n => samp_cnt4_dly[375].ACLR
rst_n => samp_cnt4_dly[376].ACLR
rst_n => samp_cnt4_dly[377].ACLR
rst_n => samp_cnt4_dly[378].ACLR
rst_n => samp_cnt4_dly[379].ACLR
rst_n => samp_cnt4_dly[380].ACLR
rst_n => samp_cnt4_dly[381].ACLR
rst_n => samp_cnt4_dly[382].ACLR
rst_n => samp_cnt4_dly[383].ACLR
rst_n => samp_cnt4_dly[384].ACLR
rst_n => samp_cnt4_dly[385].ACLR
rst_n => samp_cnt4_dly[386].ACLR
rst_n => samp_cnt4_dly[387].ACLR
rst_n => samp_cnt4_dly[388].ACLR
rst_n => samp_cnt4_dly[389].ACLR
rst_n => samp_cnt4_dly[390].ACLR
rst_n => samp_cnt4_dly[391].ACLR
rst_n => samp_cnt4_dly[392].ACLR
rst_n => samp_cnt4_dly[393].ACLR
rst_n => samp_cnt4_dly[394].ACLR
rst_n => samp_cnt4_dly[395].ACLR
rst_n => samp_cnt4_dly[396].ACLR
rst_n => samp_cnt4_dly[397].ACLR
rst_n => samp_cnt4_dly[398].ACLR
rst_n => samp_cnt4_dly[399].ACLR
rst_n => samp_cnt4_dly[400].ACLR
rst_n => samp_cnt4_dly[401].ACLR
rst_n => samp_cnt4_dly[402].ACLR
rst_n => samp_cnt4_dly[403].ACLR
rst_n => samp_cnt4_dly[404].ACLR
rst_n => samp_cnt4_dly[405].ACLR
rst_n => samp_cnt4_dly[406].ACLR
rst_n => samp_cnt4_dly[407].ACLR
rst_n => samp_cnt4_dly[408].ACLR
rst_n => samp_cnt4_dly[409].ACLR
rst_n => samp_cnt4_dly[410].ACLR
rst_n => samp_cnt4_dly[411].ACLR
rst_n => samp_cnt4_dly[412].ACLR
rst_n => samp_cnt4_dly[413].ACLR
rst_n => samp_cnt4_dly[414].ACLR
rst_n => samp_cnt4_dly[415].ACLR
rst_n => samp_cnt4_dly[416].ACLR
rst_n => samp_cnt4_dly[417].ACLR
rst_n => samp_cnt4_dly[418].ACLR
rst_n => samp_cnt4_dly[419].ACLR
rst_n => samp_cnt4_dly[420].ACLR
rst_n => samp_cnt4_dly[421].ACLR
rst_n => samp_cnt4_dly[422].ACLR
rst_n => samp_cnt4_dly[423].ACLR
rst_n => samp_cnt4_dly[424].ACLR
rst_n => samp_cnt4_dly[425].ACLR
rst_n => samp_cnt4_dly[426].ACLR
rst_n => samp_cnt4_dly[427].ACLR
rst_n => samp_cnt4_dly[428].ACLR
rst_n => samp_cnt4_dly[429].ACLR
rst_n => samp_cnt4_dly[430].ACLR
rst_n => samp_cnt4_dly[431].ACLR
rst_n => samp_cnt4_dly[432].ACLR
rst_n => samp_cnt4_dly[433].ACLR
rst_n => samp_cnt4_dly[434].ACLR
rst_n => samp_cnt4_dly[435].ACLR
rst_n => samp_cnt4_dly[436].ACLR
rst_n => samp_cnt4_dly[437].ACLR
rst_n => samp_cnt4_dly[438].ACLR
rst_n => samp_cnt4_dly[439].ACLR
rst_n => samp_cnt4_dly[440].ACLR
rst_n => samp_cnt4_dly[441].ACLR
rst_n => samp_cnt4_dly[442].ACLR
rst_n => samp_cnt4_dly[443].ACLR
rst_n => samp_cnt4_dly[444].ACLR
rst_n => samp_cnt4_dly[445].ACLR
rst_n => samp_cnt4_dly[446].ACLR
rst_n => samp_cnt4_dly[447].ACLR
rst_n => samp_cnt4_dly[448].ACLR
rst_n => samp_cnt4_dly[449].ACLR
rst_n => samp_cnt4_dly[450].ACLR
rst_n => samp_cnt3_dly[0].ACLR
rst_n => samp_cnt3_dly[1].ACLR
rst_n => samp_cnt3_dly[2].ACLR
rst_n => samp_cnt3_dly[3].ACLR
rst_n => samp_cnt3_dly[4].ACLR
rst_n => samp_cnt3_dly[5].ACLR
rst_n => samp_cnt3_dly[6].ACLR
rst_n => samp_cnt3_dly[7].ACLR
rst_n => samp_cnt3_dly[8].ACLR
rst_n => samp_cnt3_dly[9].ACLR
rst_n => samp_cnt3_dly[10].ACLR
rst_n => samp_cnt3_dly[11].ACLR
rst_n => samp_cnt3_dly[12].ACLR
rst_n => samp_cnt3_dly[13].ACLR
rst_n => samp_cnt3_dly[14].ACLR
rst_n => samp_cnt3_dly[15].ACLR
rst_n => samp_cnt3_dly[16].ACLR
rst_n => samp_cnt3_dly[17].ACLR
rst_n => samp_cnt3_dly[18].ACLR
rst_n => samp_cnt3_dly[19].ACLR
rst_n => samp_cnt3_dly[20].ACLR
rst_n => samp_cnt3_dly[21].ACLR
rst_n => samp_cnt3_dly[22].ACLR
rst_n => samp_cnt3_dly[23].ACLR
rst_n => samp_cnt3_dly[24].ACLR
rst_n => samp_cnt3_dly[25].ACLR
rst_n => samp_cnt3_dly[26].ACLR
rst_n => samp_cnt3_dly[27].ACLR
rst_n => samp_cnt3_dly[28].ACLR
rst_n => samp_cnt3_dly[29].ACLR
rst_n => samp_cnt3_dly[30].ACLR
rst_n => samp_cnt3_dly[31].ACLR
rst_n => samp_cnt3_dly[32].ACLR
rst_n => samp_cnt3_dly[33].ACLR
rst_n => samp_cnt3_dly[34].ACLR
rst_n => samp_cnt3_dly[35].ACLR
rst_n => samp_cnt3_dly[36].ACLR
rst_n => samp_cnt3_dly[37].ACLR
rst_n => samp_cnt3_dly[38].ACLR
rst_n => samp_cnt3_dly[39].ACLR
rst_n => samp_cnt3_dly[40].ACLR
rst_n => samp_cnt3_dly[41].ACLR
rst_n => samp_cnt3_dly[42].ACLR
rst_n => samp_cnt3_dly[43].ACLR
rst_n => samp_cnt3_dly[44].ACLR
rst_n => samp_cnt3_dly[45].ACLR
rst_n => samp_cnt3_dly[46].ACLR
rst_n => samp_cnt3_dly[47].ACLR
rst_n => samp_cnt3_dly[48].ACLR
rst_n => samp_cnt3_dly[49].ACLR
rst_n => samp_cnt3_dly[50].ACLR
rst_n => samp_cnt3_dly[51].ACLR
rst_n => samp_cnt3_dly[52].ACLR
rst_n => samp_cnt3_dly[53].ACLR
rst_n => samp_cnt3_dly[54].ACLR
rst_n => samp_cnt3_dly[55].ACLR
rst_n => samp_cnt3_dly[56].ACLR
rst_n => samp_cnt3_dly[57].ACLR
rst_n => samp_cnt3_dly[58].ACLR
rst_n => samp_cnt3_dly[59].ACLR
rst_n => samp_cnt3_dly[60].ACLR
rst_n => samp_cnt3_dly[61].ACLR
rst_n => samp_cnt3_dly[62].ACLR
rst_n => samp_cnt3_dly[63].ACLR
rst_n => samp_cnt3_dly[64].ACLR
rst_n => samp_cnt3_dly[65].ACLR
rst_n => samp_cnt3_dly[66].ACLR
rst_n => samp_cnt3_dly[67].ACLR
rst_n => samp_cnt3_dly[68].ACLR
rst_n => samp_cnt3_dly[69].ACLR
rst_n => samp_cnt3_dly[70].ACLR
rst_n => samp_cnt3_dly[71].ACLR
rst_n => samp_cnt3_dly[72].ACLR
rst_n => samp_cnt3_dly[73].ACLR
rst_n => samp_cnt3_dly[74].ACLR
rst_n => samp_cnt3_dly[75].ACLR
rst_n => samp_cnt3_dly[76].ACLR
rst_n => samp_cnt3_dly[77].ACLR
rst_n => samp_cnt3_dly[78].ACLR
rst_n => samp_cnt3_dly[79].ACLR
rst_n => samp_cnt3_dly[80].ACLR
rst_n => samp_cnt3_dly[81].ACLR
rst_n => samp_cnt3_dly[82].ACLR
rst_n => samp_cnt3_dly[83].ACLR
rst_n => samp_cnt3_dly[84].ACLR
rst_n => samp_cnt3_dly[85].ACLR
rst_n => samp_cnt3_dly[86].ACLR
rst_n => samp_cnt3_dly[87].ACLR
rst_n => samp_cnt3_dly[88].ACLR
rst_n => samp_cnt3_dly[89].ACLR
rst_n => samp_cnt3_dly[90].ACLR
rst_n => samp_cnt3_dly[91].ACLR
rst_n => samp_cnt3_dly[92].ACLR
rst_n => samp_cnt3_dly[93].ACLR
rst_n => samp_cnt3_dly[94].ACLR
rst_n => samp_cnt3_dly[95].ACLR
rst_n => samp_cnt3_dly[96].ACLR
rst_n => samp_cnt3_dly[97].ACLR
rst_n => samp_cnt3_dly[98].ACLR
rst_n => samp_cnt3_dly[99].ACLR
rst_n => samp_cnt3_dly[100].ACLR
rst_n => samp_cnt3_dly[101].ACLR
rst_n => samp_cnt3_dly[102].ACLR
rst_n => samp_cnt3_dly[103].ACLR
rst_n => samp_cnt3_dly[104].ACLR
rst_n => samp_cnt3_dly[105].ACLR
rst_n => samp_cnt3_dly[106].ACLR
rst_n => samp_cnt3_dly[107].ACLR
rst_n => samp_cnt3_dly[108].ACLR
rst_n => samp_cnt3_dly[109].ACLR
rst_n => samp_cnt3_dly[110].ACLR
rst_n => samp_cnt3_dly[111].ACLR
rst_n => samp_cnt3_dly[112].ACLR
rst_n => samp_cnt3_dly[113].ACLR
rst_n => samp_cnt3_dly[114].ACLR
rst_n => samp_cnt3_dly[115].ACLR
rst_n => samp_cnt3_dly[116].ACLR
rst_n => samp_cnt3_dly[117].ACLR
rst_n => samp_cnt3_dly[118].ACLR
rst_n => samp_cnt3_dly[119].ACLR
rst_n => samp_cnt3_dly[120].ACLR
rst_n => samp_cnt3_dly[121].ACLR
rst_n => samp_cnt3_dly[122].ACLR
rst_n => samp_cnt3_dly[123].ACLR
rst_n => samp_cnt3_dly[124].ACLR
rst_n => samp_cnt3_dly[125].ACLR
rst_n => samp_cnt3_dly[126].ACLR
rst_n => samp_cnt3_dly[127].ACLR
rst_n => samp_cnt3_dly[128].ACLR
rst_n => samp_cnt3_dly[129].ACLR
rst_n => samp_cnt3_dly[130].ACLR
rst_n => samp_cnt3_dly[131].ACLR
rst_n => samp_cnt3_dly[132].ACLR
rst_n => samp_cnt3_dly[133].ACLR
rst_n => samp_cnt3_dly[134].ACLR
rst_n => samp_cnt3_dly[135].ACLR
rst_n => samp_cnt3_dly[136].ACLR
rst_n => samp_cnt3_dly[137].ACLR
rst_n => samp_cnt3_dly[138].ACLR
rst_n => samp_cnt3_dly[139].ACLR
rst_n => samp_cnt3_dly[140].ACLR
rst_n => samp_cnt3_dly[141].ACLR
rst_n => samp_cnt3_dly[142].ACLR
rst_n => samp_cnt3_dly[143].ACLR
rst_n => samp_cnt3_dly[144].ACLR
rst_n => samp_cnt3_dly[145].ACLR
rst_n => samp_cnt3_dly[146].ACLR
rst_n => samp_cnt3_dly[147].ACLR
rst_n => samp_cnt3_dly[148].ACLR
rst_n => samp_cnt3_dly[149].ACLR
rst_n => samp_cnt3_dly[150].ACLR
rst_n => samp_cnt3_dly[151].ACLR
rst_n => samp_cnt3_dly[152].ACLR
rst_n => samp_cnt3_dly[153].ACLR
rst_n => samp_cnt3_dly[154].ACLR
rst_n => samp_cnt3_dly[155].ACLR
rst_n => samp_cnt3_dly[156].ACLR
rst_n => samp_cnt3_dly[157].ACLR
rst_n => samp_cnt3_dly[158].ACLR
rst_n => samp_cnt3_dly[159].ACLR
rst_n => samp_cnt3_dly[160].ACLR
rst_n => samp_cnt3_dly[161].ACLR
rst_n => samp_cnt3_dly[162].ACLR
rst_n => samp_cnt3_dly[163].ACLR
rst_n => samp_cnt3_dly[164].ACLR
rst_n => samp_cnt3_dly[165].ACLR
rst_n => samp_cnt3_dly[166].ACLR
rst_n => samp_cnt3_dly[167].ACLR
rst_n => samp_cnt3_dly[168].ACLR
rst_n => samp_cnt3_dly[169].ACLR
rst_n => samp_cnt3_dly[170].ACLR
rst_n => samp_cnt3_dly[171].ACLR
rst_n => samp_cnt3_dly[172].ACLR
rst_n => samp_cnt3_dly[173].ACLR
rst_n => samp_cnt3_dly[174].ACLR
rst_n => samp_cnt3_dly[175].ACLR
rst_n => samp_cnt3_dly[176].ACLR
rst_n => samp_cnt3_dly[177].ACLR
rst_n => samp_cnt3_dly[178].ACLR
rst_n => samp_cnt3_dly[179].ACLR
rst_n => samp_cnt3_dly[180].ACLR
rst_n => samp_cnt3_dly[181].ACLR
rst_n => samp_cnt3_dly[182].ACLR
rst_n => samp_cnt3_dly[183].ACLR
rst_n => samp_cnt3_dly[184].ACLR
rst_n => samp_cnt3_dly[185].ACLR
rst_n => samp_cnt3_dly[186].ACLR
rst_n => samp_cnt3_dly[187].ACLR
rst_n => samp_cnt3_dly[188].ACLR
rst_n => samp_cnt3_dly[189].ACLR
rst_n => samp_cnt3_dly[190].ACLR
rst_n => samp_cnt3_dly[191].ACLR
rst_n => samp_cnt3_dly[192].ACLR
rst_n => samp_cnt3_dly[193].ACLR
rst_n => samp_cnt3_dly[194].ACLR
rst_n => samp_cnt3_dly[195].ACLR
rst_n => samp_cnt3_dly[196].ACLR
rst_n => samp_cnt3_dly[197].ACLR
rst_n => samp_cnt3_dly[198].ACLR
rst_n => samp_cnt3_dly[199].ACLR
rst_n => samp_cnt3_dly[200].ACLR
rst_n => samp_cnt3_dly[201].ACLR
rst_n => samp_cnt3_dly[202].ACLR
rst_n => samp_cnt3_dly[203].ACLR
rst_n => samp_cnt3_dly[204].ACLR
rst_n => samp_cnt3_dly[205].ACLR
rst_n => samp_cnt3_dly[206].ACLR
rst_n => samp_cnt3_dly[207].ACLR
rst_n => samp_cnt3_dly[208].ACLR
rst_n => samp_cnt3_dly[209].ACLR
rst_n => samp_cnt3_dly[210].ACLR
rst_n => samp_cnt3_dly[211].ACLR
rst_n => samp_cnt3_dly[212].ACLR
rst_n => samp_cnt3_dly[213].ACLR
rst_n => samp_cnt3_dly[214].ACLR
rst_n => samp_cnt3_dly[215].ACLR
rst_n => samp_cnt3_dly[216].ACLR
rst_n => samp_cnt3_dly[217].ACLR
rst_n => samp_cnt3_dly[218].ACLR
rst_n => samp_cnt3_dly[219].ACLR
rst_n => samp_cnt3_dly[220].ACLR
rst_n => samp_cnt3_dly[221].ACLR
rst_n => samp_cnt3_dly[222].ACLR
rst_n => samp_cnt3_dly[223].ACLR
rst_n => samp_cnt3_dly[224].ACLR
rst_n => samp_cnt3_dly[225].ACLR
rst_n => samp_cnt3_dly[226].ACLR
rst_n => samp_cnt3_dly[227].ACLR
rst_n => samp_cnt3_dly[228].ACLR
rst_n => samp_cnt3_dly[229].ACLR
rst_n => samp_cnt3_dly[230].ACLR
rst_n => samp_cnt3_dly[231].ACLR
rst_n => samp_cnt3_dly[232].ACLR
rst_n => samp_cnt3_dly[233].ACLR
rst_n => samp_cnt3_dly[234].ACLR
rst_n => samp_cnt3_dly[235].ACLR
rst_n => samp_cnt3_dly[236].ACLR
rst_n => samp_cnt3_dly[237].ACLR
rst_n => samp_cnt3_dly[238].ACLR
rst_n => samp_cnt3_dly[239].ACLR
rst_n => samp_cnt3_dly[240].ACLR
rst_n => samp_cnt3_dly[241].ACLR
rst_n => samp_cnt3_dly[242].ACLR
rst_n => samp_cnt3_dly[243].ACLR
rst_n => samp_cnt3_dly[244].ACLR
rst_n => samp_cnt3_dly[245].ACLR
rst_n => samp_cnt3_dly[246].ACLR
rst_n => samp_cnt3_dly[247].ACLR
rst_n => samp_cnt3_dly[248].ACLR
rst_n => samp_cnt3_dly[249].ACLR
rst_n => samp_cnt3_dly[250].ACLR
rst_n => samp_cnt3_dly[251].ACLR
rst_n => samp_cnt3_dly[252].ACLR
rst_n => samp_cnt3_dly[253].ACLR
rst_n => samp_cnt3_dly[254].ACLR
rst_n => samp_cnt3_dly[255].ACLR
rst_n => samp_cnt3_dly[256].ACLR
rst_n => samp_cnt3_dly[257].ACLR
rst_n => samp_cnt3_dly[258].ACLR
rst_n => samp_cnt3_dly[259].ACLR
rst_n => samp_cnt3_dly[260].ACLR
rst_n => samp_cnt3_dly[261].ACLR
rst_n => samp_cnt3_dly[262].ACLR
rst_n => samp_cnt3_dly[263].ACLR
rst_n => samp_cnt3_dly[264].ACLR
rst_n => samp_cnt3_dly[265].ACLR
rst_n => samp_cnt3_dly[266].ACLR
rst_n => samp_cnt3_dly[267].ACLR
rst_n => samp_cnt3_dly[268].ACLR
rst_n => samp_cnt3_dly[269].ACLR
rst_n => samp_cnt3_dly[270].ACLR
rst_n => samp_cnt3_dly[271].ACLR
rst_n => samp_cnt3_dly[272].ACLR
rst_n => samp_cnt3_dly[273].ACLR
rst_n => samp_cnt3_dly[274].ACLR
rst_n => samp_cnt3_dly[275].ACLR
rst_n => samp_cnt3_dly[276].ACLR
rst_n => samp_cnt3_dly[277].ACLR
rst_n => samp_cnt3_dly[278].ACLR
rst_n => samp_cnt3_dly[279].ACLR
rst_n => samp_cnt3_dly[280].ACLR
rst_n => samp_cnt3_dly[281].ACLR
rst_n => samp_cnt3_dly[282].ACLR
rst_n => samp_cnt3_dly[283].ACLR
rst_n => samp_cnt3_dly[284].ACLR
rst_n => samp_cnt3_dly[285].ACLR
rst_n => samp_cnt3_dly[286].ACLR
rst_n => samp_cnt3_dly[287].ACLR
rst_n => samp_cnt3_dly[288].ACLR
rst_n => samp_cnt3_dly[289].ACLR
rst_n => samp_cnt3_dly[290].ACLR
rst_n => samp_cnt3_dly[291].ACLR
rst_n => samp_cnt3_dly[292].ACLR
rst_n => samp_cnt3_dly[293].ACLR
rst_n => samp_cnt3_dly[294].ACLR
rst_n => samp_cnt3_dly[295].ACLR
rst_n => samp_cnt3_dly[296].ACLR
rst_n => samp_cnt3_dly[297].ACLR
rst_n => samp_cnt3_dly[298].ACLR
rst_n => samp_cnt3_dly[299].ACLR
rst_n => samp_cnt3_dly[300].ACLR
rst_n => samp_cnt3_dly[301].ACLR
rst_n => samp_cnt3_dly[302].ACLR
rst_n => samp_cnt3_dly[303].ACLR
rst_n => samp_cnt3_dly[304].ACLR
rst_n => samp_cnt3_dly[305].ACLR
rst_n => samp_cnt3_dly[306].ACLR
rst_n => samp_cnt3_dly[307].ACLR
rst_n => samp_cnt3_dly[308].ACLR
rst_n => samp_cnt3_dly[309].ACLR
rst_n => samp_cnt3_dly[310].ACLR
rst_n => samp_cnt3_dly[311].ACLR
rst_n => samp_cnt3_dly[312].ACLR
rst_n => samp_cnt3_dly[313].ACLR
rst_n => samp_cnt3_dly[314].ACLR
rst_n => samp_cnt3_dly[315].ACLR
rst_n => samp_cnt3_dly[316].ACLR
rst_n => samp_cnt3_dly[317].ACLR
rst_n => samp_cnt3_dly[318].ACLR
rst_n => samp_cnt3_dly[319].ACLR
rst_n => samp_cnt3_dly[320].ACLR
rst_n => samp_cnt3_dly[321].ACLR
rst_n => samp_cnt3_dly[322].ACLR
rst_n => samp_cnt3_dly[323].ACLR
rst_n => samp_cnt3_dly[324].ACLR
rst_n => samp_cnt3_dly[325].ACLR
rst_n => samp_cnt3_dly[326].ACLR
rst_n => samp_cnt3_dly[327].ACLR
rst_n => samp_cnt3_dly[328].ACLR
rst_n => samp_cnt3_dly[329].ACLR
rst_n => samp_cnt3_dly[330].ACLR
rst_n => samp_cnt3_dly[331].ACLR
rst_n => samp_cnt3_dly[332].ACLR
rst_n => samp_cnt3_dly[333].ACLR
rst_n => samp_cnt3_dly[334].ACLR
rst_n => samp_cnt3_dly[335].ACLR
rst_n => samp_cnt3_dly[336].ACLR
rst_n => samp_cnt3_dly[337].ACLR
rst_n => samp_cnt3_dly[338].ACLR
rst_n => samp_cnt3_dly[339].ACLR
rst_n => samp_cnt3_dly[340].ACLR
rst_n => samp_cnt3_dly[341].ACLR
rst_n => samp_cnt3_dly[342].ACLR
rst_n => samp_cnt3_dly[343].ACLR
rst_n => samp_cnt3_dly[344].ACLR
rst_n => samp_cnt3_dly[345].ACLR
rst_n => samp_cnt3_dly[346].ACLR
rst_n => samp_cnt3_dly[347].ACLR
rst_n => samp_cnt3_dly[348].ACLR
rst_n => samp_cnt3_dly[349].ACLR
rst_n => samp_cnt3_dly[350].ACLR
rst_n => samp_cnt3_dly[351].ACLR
rst_n => samp_cnt3_dly[352].ACLR
rst_n => samp_cnt3_dly[353].ACLR
rst_n => samp_cnt3_dly[354].ACLR
rst_n => samp_cnt3_dly[355].ACLR
rst_n => samp_cnt3_dly[356].ACLR
rst_n => samp_cnt3_dly[357].ACLR
rst_n => samp_cnt3_dly[358].ACLR
rst_n => samp_cnt3_dly[359].ACLR
rst_n => samp_cnt3_dly[360].ACLR
rst_n => samp_cnt3_dly[361].ACLR
rst_n => samp_cnt3_dly[362].ACLR
rst_n => samp_cnt3_dly[363].ACLR
rst_n => samp_cnt3_dly[364].ACLR
rst_n => samp_cnt3_dly[365].ACLR
rst_n => samp_cnt3_dly[366].ACLR
rst_n => samp_cnt3_dly[367].ACLR
rst_n => samp_cnt3_dly[368].ACLR
rst_n => samp_cnt3_dly[369].ACLR
rst_n => samp_cnt3_dly[370].ACLR
rst_n => samp_cnt3_dly[371].ACLR
rst_n => samp_cnt3_dly[372].ACLR
rst_n => samp_cnt3_dly[373].ACLR
rst_n => samp_cnt3_dly[374].ACLR
rst_n => samp_cnt3_dly[375].ACLR
rst_n => samp_cnt3_dly[376].ACLR
rst_n => samp_cnt3_dly[377].ACLR
rst_n => samp_cnt3_dly[378].ACLR
rst_n => samp_cnt3_dly[379].ACLR
rst_n => samp_cnt3_dly[380].ACLR
rst_n => samp_cnt3_dly[381].ACLR
rst_n => samp_cnt3_dly[382].ACLR
rst_n => samp_cnt3_dly[383].ACLR
rst_n => samp_cnt3_dly[384].ACLR
rst_n => samp_cnt3_dly[385].ACLR
rst_n => samp_cnt3_dly[386].ACLR
rst_n => samp_cnt3_dly[387].ACLR
rst_n => samp_cnt3_dly[388].ACLR
rst_n => samp_cnt3_dly[389].ACLR
rst_n => samp_cnt3_dly[390].ACLR
rst_n => samp_cnt3_dly[391].ACLR
rst_n => samp_cnt3_dly[392].ACLR
rst_n => samp_cnt3_dly[393].ACLR
rst_n => samp_cnt3_dly[394].ACLR
rst_n => samp_cnt3_dly[395].ACLR
rst_n => samp_cnt3_dly[396].ACLR
rst_n => samp_cnt3_dly[397].ACLR
rst_n => samp_cnt3_dly[398].ACLR
rst_n => samp_cnt3_dly[399].ACLR
rst_n => samp_cnt3_dly[400].ACLR
rst_n => samp_cnt3_dly[401].ACLR
rst_n => samp_cnt3_dly[402].ACLR
rst_n => samp_cnt3_dly[403].ACLR
rst_n => samp_cnt3_dly[404].ACLR
rst_n => samp_cnt3_dly[405].ACLR
rst_n => samp_cnt3_dly[406].ACLR
rst_n => samp_cnt3_dly[407].ACLR
rst_n => samp_cnt3_dly[408].ACLR
rst_n => samp_cnt3_dly[409].ACLR
rst_n => samp_cnt3_dly[410].ACLR
rst_n => samp_cnt3_dly[411].ACLR
rst_n => samp_cnt3_dly[412].ACLR
rst_n => samp_cnt3_dly[413].ACLR
rst_n => samp_cnt3_dly[414].ACLR
rst_n => samp_cnt3_dly[415].ACLR
rst_n => samp_cnt3_dly[416].ACLR
rst_n => samp_cnt3_dly[417].ACLR
rst_n => samp_cnt3_dly[418].ACLR
rst_n => samp_cnt3_dly[419].ACLR
rst_n => samp_cnt3_dly[420].ACLR
rst_n => samp_cnt3_dly[421].ACLR
rst_n => samp_cnt3_dly[422].ACLR
rst_n => samp_cnt3_dly[423].ACLR
rst_n => samp_cnt3_dly[424].ACLR
rst_n => samp_cnt3_dly[425].ACLR
rst_n => samp_cnt3_dly[426].ACLR
rst_n => samp_cnt3_dly[427].ACLR
rst_n => samp_cnt3_dly[428].ACLR
rst_n => samp_cnt3_dly[429].ACLR
rst_n => samp_cnt3_dly[430].ACLR
rst_n => samp_cnt3_dly[431].ACLR
rst_n => samp_cnt3_dly[432].ACLR
rst_n => samp_cnt3_dly[433].ACLR
rst_n => samp_cnt3_dly[434].ACLR
rst_n => samp_cnt3_dly[435].ACLR
rst_n => samp_cnt3_dly[436].ACLR
rst_n => samp_cnt3_dly[437].ACLR
rst_n => samp_cnt3_dly[438].ACLR
rst_n => samp_cnt3_dly[439].ACLR
rst_n => samp_cnt3_dly[440].ACLR
rst_n => samp_cnt3_dly[441].ACLR
rst_n => samp_cnt3_dly[442].ACLR
rst_n => samp_cnt3_dly[443].ACLR
rst_n => samp_cnt3_dly[444].ACLR
rst_n => samp_cnt3_dly[445].ACLR
rst_n => samp_cnt3_dly[446].ACLR
rst_n => samp_cnt3_dly[447].ACLR
rst_n => samp_cnt3_dly[448].ACLR
rst_n => samp_cnt3_dly[449].ACLR
rst_n => samp_cnt3_dly[450].ACLR
rst_n => s_adc_en_r[0].ACLR
rst_n => s_adc_en_r[1].ACLR
rst_n => s_adc_en_r[2].ACLR
rst_n => s_adc_en_r[3].ACLR
rst_n => s_adc_en_r[4].ACLR
rst_n => s_adc_en_r[5].ACLR
rst_n => s_adc_en_r[6].ACLR
rst_n => s_adc_en_r[7].ACLR
rst_n => s_adc_en_r[8].ACLR
rst_n => s_adc_en_r[9].ACLR
rst_n => s_adc_en_r[10].ACLR
rst_n => s_adc_en_r[11].ACLR
rst_n => s_adc_en_r[12].ACLR
rst_n => s_adc_en_r[13].ACLR
rst_n => s_adc_en_r[14].ACLR
rst_n => s_adc_en_r[15].ACLR
rst_n => s_adc_en_r[16].ACLR
rst_n => s_adc_en_r[17].ACLR
rst_n => s_adc_en_r[18].ACLR
rst_n => s_adc_en_r[19].ACLR
rst_n => s_adc_en_r[20].ACLR
rst_n => s_adc_en_r[21].ACLR
rst_n => s_adc_en_r[22].ACLR
rst_n => s_adc_en_r[23].ACLR
rst_n => s_adc_en_r[24].ACLR
rst_n => s_adc_en_r[25].ACLR
rst_n => s_adc_en_r[26].ACLR
rst_n => s_adc_en_r[27].ACLR
rst_n => s_adc_en_r[28].ACLR
rst_n => s_adc_en_r[29].ACLR
rst_n => s_adc_en_r[30].ACLR
rst_n => s_adc_en_r[31].ACLR
rst_n => s_adc_en_r[32].ACLR
rst_n => s_adc_en_r[33].ACLR
rst_n => s_adc_en_r[34].ACLR
rst_n => s_adc_en_r[35].ACLR
rst_n => s_adc_en_r[36].ACLR
rst_n => s_adc_en_r[37].ACLR
rst_n => s_adc_en_r[38].ACLR
rst_n => s_adc_en_r[39].ACLR
rst_n => s_adc_en_r[40].ACLR
rst_n => s_adc_en_r[41].ACLR
rst_n => s_adc_en_r[42].ACLR
rst_n => s_adc_en_r[43].ACLR
rst_n => s_adc_en_r[44].ACLR
rst_n => s_adc_en_r[45].ACLR
rst_n => s_adc_en_r[46].ACLR
rst_n => s_adc_en_r[47].ACLR
rst_n => s_adc_en_r[48].ACLR
rst_n => s_adc_en_r[49].ACLR
rst_n => s_adc_en_r[50].ACLR
rst_n => s_adc_en_r[51].ACLR
rst_n => s_adc_en_r[52].ACLR
rst_n => s_adc_en_r[53].ACLR
rst_n => s_adc_en_r[54].ACLR
rst_n => s_adc_en_r[55].ACLR
rst_n => s_adc_en_r[56].ACLR
rst_n => s_adc_en_r[57].ACLR
rst_n => s_adc_en_r[58].ACLR
rst_n => s_adc_en_r[59].ACLR
rst_n => s_adc_en_r[60].ACLR
rst_n => samp_cnt[0].ACLR
rst_n => samp_cnt[1].ACLR
rst_n => samp_cnt[2].ACLR
rst_n => samp_cnt[3].ACLR
rst_n => samp_cnt[4].ACLR
rst_n => samp_cnt[5].ACLR
rst_n => samp_cnt[6].ACLR
rst_n => samp_cnt[7].ACLR
rst_n => samp_cnt[8].ACLR
rst_n => samp_cnt[9].ACLR
rst_n => samp_cnt[10].ACLR
rst_n => samp_cnt[11].ACLR
rst_n => samp_cnt[12].ACLR
rst_n => samp_cnt[13].ACLR
rst_n => samp_cnt[14].ACLR
rst_n => samp_cnt[15].ACLR
rst_n => adcCS0[0]~reg0.PRESET
rst_n => adcCS0[1]~reg0.PRESET
rst_n => adcCS0[2]~reg0.PRESET
rst_n => adcCS0[3]~reg0.PRESET
rst_n => samp_reg[0].ACLR
rst_n => samp_reg[1].ACLR
rst_n => vsync_reg[0].ACLR
rst_n => vsync_reg[1].ACLR
rst_n => adc_wen.ACLR
rst_n => adc_wdata[0].ACLR
rst_n => adc_wdata[1].ACLR
rst_n => adc_wdata[2].ACLR
rst_n => adc_wdata[3].ACLR
rst_n => adc_wdata[4].ACLR
rst_n => adc_wdata[5].ACLR
rst_n => adc_wdata[6].ACLR
rst_n => adc_wdata[7].ACLR
rst_n => adc_wdata[8].ACLR
rst_n => adc_wdata[9].ACLR
rst_n => adc_wdata[10].ACLR
rst_n => adc_wdata[11].ACLR
rst_n => adc_wdata[12].ACLR
rst_n => adc_wdata[13].ACLR
rst_n => adc_wdata[14].ACLR
rst_n => adc_wdata[15].ACLR
rst_n => adc_waddr[0].ACLR
rst_n => adc_waddr[1].ACLR
rst_n => adc_waddr[2].ACLR
rst_n => adc_waddr[3].ACLR
rst_n => adc_waddr[4].ACLR
rst_n => adc_waddr[5].ACLR
rst_n => adc_waddr[6].ACLR
rst_n => adc_waddr[7].ACLR
rst_n => adc_waddr[8].ACLR
rst_n => adc_waddr[9].ACLR
rst_n => adc_waddr[10].ACLR
rst_n => rxData_valid0_r[30].ENA
rst_n => rxData_valid0_r[29].ENA
rst_n => rxData_valid0_r[28].ENA
rst_n => rxData_valid0_r[27].ENA
rst_n => rxData_valid0_r[26].ENA
rst_n => rxData_valid0_r[25].ENA
rst_n => rxData_valid0_r[24].ENA
rst_n => rxData_valid0_r[23].ENA
rst_n => rxData_valid0_r[22].ENA
rst_n => rxData_valid0_r[21].ENA
rst_n => rxData_valid0_r[20].ENA
rst_n => rxData_valid0_r[19].ENA
rst_n => rxData_valid0_r[18].ENA
rst_n => rxData_valid0_r[17].ENA
rst_n => rxData_valid0_r[16].ENA
rst_n => rxData_valid0_r[15].ENA
rst_n => rxData_valid0_r[14].ENA
rst_n => rxData_valid0_r[13].ENA
rst_n => rxData_valid0_r[12].ENA
rst_n => rxData_valid0_r[11].ENA
rst_n => rxData_valid0_r[10].ENA
rst_n => rxData_valid0_r[9].ENA
rst_n => rxData_valid0_r[8].ENA
rst_n => rxData_valid0_r[7].ENA
rst_n => rxData_valid0_r[6].ENA
rst_n => rxData_valid0_r[5].ENA
rst_n => rxData_valid0_r[4].ENA
rst_n => rxData_valid0_r[3].ENA
rst_n => rxData_valid0_r[2].ENA
rst_n => rxData_valid0_r[1].ENA
rst_n => adc128_arr[7][0].ENA
rst_n => rxData_valid0_r[0].ENA
rst_n => adc_waddr_r[4].ENA
rst_n => adc_waddr_r[3].ENA
rst_n => adc_waddr_r[2].ENA
rst_n => adc_waddr_r[1].ENA
rst_n => adc_waddr_r[0].ENA
rst_n => adc128_arr[0][15].ENA
rst_n => adc128_arr[0][14].ENA
rst_n => adc128_arr[0][13].ENA
rst_n => adc128_arr[0][12].ENA
rst_n => adc128_arr[0][11].ENA
rst_n => adc128_arr[0][10].ENA
rst_n => adc128_arr[0][9].ENA
rst_n => adc128_arr[0][8].ENA
rst_n => adc128_arr[0][7].ENA
rst_n => adc128_arr[0][6].ENA
rst_n => adc128_arr[0][5].ENA
rst_n => adc128_arr[0][4].ENA
rst_n => adc128_arr[0][3].ENA
rst_n => adc128_arr[0][2].ENA
rst_n => adc128_arr[0][1].ENA
rst_n => adc128_arr[0][0].ENA
rst_n => adc128_arr[1][15].ENA
rst_n => adc128_arr[1][14].ENA
rst_n => adc128_arr[1][13].ENA
rst_n => adc128_arr[1][12].ENA
rst_n => adc128_arr[1][11].ENA
rst_n => adc128_arr[1][10].ENA
rst_n => adc128_arr[1][9].ENA
rst_n => adc128_arr[1][8].ENA
rst_n => adc128_arr[1][7].ENA
rst_n => adc128_arr[1][6].ENA
rst_n => adc128_arr[1][5].ENA
rst_n => adc128_arr[1][4].ENA
rst_n => adc128_arr[1][3].ENA
rst_n => adc128_arr[1][2].ENA
rst_n => adc128_arr[1][1].ENA
rst_n => adc128_arr[1][0].ENA
rst_n => adc128_arr[2][15].ENA
rst_n => adc128_arr[2][14].ENA
rst_n => adc128_arr[2][13].ENA
rst_n => adc128_arr[2][12].ENA
rst_n => adc128_arr[2][11].ENA
rst_n => adc128_arr[2][10].ENA
rst_n => adc128_arr[2][9].ENA
rst_n => adc128_arr[2][8].ENA
rst_n => adc128_arr[2][7].ENA
rst_n => adc128_arr[2][6].ENA
rst_n => adc128_arr[2][5].ENA
rst_n => adc128_arr[2][4].ENA
rst_n => adc128_arr[2][3].ENA
rst_n => adc128_arr[2][2].ENA
rst_n => adc128_arr[2][1].ENA
rst_n => adc128_arr[2][0].ENA
rst_n => adc128_arr[3][15].ENA
rst_n => adc128_arr[3][14].ENA
rst_n => adc128_arr[3][13].ENA
rst_n => adc128_arr[3][12].ENA
rst_n => adc128_arr[3][11].ENA
rst_n => adc128_arr[3][10].ENA
rst_n => adc128_arr[3][9].ENA
rst_n => adc128_arr[3][8].ENA
rst_n => adc128_arr[3][7].ENA
rst_n => adc128_arr[3][6].ENA
rst_n => adc128_arr[3][5].ENA
rst_n => adc128_arr[3][4].ENA
rst_n => adc128_arr[3][3].ENA
rst_n => adc128_arr[3][2].ENA
rst_n => adc128_arr[3][1].ENA
rst_n => adc128_arr[3][0].ENA
rst_n => adc128_arr[4][15].ENA
rst_n => adc128_arr[4][14].ENA
rst_n => adc128_arr[4][13].ENA
rst_n => adc128_arr[4][12].ENA
rst_n => adc128_arr[4][11].ENA
rst_n => adc128_arr[4][10].ENA
rst_n => adc128_arr[4][9].ENA
rst_n => adc128_arr[4][8].ENA
rst_n => adc128_arr[4][7].ENA
rst_n => adc128_arr[4][6].ENA
rst_n => adc128_arr[4][5].ENA
rst_n => adc128_arr[4][4].ENA
rst_n => adc128_arr[4][3].ENA
rst_n => adc128_arr[4][2].ENA
rst_n => adc128_arr[4][1].ENA
rst_n => adc128_arr[4][0].ENA
rst_n => adc128_arr[5][15].ENA
rst_n => adc128_arr[5][14].ENA
rst_n => adc128_arr[5][13].ENA
rst_n => adc128_arr[5][12].ENA
rst_n => adc128_arr[5][11].ENA
rst_n => adc128_arr[5][10].ENA
rst_n => adc128_arr[5][9].ENA
rst_n => adc128_arr[5][8].ENA
rst_n => adc128_arr[5][7].ENA
rst_n => adc128_arr[5][6].ENA
rst_n => adc128_arr[5][5].ENA
rst_n => adc128_arr[5][4].ENA
rst_n => adc128_arr[5][3].ENA
rst_n => adc128_arr[5][2].ENA
rst_n => adc128_arr[5][1].ENA
rst_n => adc128_arr[5][0].ENA
rst_n => adc128_arr[6][15].ENA
rst_n => adc128_arr[6][14].ENA
rst_n => adc128_arr[6][13].ENA
rst_n => adc128_arr[6][12].ENA
rst_n => adc128_arr[6][11].ENA
rst_n => adc128_arr[6][10].ENA
rst_n => adc128_arr[6][9].ENA
rst_n => adc128_arr[6][8].ENA
rst_n => adc128_arr[6][7].ENA
rst_n => adc128_arr[6][6].ENA
rst_n => adc128_arr[6][5].ENA
rst_n => adc128_arr[6][4].ENA
rst_n => adc128_arr[6][3].ENA
rst_n => adc128_arr[6][2].ENA
rst_n => adc128_arr[6][1].ENA
rst_n => adc128_arr[6][0].ENA
rst_n => adc128_arr[7][15].ENA
rst_n => adc128_arr[7][14].ENA
rst_n => adc128_arr[7][13].ENA
rst_n => adc128_arr[7][12].ENA
rst_n => adc128_arr[7][11].ENA
rst_n => adc128_arr[7][10].ENA
rst_n => adc128_arr[7][9].ENA
rst_n => adc128_arr[7][8].ENA
rst_n => adc128_arr[7][7].ENA
rst_n => adc128_arr[7][6].ENA
rst_n => adc128_arr[7][5].ENA
rst_n => adc128_arr[7][4].ENA
rst_n => adc128_arr[7][3].ENA
rst_n => adc128_arr[7][2].ENA
rst_n => adc128_arr[7][1].ENA
clk => adc_data_buf:u_adc_data_buf.wrclock
clk => adc128_arr[7][0].CLK
clk => adc128_arr[7][1].CLK
clk => adc128_arr[7][2].CLK
clk => adc128_arr[7][3].CLK
clk => adc128_arr[7][4].CLK
clk => adc128_arr[7][5].CLK
clk => adc128_arr[7][6].CLK
clk => adc128_arr[7][7].CLK
clk => adc128_arr[7][8].CLK
clk => adc128_arr[7][9].CLK
clk => adc128_arr[7][10].CLK
clk => adc128_arr[7][11].CLK
clk => adc128_arr[7][12].CLK
clk => adc128_arr[7][13].CLK
clk => adc128_arr[7][14].CLK
clk => adc128_arr[7][15].CLK
clk => adc128_arr[6][0].CLK
clk => adc128_arr[6][1].CLK
clk => adc128_arr[6][2].CLK
clk => adc128_arr[6][3].CLK
clk => adc128_arr[6][4].CLK
clk => adc128_arr[6][5].CLK
clk => adc128_arr[6][6].CLK
clk => adc128_arr[6][7].CLK
clk => adc128_arr[6][8].CLK
clk => adc128_arr[6][9].CLK
clk => adc128_arr[6][10].CLK
clk => adc128_arr[6][11].CLK
clk => adc128_arr[6][12].CLK
clk => adc128_arr[6][13].CLK
clk => adc128_arr[6][14].CLK
clk => adc128_arr[6][15].CLK
clk => adc128_arr[5][0].CLK
clk => adc128_arr[5][1].CLK
clk => adc128_arr[5][2].CLK
clk => adc128_arr[5][3].CLK
clk => adc128_arr[5][4].CLK
clk => adc128_arr[5][5].CLK
clk => adc128_arr[5][6].CLK
clk => adc128_arr[5][7].CLK
clk => adc128_arr[5][8].CLK
clk => adc128_arr[5][9].CLK
clk => adc128_arr[5][10].CLK
clk => adc128_arr[5][11].CLK
clk => adc128_arr[5][12].CLK
clk => adc128_arr[5][13].CLK
clk => adc128_arr[5][14].CLK
clk => adc128_arr[5][15].CLK
clk => adc128_arr[4][0].CLK
clk => adc128_arr[4][1].CLK
clk => adc128_arr[4][2].CLK
clk => adc128_arr[4][3].CLK
clk => adc128_arr[4][4].CLK
clk => adc128_arr[4][5].CLK
clk => adc128_arr[4][6].CLK
clk => adc128_arr[4][7].CLK
clk => adc128_arr[4][8].CLK
clk => adc128_arr[4][9].CLK
clk => adc128_arr[4][10].CLK
clk => adc128_arr[4][11].CLK
clk => adc128_arr[4][12].CLK
clk => adc128_arr[4][13].CLK
clk => adc128_arr[4][14].CLK
clk => adc128_arr[4][15].CLK
clk => adc128_arr[3][0].CLK
clk => adc128_arr[3][1].CLK
clk => adc128_arr[3][2].CLK
clk => adc128_arr[3][3].CLK
clk => adc128_arr[3][4].CLK
clk => adc128_arr[3][5].CLK
clk => adc128_arr[3][6].CLK
clk => adc128_arr[3][7].CLK
clk => adc128_arr[3][8].CLK
clk => adc128_arr[3][9].CLK
clk => adc128_arr[3][10].CLK
clk => adc128_arr[3][11].CLK
clk => adc128_arr[3][12].CLK
clk => adc128_arr[3][13].CLK
clk => adc128_arr[3][14].CLK
clk => adc128_arr[3][15].CLK
clk => adc128_arr[2][0].CLK
clk => adc128_arr[2][1].CLK
clk => adc128_arr[2][2].CLK
clk => adc128_arr[2][3].CLK
clk => adc128_arr[2][4].CLK
clk => adc128_arr[2][5].CLK
clk => adc128_arr[2][6].CLK
clk => adc128_arr[2][7].CLK
clk => adc128_arr[2][8].CLK
clk => adc128_arr[2][9].CLK
clk => adc128_arr[2][10].CLK
clk => adc128_arr[2][11].CLK
clk => adc128_arr[2][12].CLK
clk => adc128_arr[2][13].CLK
clk => adc128_arr[2][14].CLK
clk => adc128_arr[2][15].CLK
clk => adc128_arr[1][0].CLK
clk => adc128_arr[1][1].CLK
clk => adc128_arr[1][2].CLK
clk => adc128_arr[1][3].CLK
clk => adc128_arr[1][4].CLK
clk => adc128_arr[1][5].CLK
clk => adc128_arr[1][6].CLK
clk => adc128_arr[1][7].CLK
clk => adc128_arr[1][8].CLK
clk => adc128_arr[1][9].CLK
clk => adc128_arr[1][10].CLK
clk => adc128_arr[1][11].CLK
clk => adc128_arr[1][12].CLK
clk => adc128_arr[1][13].CLK
clk => adc128_arr[1][14].CLK
clk => adc128_arr[1][15].CLK
clk => adc128_arr[0][0].CLK
clk => adc128_arr[0][1].CLK
clk => adc128_arr[0][2].CLK
clk => adc128_arr[0][3].CLK
clk => adc128_arr[0][4].CLK
clk => adc128_arr[0][5].CLK
clk => adc128_arr[0][6].CLK
clk => adc128_arr[0][7].CLK
clk => adc128_arr[0][8].CLK
clk => adc128_arr[0][9].CLK
clk => adc128_arr[0][10].CLK
clk => adc128_arr[0][11].CLK
clk => adc128_arr[0][12].CLK
clk => adc128_arr[0][13].CLK
clk => adc128_arr[0][14].CLK
clk => adc128_arr[0][15].CLK
clk => adc_waddr_r[0].CLK
clk => adc_waddr_r[1].CLK
clk => adc_waddr_r[2].CLK
clk => adc_waddr_r[3].CLK
clk => adc_waddr_r[4].CLK
clk => rxData_valid0_r[0].CLK
clk => rxData_valid0_r[1].CLK
clk => rxData_valid0_r[2].CLK
clk => rxData_valid0_r[3].CLK
clk => rxData_valid0_r[4].CLK
clk => rxData_valid0_r[5].CLK
clk => rxData_valid0_r[6].CLK
clk => rxData_valid0_r[7].CLK
clk => rxData_valid0_r[8].CLK
clk => rxData_valid0_r[9].CLK
clk => rxData_valid0_r[10].CLK
clk => rxData_valid0_r[11].CLK
clk => rxData_valid0_r[12].CLK
clk => rxData_valid0_r[13].CLK
clk => rxData_valid0_r[14].CLK
clk => rxData_valid0_r[15].CLK
clk => rxData_valid0_r[16].CLK
clk => rxData_valid0_r[17].CLK
clk => rxData_valid0_r[18].CLK
clk => rxData_valid0_r[19].CLK
clk => rxData_valid0_r[20].CLK
clk => rxData_valid0_r[21].CLK
clk => rxData_valid0_r[22].CLK
clk => rxData_valid0_r[23].CLK
clk => rxData_valid0_r[24].CLK
clk => rxData_valid0_r[25].CLK
clk => rxData_valid0_r[26].CLK
clk => rxData_valid0_r[27].CLK
clk => rxData_valid0_r[28].CLK
clk => rxData_valid0_r[29].CLK
clk => rxData_valid0_r[30].CLK
clk => adc_wen.CLK
clk => adc_wdata[0].CLK
clk => adc_wdata[1].CLK
clk => adc_wdata[2].CLK
clk => adc_wdata[3].CLK
clk => adc_wdata[4].CLK
clk => adc_wdata[5].CLK
clk => adc_wdata[6].CLK
clk => adc_wdata[7].CLK
clk => adc_wdata[8].CLK
clk => adc_wdata[9].CLK
clk => adc_wdata[10].CLK
clk => adc_wdata[11].CLK
clk => adc_wdata[12].CLK
clk => adc_wdata[13].CLK
clk => adc_wdata[14].CLK
clk => adc_wdata[15].CLK
clk => adc_waddr[0].CLK
clk => adc_waddr[1].CLK
clk => adc_waddr[2].CLK
clk => adc_waddr[3].CLK
clk => adc_waddr[4].CLK
clk => adc_waddr[5].CLK
clk => adc_waddr[6].CLK
clk => adc_waddr[7].CLK
clk => adc_waddr[8].CLK
clk => adc_waddr[9].CLK
clk => adc_waddr[10].CLK
clk => adcCS0[0]~reg0.CLK
clk => adcCS0[1]~reg0.CLK
clk => adcCS0[2]~reg0.CLK
clk => adcCS0[3]~reg0.CLK
clk => samp_cnt4_dly[0].CLK
clk => samp_cnt4_dly[1].CLK
clk => samp_cnt4_dly[2].CLK
clk => samp_cnt4_dly[3].CLK
clk => samp_cnt4_dly[4].CLK
clk => samp_cnt4_dly[5].CLK
clk => samp_cnt4_dly[6].CLK
clk => samp_cnt4_dly[7].CLK
clk => samp_cnt4_dly[8].CLK
clk => samp_cnt4_dly[9].CLK
clk => samp_cnt4_dly[10].CLK
clk => samp_cnt4_dly[11].CLK
clk => samp_cnt4_dly[12].CLK
clk => samp_cnt4_dly[13].CLK
clk => samp_cnt4_dly[14].CLK
clk => samp_cnt4_dly[15].CLK
clk => samp_cnt4_dly[16].CLK
clk => samp_cnt4_dly[17].CLK
clk => samp_cnt4_dly[18].CLK
clk => samp_cnt4_dly[19].CLK
clk => samp_cnt4_dly[20].CLK
clk => samp_cnt4_dly[21].CLK
clk => samp_cnt4_dly[22].CLK
clk => samp_cnt4_dly[23].CLK
clk => samp_cnt4_dly[24].CLK
clk => samp_cnt4_dly[25].CLK
clk => samp_cnt4_dly[26].CLK
clk => samp_cnt4_dly[27].CLK
clk => samp_cnt4_dly[28].CLK
clk => samp_cnt4_dly[29].CLK
clk => samp_cnt4_dly[30].CLK
clk => samp_cnt4_dly[31].CLK
clk => samp_cnt4_dly[32].CLK
clk => samp_cnt4_dly[33].CLK
clk => samp_cnt4_dly[34].CLK
clk => samp_cnt4_dly[35].CLK
clk => samp_cnt4_dly[36].CLK
clk => samp_cnt4_dly[37].CLK
clk => samp_cnt4_dly[38].CLK
clk => samp_cnt4_dly[39].CLK
clk => samp_cnt4_dly[40].CLK
clk => samp_cnt4_dly[41].CLK
clk => samp_cnt4_dly[42].CLK
clk => samp_cnt4_dly[43].CLK
clk => samp_cnt4_dly[44].CLK
clk => samp_cnt4_dly[45].CLK
clk => samp_cnt4_dly[46].CLK
clk => samp_cnt4_dly[47].CLK
clk => samp_cnt4_dly[48].CLK
clk => samp_cnt4_dly[49].CLK
clk => samp_cnt4_dly[50].CLK
clk => samp_cnt4_dly[51].CLK
clk => samp_cnt4_dly[52].CLK
clk => samp_cnt4_dly[53].CLK
clk => samp_cnt4_dly[54].CLK
clk => samp_cnt4_dly[55].CLK
clk => samp_cnt4_dly[56].CLK
clk => samp_cnt4_dly[57].CLK
clk => samp_cnt4_dly[58].CLK
clk => samp_cnt4_dly[59].CLK
clk => samp_cnt4_dly[60].CLK
clk => samp_cnt4_dly[61].CLK
clk => samp_cnt4_dly[62].CLK
clk => samp_cnt4_dly[63].CLK
clk => samp_cnt4_dly[64].CLK
clk => samp_cnt4_dly[65].CLK
clk => samp_cnt4_dly[66].CLK
clk => samp_cnt4_dly[67].CLK
clk => samp_cnt4_dly[68].CLK
clk => samp_cnt4_dly[69].CLK
clk => samp_cnt4_dly[70].CLK
clk => samp_cnt4_dly[71].CLK
clk => samp_cnt4_dly[72].CLK
clk => samp_cnt4_dly[73].CLK
clk => samp_cnt4_dly[74].CLK
clk => samp_cnt4_dly[75].CLK
clk => samp_cnt4_dly[76].CLK
clk => samp_cnt4_dly[77].CLK
clk => samp_cnt4_dly[78].CLK
clk => samp_cnt4_dly[79].CLK
clk => samp_cnt4_dly[80].CLK
clk => samp_cnt4_dly[81].CLK
clk => samp_cnt4_dly[82].CLK
clk => samp_cnt4_dly[83].CLK
clk => samp_cnt4_dly[84].CLK
clk => samp_cnt4_dly[85].CLK
clk => samp_cnt4_dly[86].CLK
clk => samp_cnt4_dly[87].CLK
clk => samp_cnt4_dly[88].CLK
clk => samp_cnt4_dly[89].CLK
clk => samp_cnt4_dly[90].CLK
clk => samp_cnt4_dly[91].CLK
clk => samp_cnt4_dly[92].CLK
clk => samp_cnt4_dly[93].CLK
clk => samp_cnt4_dly[94].CLK
clk => samp_cnt4_dly[95].CLK
clk => samp_cnt4_dly[96].CLK
clk => samp_cnt4_dly[97].CLK
clk => samp_cnt4_dly[98].CLK
clk => samp_cnt4_dly[99].CLK
clk => samp_cnt4_dly[100].CLK
clk => samp_cnt4_dly[101].CLK
clk => samp_cnt4_dly[102].CLK
clk => samp_cnt4_dly[103].CLK
clk => samp_cnt4_dly[104].CLK
clk => samp_cnt4_dly[105].CLK
clk => samp_cnt4_dly[106].CLK
clk => samp_cnt4_dly[107].CLK
clk => samp_cnt4_dly[108].CLK
clk => samp_cnt4_dly[109].CLK
clk => samp_cnt4_dly[110].CLK
clk => samp_cnt4_dly[111].CLK
clk => samp_cnt4_dly[112].CLK
clk => samp_cnt4_dly[113].CLK
clk => samp_cnt4_dly[114].CLK
clk => samp_cnt4_dly[115].CLK
clk => samp_cnt4_dly[116].CLK
clk => samp_cnt4_dly[117].CLK
clk => samp_cnt4_dly[118].CLK
clk => samp_cnt4_dly[119].CLK
clk => samp_cnt4_dly[120].CLK
clk => samp_cnt4_dly[121].CLK
clk => samp_cnt4_dly[122].CLK
clk => samp_cnt4_dly[123].CLK
clk => samp_cnt4_dly[124].CLK
clk => samp_cnt4_dly[125].CLK
clk => samp_cnt4_dly[126].CLK
clk => samp_cnt4_dly[127].CLK
clk => samp_cnt4_dly[128].CLK
clk => samp_cnt4_dly[129].CLK
clk => samp_cnt4_dly[130].CLK
clk => samp_cnt4_dly[131].CLK
clk => samp_cnt4_dly[132].CLK
clk => samp_cnt4_dly[133].CLK
clk => samp_cnt4_dly[134].CLK
clk => samp_cnt4_dly[135].CLK
clk => samp_cnt4_dly[136].CLK
clk => samp_cnt4_dly[137].CLK
clk => samp_cnt4_dly[138].CLK
clk => samp_cnt4_dly[139].CLK
clk => samp_cnt4_dly[140].CLK
clk => samp_cnt4_dly[141].CLK
clk => samp_cnt4_dly[142].CLK
clk => samp_cnt4_dly[143].CLK
clk => samp_cnt4_dly[144].CLK
clk => samp_cnt4_dly[145].CLK
clk => samp_cnt4_dly[146].CLK
clk => samp_cnt4_dly[147].CLK
clk => samp_cnt4_dly[148].CLK
clk => samp_cnt4_dly[149].CLK
clk => samp_cnt4_dly[150].CLK
clk => samp_cnt4_dly[151].CLK
clk => samp_cnt4_dly[152].CLK
clk => samp_cnt4_dly[153].CLK
clk => samp_cnt4_dly[154].CLK
clk => samp_cnt4_dly[155].CLK
clk => samp_cnt4_dly[156].CLK
clk => samp_cnt4_dly[157].CLK
clk => samp_cnt4_dly[158].CLK
clk => samp_cnt4_dly[159].CLK
clk => samp_cnt4_dly[160].CLK
clk => samp_cnt4_dly[161].CLK
clk => samp_cnt4_dly[162].CLK
clk => samp_cnt4_dly[163].CLK
clk => samp_cnt4_dly[164].CLK
clk => samp_cnt4_dly[165].CLK
clk => samp_cnt4_dly[166].CLK
clk => samp_cnt4_dly[167].CLK
clk => samp_cnt4_dly[168].CLK
clk => samp_cnt4_dly[169].CLK
clk => samp_cnt4_dly[170].CLK
clk => samp_cnt4_dly[171].CLK
clk => samp_cnt4_dly[172].CLK
clk => samp_cnt4_dly[173].CLK
clk => samp_cnt4_dly[174].CLK
clk => samp_cnt4_dly[175].CLK
clk => samp_cnt4_dly[176].CLK
clk => samp_cnt4_dly[177].CLK
clk => samp_cnt4_dly[178].CLK
clk => samp_cnt4_dly[179].CLK
clk => samp_cnt4_dly[180].CLK
clk => samp_cnt4_dly[181].CLK
clk => samp_cnt4_dly[182].CLK
clk => samp_cnt4_dly[183].CLK
clk => samp_cnt4_dly[184].CLK
clk => samp_cnt4_dly[185].CLK
clk => samp_cnt4_dly[186].CLK
clk => samp_cnt4_dly[187].CLK
clk => samp_cnt4_dly[188].CLK
clk => samp_cnt4_dly[189].CLK
clk => samp_cnt4_dly[190].CLK
clk => samp_cnt4_dly[191].CLK
clk => samp_cnt4_dly[192].CLK
clk => samp_cnt4_dly[193].CLK
clk => samp_cnt4_dly[194].CLK
clk => samp_cnt4_dly[195].CLK
clk => samp_cnt4_dly[196].CLK
clk => samp_cnt4_dly[197].CLK
clk => samp_cnt4_dly[198].CLK
clk => samp_cnt4_dly[199].CLK
clk => samp_cnt4_dly[200].CLK
clk => samp_cnt4_dly[201].CLK
clk => samp_cnt4_dly[202].CLK
clk => samp_cnt4_dly[203].CLK
clk => samp_cnt4_dly[204].CLK
clk => samp_cnt4_dly[205].CLK
clk => samp_cnt4_dly[206].CLK
clk => samp_cnt4_dly[207].CLK
clk => samp_cnt4_dly[208].CLK
clk => samp_cnt4_dly[209].CLK
clk => samp_cnt4_dly[210].CLK
clk => samp_cnt4_dly[211].CLK
clk => samp_cnt4_dly[212].CLK
clk => samp_cnt4_dly[213].CLK
clk => samp_cnt4_dly[214].CLK
clk => samp_cnt4_dly[215].CLK
clk => samp_cnt4_dly[216].CLK
clk => samp_cnt4_dly[217].CLK
clk => samp_cnt4_dly[218].CLK
clk => samp_cnt4_dly[219].CLK
clk => samp_cnt4_dly[220].CLK
clk => samp_cnt4_dly[221].CLK
clk => samp_cnt4_dly[222].CLK
clk => samp_cnt4_dly[223].CLK
clk => samp_cnt4_dly[224].CLK
clk => samp_cnt4_dly[225].CLK
clk => samp_cnt4_dly[226].CLK
clk => samp_cnt4_dly[227].CLK
clk => samp_cnt4_dly[228].CLK
clk => samp_cnt4_dly[229].CLK
clk => samp_cnt4_dly[230].CLK
clk => samp_cnt4_dly[231].CLK
clk => samp_cnt4_dly[232].CLK
clk => samp_cnt4_dly[233].CLK
clk => samp_cnt4_dly[234].CLK
clk => samp_cnt4_dly[235].CLK
clk => samp_cnt4_dly[236].CLK
clk => samp_cnt4_dly[237].CLK
clk => samp_cnt4_dly[238].CLK
clk => samp_cnt4_dly[239].CLK
clk => samp_cnt4_dly[240].CLK
clk => samp_cnt4_dly[241].CLK
clk => samp_cnt4_dly[242].CLK
clk => samp_cnt4_dly[243].CLK
clk => samp_cnt4_dly[244].CLK
clk => samp_cnt4_dly[245].CLK
clk => samp_cnt4_dly[246].CLK
clk => samp_cnt4_dly[247].CLK
clk => samp_cnt4_dly[248].CLK
clk => samp_cnt4_dly[249].CLK
clk => samp_cnt4_dly[250].CLK
clk => samp_cnt4_dly[251].CLK
clk => samp_cnt4_dly[252].CLK
clk => samp_cnt4_dly[253].CLK
clk => samp_cnt4_dly[254].CLK
clk => samp_cnt4_dly[255].CLK
clk => samp_cnt4_dly[256].CLK
clk => samp_cnt4_dly[257].CLK
clk => samp_cnt4_dly[258].CLK
clk => samp_cnt4_dly[259].CLK
clk => samp_cnt4_dly[260].CLK
clk => samp_cnt4_dly[261].CLK
clk => samp_cnt4_dly[262].CLK
clk => samp_cnt4_dly[263].CLK
clk => samp_cnt4_dly[264].CLK
clk => samp_cnt4_dly[265].CLK
clk => samp_cnt4_dly[266].CLK
clk => samp_cnt4_dly[267].CLK
clk => samp_cnt4_dly[268].CLK
clk => samp_cnt4_dly[269].CLK
clk => samp_cnt4_dly[270].CLK
clk => samp_cnt4_dly[271].CLK
clk => samp_cnt4_dly[272].CLK
clk => samp_cnt4_dly[273].CLK
clk => samp_cnt4_dly[274].CLK
clk => samp_cnt4_dly[275].CLK
clk => samp_cnt4_dly[276].CLK
clk => samp_cnt4_dly[277].CLK
clk => samp_cnt4_dly[278].CLK
clk => samp_cnt4_dly[279].CLK
clk => samp_cnt4_dly[280].CLK
clk => samp_cnt4_dly[281].CLK
clk => samp_cnt4_dly[282].CLK
clk => samp_cnt4_dly[283].CLK
clk => samp_cnt4_dly[284].CLK
clk => samp_cnt4_dly[285].CLK
clk => samp_cnt4_dly[286].CLK
clk => samp_cnt4_dly[287].CLK
clk => samp_cnt4_dly[288].CLK
clk => samp_cnt4_dly[289].CLK
clk => samp_cnt4_dly[290].CLK
clk => samp_cnt4_dly[291].CLK
clk => samp_cnt4_dly[292].CLK
clk => samp_cnt4_dly[293].CLK
clk => samp_cnt4_dly[294].CLK
clk => samp_cnt4_dly[295].CLK
clk => samp_cnt4_dly[296].CLK
clk => samp_cnt4_dly[297].CLK
clk => samp_cnt4_dly[298].CLK
clk => samp_cnt4_dly[299].CLK
clk => samp_cnt4_dly[300].CLK
clk => samp_cnt4_dly[301].CLK
clk => samp_cnt4_dly[302].CLK
clk => samp_cnt4_dly[303].CLK
clk => samp_cnt4_dly[304].CLK
clk => samp_cnt4_dly[305].CLK
clk => samp_cnt4_dly[306].CLK
clk => samp_cnt4_dly[307].CLK
clk => samp_cnt4_dly[308].CLK
clk => samp_cnt4_dly[309].CLK
clk => samp_cnt4_dly[310].CLK
clk => samp_cnt4_dly[311].CLK
clk => samp_cnt4_dly[312].CLK
clk => samp_cnt4_dly[313].CLK
clk => samp_cnt4_dly[314].CLK
clk => samp_cnt4_dly[315].CLK
clk => samp_cnt4_dly[316].CLK
clk => samp_cnt4_dly[317].CLK
clk => samp_cnt4_dly[318].CLK
clk => samp_cnt4_dly[319].CLK
clk => samp_cnt4_dly[320].CLK
clk => samp_cnt4_dly[321].CLK
clk => samp_cnt4_dly[322].CLK
clk => samp_cnt4_dly[323].CLK
clk => samp_cnt4_dly[324].CLK
clk => samp_cnt4_dly[325].CLK
clk => samp_cnt4_dly[326].CLK
clk => samp_cnt4_dly[327].CLK
clk => samp_cnt4_dly[328].CLK
clk => samp_cnt4_dly[329].CLK
clk => samp_cnt4_dly[330].CLK
clk => samp_cnt4_dly[331].CLK
clk => samp_cnt4_dly[332].CLK
clk => samp_cnt4_dly[333].CLK
clk => samp_cnt4_dly[334].CLK
clk => samp_cnt4_dly[335].CLK
clk => samp_cnt4_dly[336].CLK
clk => samp_cnt4_dly[337].CLK
clk => samp_cnt4_dly[338].CLK
clk => samp_cnt4_dly[339].CLK
clk => samp_cnt4_dly[340].CLK
clk => samp_cnt4_dly[341].CLK
clk => samp_cnt4_dly[342].CLK
clk => samp_cnt4_dly[343].CLK
clk => samp_cnt4_dly[344].CLK
clk => samp_cnt4_dly[345].CLK
clk => samp_cnt4_dly[346].CLK
clk => samp_cnt4_dly[347].CLK
clk => samp_cnt4_dly[348].CLK
clk => samp_cnt4_dly[349].CLK
clk => samp_cnt4_dly[350].CLK
clk => samp_cnt4_dly[351].CLK
clk => samp_cnt4_dly[352].CLK
clk => samp_cnt4_dly[353].CLK
clk => samp_cnt4_dly[354].CLK
clk => samp_cnt4_dly[355].CLK
clk => samp_cnt4_dly[356].CLK
clk => samp_cnt4_dly[357].CLK
clk => samp_cnt4_dly[358].CLK
clk => samp_cnt4_dly[359].CLK
clk => samp_cnt4_dly[360].CLK
clk => samp_cnt4_dly[361].CLK
clk => samp_cnt4_dly[362].CLK
clk => samp_cnt4_dly[363].CLK
clk => samp_cnt4_dly[364].CLK
clk => samp_cnt4_dly[365].CLK
clk => samp_cnt4_dly[366].CLK
clk => samp_cnt4_dly[367].CLK
clk => samp_cnt4_dly[368].CLK
clk => samp_cnt4_dly[369].CLK
clk => samp_cnt4_dly[370].CLK
clk => samp_cnt4_dly[371].CLK
clk => samp_cnt4_dly[372].CLK
clk => samp_cnt4_dly[373].CLK
clk => samp_cnt4_dly[374].CLK
clk => samp_cnt4_dly[375].CLK
clk => samp_cnt4_dly[376].CLK
clk => samp_cnt4_dly[377].CLK
clk => samp_cnt4_dly[378].CLK
clk => samp_cnt4_dly[379].CLK
clk => samp_cnt4_dly[380].CLK
clk => samp_cnt4_dly[381].CLK
clk => samp_cnt4_dly[382].CLK
clk => samp_cnt4_dly[383].CLK
clk => samp_cnt4_dly[384].CLK
clk => samp_cnt4_dly[385].CLK
clk => samp_cnt4_dly[386].CLK
clk => samp_cnt4_dly[387].CLK
clk => samp_cnt4_dly[388].CLK
clk => samp_cnt4_dly[389].CLK
clk => samp_cnt4_dly[390].CLK
clk => samp_cnt4_dly[391].CLK
clk => samp_cnt4_dly[392].CLK
clk => samp_cnt4_dly[393].CLK
clk => samp_cnt4_dly[394].CLK
clk => samp_cnt4_dly[395].CLK
clk => samp_cnt4_dly[396].CLK
clk => samp_cnt4_dly[397].CLK
clk => samp_cnt4_dly[398].CLK
clk => samp_cnt4_dly[399].CLK
clk => samp_cnt4_dly[400].CLK
clk => samp_cnt4_dly[401].CLK
clk => samp_cnt4_dly[402].CLK
clk => samp_cnt4_dly[403].CLK
clk => samp_cnt4_dly[404].CLK
clk => samp_cnt4_dly[405].CLK
clk => samp_cnt4_dly[406].CLK
clk => samp_cnt4_dly[407].CLK
clk => samp_cnt4_dly[408].CLK
clk => samp_cnt4_dly[409].CLK
clk => samp_cnt4_dly[410].CLK
clk => samp_cnt4_dly[411].CLK
clk => samp_cnt4_dly[412].CLK
clk => samp_cnt4_dly[413].CLK
clk => samp_cnt4_dly[414].CLK
clk => samp_cnt4_dly[415].CLK
clk => samp_cnt4_dly[416].CLK
clk => samp_cnt4_dly[417].CLK
clk => samp_cnt4_dly[418].CLK
clk => samp_cnt4_dly[419].CLK
clk => samp_cnt4_dly[420].CLK
clk => samp_cnt4_dly[421].CLK
clk => samp_cnt4_dly[422].CLK
clk => samp_cnt4_dly[423].CLK
clk => samp_cnt4_dly[424].CLK
clk => samp_cnt4_dly[425].CLK
clk => samp_cnt4_dly[426].CLK
clk => samp_cnt4_dly[427].CLK
clk => samp_cnt4_dly[428].CLK
clk => samp_cnt4_dly[429].CLK
clk => samp_cnt4_dly[430].CLK
clk => samp_cnt4_dly[431].CLK
clk => samp_cnt4_dly[432].CLK
clk => samp_cnt4_dly[433].CLK
clk => samp_cnt4_dly[434].CLK
clk => samp_cnt4_dly[435].CLK
clk => samp_cnt4_dly[436].CLK
clk => samp_cnt4_dly[437].CLK
clk => samp_cnt4_dly[438].CLK
clk => samp_cnt4_dly[439].CLK
clk => samp_cnt4_dly[440].CLK
clk => samp_cnt4_dly[441].CLK
clk => samp_cnt4_dly[442].CLK
clk => samp_cnt4_dly[443].CLK
clk => samp_cnt4_dly[444].CLK
clk => samp_cnt4_dly[445].CLK
clk => samp_cnt4_dly[446].CLK
clk => samp_cnt4_dly[447].CLK
clk => samp_cnt4_dly[448].CLK
clk => samp_cnt4_dly[449].CLK
clk => samp_cnt4_dly[450].CLK
clk => samp_cnt3_dly[0].CLK
clk => samp_cnt3_dly[1].CLK
clk => samp_cnt3_dly[2].CLK
clk => samp_cnt3_dly[3].CLK
clk => samp_cnt3_dly[4].CLK
clk => samp_cnt3_dly[5].CLK
clk => samp_cnt3_dly[6].CLK
clk => samp_cnt3_dly[7].CLK
clk => samp_cnt3_dly[8].CLK
clk => samp_cnt3_dly[9].CLK
clk => samp_cnt3_dly[10].CLK
clk => samp_cnt3_dly[11].CLK
clk => samp_cnt3_dly[12].CLK
clk => samp_cnt3_dly[13].CLK
clk => samp_cnt3_dly[14].CLK
clk => samp_cnt3_dly[15].CLK
clk => samp_cnt3_dly[16].CLK
clk => samp_cnt3_dly[17].CLK
clk => samp_cnt3_dly[18].CLK
clk => samp_cnt3_dly[19].CLK
clk => samp_cnt3_dly[20].CLK
clk => samp_cnt3_dly[21].CLK
clk => samp_cnt3_dly[22].CLK
clk => samp_cnt3_dly[23].CLK
clk => samp_cnt3_dly[24].CLK
clk => samp_cnt3_dly[25].CLK
clk => samp_cnt3_dly[26].CLK
clk => samp_cnt3_dly[27].CLK
clk => samp_cnt3_dly[28].CLK
clk => samp_cnt3_dly[29].CLK
clk => samp_cnt3_dly[30].CLK
clk => samp_cnt3_dly[31].CLK
clk => samp_cnt3_dly[32].CLK
clk => samp_cnt3_dly[33].CLK
clk => samp_cnt3_dly[34].CLK
clk => samp_cnt3_dly[35].CLK
clk => samp_cnt3_dly[36].CLK
clk => samp_cnt3_dly[37].CLK
clk => samp_cnt3_dly[38].CLK
clk => samp_cnt3_dly[39].CLK
clk => samp_cnt3_dly[40].CLK
clk => samp_cnt3_dly[41].CLK
clk => samp_cnt3_dly[42].CLK
clk => samp_cnt3_dly[43].CLK
clk => samp_cnt3_dly[44].CLK
clk => samp_cnt3_dly[45].CLK
clk => samp_cnt3_dly[46].CLK
clk => samp_cnt3_dly[47].CLK
clk => samp_cnt3_dly[48].CLK
clk => samp_cnt3_dly[49].CLK
clk => samp_cnt3_dly[50].CLK
clk => samp_cnt3_dly[51].CLK
clk => samp_cnt3_dly[52].CLK
clk => samp_cnt3_dly[53].CLK
clk => samp_cnt3_dly[54].CLK
clk => samp_cnt3_dly[55].CLK
clk => samp_cnt3_dly[56].CLK
clk => samp_cnt3_dly[57].CLK
clk => samp_cnt3_dly[58].CLK
clk => samp_cnt3_dly[59].CLK
clk => samp_cnt3_dly[60].CLK
clk => samp_cnt3_dly[61].CLK
clk => samp_cnt3_dly[62].CLK
clk => samp_cnt3_dly[63].CLK
clk => samp_cnt3_dly[64].CLK
clk => samp_cnt3_dly[65].CLK
clk => samp_cnt3_dly[66].CLK
clk => samp_cnt3_dly[67].CLK
clk => samp_cnt3_dly[68].CLK
clk => samp_cnt3_dly[69].CLK
clk => samp_cnt3_dly[70].CLK
clk => samp_cnt3_dly[71].CLK
clk => samp_cnt3_dly[72].CLK
clk => samp_cnt3_dly[73].CLK
clk => samp_cnt3_dly[74].CLK
clk => samp_cnt3_dly[75].CLK
clk => samp_cnt3_dly[76].CLK
clk => samp_cnt3_dly[77].CLK
clk => samp_cnt3_dly[78].CLK
clk => samp_cnt3_dly[79].CLK
clk => samp_cnt3_dly[80].CLK
clk => samp_cnt3_dly[81].CLK
clk => samp_cnt3_dly[82].CLK
clk => samp_cnt3_dly[83].CLK
clk => samp_cnt3_dly[84].CLK
clk => samp_cnt3_dly[85].CLK
clk => samp_cnt3_dly[86].CLK
clk => samp_cnt3_dly[87].CLK
clk => samp_cnt3_dly[88].CLK
clk => samp_cnt3_dly[89].CLK
clk => samp_cnt3_dly[90].CLK
clk => samp_cnt3_dly[91].CLK
clk => samp_cnt3_dly[92].CLK
clk => samp_cnt3_dly[93].CLK
clk => samp_cnt3_dly[94].CLK
clk => samp_cnt3_dly[95].CLK
clk => samp_cnt3_dly[96].CLK
clk => samp_cnt3_dly[97].CLK
clk => samp_cnt3_dly[98].CLK
clk => samp_cnt3_dly[99].CLK
clk => samp_cnt3_dly[100].CLK
clk => samp_cnt3_dly[101].CLK
clk => samp_cnt3_dly[102].CLK
clk => samp_cnt3_dly[103].CLK
clk => samp_cnt3_dly[104].CLK
clk => samp_cnt3_dly[105].CLK
clk => samp_cnt3_dly[106].CLK
clk => samp_cnt3_dly[107].CLK
clk => samp_cnt3_dly[108].CLK
clk => samp_cnt3_dly[109].CLK
clk => samp_cnt3_dly[110].CLK
clk => samp_cnt3_dly[111].CLK
clk => samp_cnt3_dly[112].CLK
clk => samp_cnt3_dly[113].CLK
clk => samp_cnt3_dly[114].CLK
clk => samp_cnt3_dly[115].CLK
clk => samp_cnt3_dly[116].CLK
clk => samp_cnt3_dly[117].CLK
clk => samp_cnt3_dly[118].CLK
clk => samp_cnt3_dly[119].CLK
clk => samp_cnt3_dly[120].CLK
clk => samp_cnt3_dly[121].CLK
clk => samp_cnt3_dly[122].CLK
clk => samp_cnt3_dly[123].CLK
clk => samp_cnt3_dly[124].CLK
clk => samp_cnt3_dly[125].CLK
clk => samp_cnt3_dly[126].CLK
clk => samp_cnt3_dly[127].CLK
clk => samp_cnt3_dly[128].CLK
clk => samp_cnt3_dly[129].CLK
clk => samp_cnt3_dly[130].CLK
clk => samp_cnt3_dly[131].CLK
clk => samp_cnt3_dly[132].CLK
clk => samp_cnt3_dly[133].CLK
clk => samp_cnt3_dly[134].CLK
clk => samp_cnt3_dly[135].CLK
clk => samp_cnt3_dly[136].CLK
clk => samp_cnt3_dly[137].CLK
clk => samp_cnt3_dly[138].CLK
clk => samp_cnt3_dly[139].CLK
clk => samp_cnt3_dly[140].CLK
clk => samp_cnt3_dly[141].CLK
clk => samp_cnt3_dly[142].CLK
clk => samp_cnt3_dly[143].CLK
clk => samp_cnt3_dly[144].CLK
clk => samp_cnt3_dly[145].CLK
clk => samp_cnt3_dly[146].CLK
clk => samp_cnt3_dly[147].CLK
clk => samp_cnt3_dly[148].CLK
clk => samp_cnt3_dly[149].CLK
clk => samp_cnt3_dly[150].CLK
clk => samp_cnt3_dly[151].CLK
clk => samp_cnt3_dly[152].CLK
clk => samp_cnt3_dly[153].CLK
clk => samp_cnt3_dly[154].CLK
clk => samp_cnt3_dly[155].CLK
clk => samp_cnt3_dly[156].CLK
clk => samp_cnt3_dly[157].CLK
clk => samp_cnt3_dly[158].CLK
clk => samp_cnt3_dly[159].CLK
clk => samp_cnt3_dly[160].CLK
clk => samp_cnt3_dly[161].CLK
clk => samp_cnt3_dly[162].CLK
clk => samp_cnt3_dly[163].CLK
clk => samp_cnt3_dly[164].CLK
clk => samp_cnt3_dly[165].CLK
clk => samp_cnt3_dly[166].CLK
clk => samp_cnt3_dly[167].CLK
clk => samp_cnt3_dly[168].CLK
clk => samp_cnt3_dly[169].CLK
clk => samp_cnt3_dly[170].CLK
clk => samp_cnt3_dly[171].CLK
clk => samp_cnt3_dly[172].CLK
clk => samp_cnt3_dly[173].CLK
clk => samp_cnt3_dly[174].CLK
clk => samp_cnt3_dly[175].CLK
clk => samp_cnt3_dly[176].CLK
clk => samp_cnt3_dly[177].CLK
clk => samp_cnt3_dly[178].CLK
clk => samp_cnt3_dly[179].CLK
clk => samp_cnt3_dly[180].CLK
clk => samp_cnt3_dly[181].CLK
clk => samp_cnt3_dly[182].CLK
clk => samp_cnt3_dly[183].CLK
clk => samp_cnt3_dly[184].CLK
clk => samp_cnt3_dly[185].CLK
clk => samp_cnt3_dly[186].CLK
clk => samp_cnt3_dly[187].CLK
clk => samp_cnt3_dly[188].CLK
clk => samp_cnt3_dly[189].CLK
clk => samp_cnt3_dly[190].CLK
clk => samp_cnt3_dly[191].CLK
clk => samp_cnt3_dly[192].CLK
clk => samp_cnt3_dly[193].CLK
clk => samp_cnt3_dly[194].CLK
clk => samp_cnt3_dly[195].CLK
clk => samp_cnt3_dly[196].CLK
clk => samp_cnt3_dly[197].CLK
clk => samp_cnt3_dly[198].CLK
clk => samp_cnt3_dly[199].CLK
clk => samp_cnt3_dly[200].CLK
clk => samp_cnt3_dly[201].CLK
clk => samp_cnt3_dly[202].CLK
clk => samp_cnt3_dly[203].CLK
clk => samp_cnt3_dly[204].CLK
clk => samp_cnt3_dly[205].CLK
clk => samp_cnt3_dly[206].CLK
clk => samp_cnt3_dly[207].CLK
clk => samp_cnt3_dly[208].CLK
clk => samp_cnt3_dly[209].CLK
clk => samp_cnt3_dly[210].CLK
clk => samp_cnt3_dly[211].CLK
clk => samp_cnt3_dly[212].CLK
clk => samp_cnt3_dly[213].CLK
clk => samp_cnt3_dly[214].CLK
clk => samp_cnt3_dly[215].CLK
clk => samp_cnt3_dly[216].CLK
clk => samp_cnt3_dly[217].CLK
clk => samp_cnt3_dly[218].CLK
clk => samp_cnt3_dly[219].CLK
clk => samp_cnt3_dly[220].CLK
clk => samp_cnt3_dly[221].CLK
clk => samp_cnt3_dly[222].CLK
clk => samp_cnt3_dly[223].CLK
clk => samp_cnt3_dly[224].CLK
clk => samp_cnt3_dly[225].CLK
clk => samp_cnt3_dly[226].CLK
clk => samp_cnt3_dly[227].CLK
clk => samp_cnt3_dly[228].CLK
clk => samp_cnt3_dly[229].CLK
clk => samp_cnt3_dly[230].CLK
clk => samp_cnt3_dly[231].CLK
clk => samp_cnt3_dly[232].CLK
clk => samp_cnt3_dly[233].CLK
clk => samp_cnt3_dly[234].CLK
clk => samp_cnt3_dly[235].CLK
clk => samp_cnt3_dly[236].CLK
clk => samp_cnt3_dly[237].CLK
clk => samp_cnt3_dly[238].CLK
clk => samp_cnt3_dly[239].CLK
clk => samp_cnt3_dly[240].CLK
clk => samp_cnt3_dly[241].CLK
clk => samp_cnt3_dly[242].CLK
clk => samp_cnt3_dly[243].CLK
clk => samp_cnt3_dly[244].CLK
clk => samp_cnt3_dly[245].CLK
clk => samp_cnt3_dly[246].CLK
clk => samp_cnt3_dly[247].CLK
clk => samp_cnt3_dly[248].CLK
clk => samp_cnt3_dly[249].CLK
clk => samp_cnt3_dly[250].CLK
clk => samp_cnt3_dly[251].CLK
clk => samp_cnt3_dly[252].CLK
clk => samp_cnt3_dly[253].CLK
clk => samp_cnt3_dly[254].CLK
clk => samp_cnt3_dly[255].CLK
clk => samp_cnt3_dly[256].CLK
clk => samp_cnt3_dly[257].CLK
clk => samp_cnt3_dly[258].CLK
clk => samp_cnt3_dly[259].CLK
clk => samp_cnt3_dly[260].CLK
clk => samp_cnt3_dly[261].CLK
clk => samp_cnt3_dly[262].CLK
clk => samp_cnt3_dly[263].CLK
clk => samp_cnt3_dly[264].CLK
clk => samp_cnt3_dly[265].CLK
clk => samp_cnt3_dly[266].CLK
clk => samp_cnt3_dly[267].CLK
clk => samp_cnt3_dly[268].CLK
clk => samp_cnt3_dly[269].CLK
clk => samp_cnt3_dly[270].CLK
clk => samp_cnt3_dly[271].CLK
clk => samp_cnt3_dly[272].CLK
clk => samp_cnt3_dly[273].CLK
clk => samp_cnt3_dly[274].CLK
clk => samp_cnt3_dly[275].CLK
clk => samp_cnt3_dly[276].CLK
clk => samp_cnt3_dly[277].CLK
clk => samp_cnt3_dly[278].CLK
clk => samp_cnt3_dly[279].CLK
clk => samp_cnt3_dly[280].CLK
clk => samp_cnt3_dly[281].CLK
clk => samp_cnt3_dly[282].CLK
clk => samp_cnt3_dly[283].CLK
clk => samp_cnt3_dly[284].CLK
clk => samp_cnt3_dly[285].CLK
clk => samp_cnt3_dly[286].CLK
clk => samp_cnt3_dly[287].CLK
clk => samp_cnt3_dly[288].CLK
clk => samp_cnt3_dly[289].CLK
clk => samp_cnt3_dly[290].CLK
clk => samp_cnt3_dly[291].CLK
clk => samp_cnt3_dly[292].CLK
clk => samp_cnt3_dly[293].CLK
clk => samp_cnt3_dly[294].CLK
clk => samp_cnt3_dly[295].CLK
clk => samp_cnt3_dly[296].CLK
clk => samp_cnt3_dly[297].CLK
clk => samp_cnt3_dly[298].CLK
clk => samp_cnt3_dly[299].CLK
clk => samp_cnt3_dly[300].CLK
clk => samp_cnt3_dly[301].CLK
clk => samp_cnt3_dly[302].CLK
clk => samp_cnt3_dly[303].CLK
clk => samp_cnt3_dly[304].CLK
clk => samp_cnt3_dly[305].CLK
clk => samp_cnt3_dly[306].CLK
clk => samp_cnt3_dly[307].CLK
clk => samp_cnt3_dly[308].CLK
clk => samp_cnt3_dly[309].CLK
clk => samp_cnt3_dly[310].CLK
clk => samp_cnt3_dly[311].CLK
clk => samp_cnt3_dly[312].CLK
clk => samp_cnt3_dly[313].CLK
clk => samp_cnt3_dly[314].CLK
clk => samp_cnt3_dly[315].CLK
clk => samp_cnt3_dly[316].CLK
clk => samp_cnt3_dly[317].CLK
clk => samp_cnt3_dly[318].CLK
clk => samp_cnt3_dly[319].CLK
clk => samp_cnt3_dly[320].CLK
clk => samp_cnt3_dly[321].CLK
clk => samp_cnt3_dly[322].CLK
clk => samp_cnt3_dly[323].CLK
clk => samp_cnt3_dly[324].CLK
clk => samp_cnt3_dly[325].CLK
clk => samp_cnt3_dly[326].CLK
clk => samp_cnt3_dly[327].CLK
clk => samp_cnt3_dly[328].CLK
clk => samp_cnt3_dly[329].CLK
clk => samp_cnt3_dly[330].CLK
clk => samp_cnt3_dly[331].CLK
clk => samp_cnt3_dly[332].CLK
clk => samp_cnt3_dly[333].CLK
clk => samp_cnt3_dly[334].CLK
clk => samp_cnt3_dly[335].CLK
clk => samp_cnt3_dly[336].CLK
clk => samp_cnt3_dly[337].CLK
clk => samp_cnt3_dly[338].CLK
clk => samp_cnt3_dly[339].CLK
clk => samp_cnt3_dly[340].CLK
clk => samp_cnt3_dly[341].CLK
clk => samp_cnt3_dly[342].CLK
clk => samp_cnt3_dly[343].CLK
clk => samp_cnt3_dly[344].CLK
clk => samp_cnt3_dly[345].CLK
clk => samp_cnt3_dly[346].CLK
clk => samp_cnt3_dly[347].CLK
clk => samp_cnt3_dly[348].CLK
clk => samp_cnt3_dly[349].CLK
clk => samp_cnt3_dly[350].CLK
clk => samp_cnt3_dly[351].CLK
clk => samp_cnt3_dly[352].CLK
clk => samp_cnt3_dly[353].CLK
clk => samp_cnt3_dly[354].CLK
clk => samp_cnt3_dly[355].CLK
clk => samp_cnt3_dly[356].CLK
clk => samp_cnt3_dly[357].CLK
clk => samp_cnt3_dly[358].CLK
clk => samp_cnt3_dly[359].CLK
clk => samp_cnt3_dly[360].CLK
clk => samp_cnt3_dly[361].CLK
clk => samp_cnt3_dly[362].CLK
clk => samp_cnt3_dly[363].CLK
clk => samp_cnt3_dly[364].CLK
clk => samp_cnt3_dly[365].CLK
clk => samp_cnt3_dly[366].CLK
clk => samp_cnt3_dly[367].CLK
clk => samp_cnt3_dly[368].CLK
clk => samp_cnt3_dly[369].CLK
clk => samp_cnt3_dly[370].CLK
clk => samp_cnt3_dly[371].CLK
clk => samp_cnt3_dly[372].CLK
clk => samp_cnt3_dly[373].CLK
clk => samp_cnt3_dly[374].CLK
clk => samp_cnt3_dly[375].CLK
clk => samp_cnt3_dly[376].CLK
clk => samp_cnt3_dly[377].CLK
clk => samp_cnt3_dly[378].CLK
clk => samp_cnt3_dly[379].CLK
clk => samp_cnt3_dly[380].CLK
clk => samp_cnt3_dly[381].CLK
clk => samp_cnt3_dly[382].CLK
clk => samp_cnt3_dly[383].CLK
clk => samp_cnt3_dly[384].CLK
clk => samp_cnt3_dly[385].CLK
clk => samp_cnt3_dly[386].CLK
clk => samp_cnt3_dly[387].CLK
clk => samp_cnt3_dly[388].CLK
clk => samp_cnt3_dly[389].CLK
clk => samp_cnt3_dly[390].CLK
clk => samp_cnt3_dly[391].CLK
clk => samp_cnt3_dly[392].CLK
clk => samp_cnt3_dly[393].CLK
clk => samp_cnt3_dly[394].CLK
clk => samp_cnt3_dly[395].CLK
clk => samp_cnt3_dly[396].CLK
clk => samp_cnt3_dly[397].CLK
clk => samp_cnt3_dly[398].CLK
clk => samp_cnt3_dly[399].CLK
clk => samp_cnt3_dly[400].CLK
clk => samp_cnt3_dly[401].CLK
clk => samp_cnt3_dly[402].CLK
clk => samp_cnt3_dly[403].CLK
clk => samp_cnt3_dly[404].CLK
clk => samp_cnt3_dly[405].CLK
clk => samp_cnt3_dly[406].CLK
clk => samp_cnt3_dly[407].CLK
clk => samp_cnt3_dly[408].CLK
clk => samp_cnt3_dly[409].CLK
clk => samp_cnt3_dly[410].CLK
clk => samp_cnt3_dly[411].CLK
clk => samp_cnt3_dly[412].CLK
clk => samp_cnt3_dly[413].CLK
clk => samp_cnt3_dly[414].CLK
clk => samp_cnt3_dly[415].CLK
clk => samp_cnt3_dly[416].CLK
clk => samp_cnt3_dly[417].CLK
clk => samp_cnt3_dly[418].CLK
clk => samp_cnt3_dly[419].CLK
clk => samp_cnt3_dly[420].CLK
clk => samp_cnt3_dly[421].CLK
clk => samp_cnt3_dly[422].CLK
clk => samp_cnt3_dly[423].CLK
clk => samp_cnt3_dly[424].CLK
clk => samp_cnt3_dly[425].CLK
clk => samp_cnt3_dly[426].CLK
clk => samp_cnt3_dly[427].CLK
clk => samp_cnt3_dly[428].CLK
clk => samp_cnt3_dly[429].CLK
clk => samp_cnt3_dly[430].CLK
clk => samp_cnt3_dly[431].CLK
clk => samp_cnt3_dly[432].CLK
clk => samp_cnt3_dly[433].CLK
clk => samp_cnt3_dly[434].CLK
clk => samp_cnt3_dly[435].CLK
clk => samp_cnt3_dly[436].CLK
clk => samp_cnt3_dly[437].CLK
clk => samp_cnt3_dly[438].CLK
clk => samp_cnt3_dly[439].CLK
clk => samp_cnt3_dly[440].CLK
clk => samp_cnt3_dly[441].CLK
clk => samp_cnt3_dly[442].CLK
clk => samp_cnt3_dly[443].CLK
clk => samp_cnt3_dly[444].CLK
clk => samp_cnt3_dly[445].CLK
clk => samp_cnt3_dly[446].CLK
clk => samp_cnt3_dly[447].CLK
clk => samp_cnt3_dly[448].CLK
clk => samp_cnt3_dly[449].CLK
clk => samp_cnt3_dly[450].CLK
clk => s_adc_en_r[0].CLK
clk => s_adc_en_r[1].CLK
clk => s_adc_en_r[2].CLK
clk => s_adc_en_r[3].CLK
clk => s_adc_en_r[4].CLK
clk => s_adc_en_r[5].CLK
clk => s_adc_en_r[6].CLK
clk => s_adc_en_r[7].CLK
clk => s_adc_en_r[8].CLK
clk => s_adc_en_r[9].CLK
clk => s_adc_en_r[10].CLK
clk => s_adc_en_r[11].CLK
clk => s_adc_en_r[12].CLK
clk => s_adc_en_r[13].CLK
clk => s_adc_en_r[14].CLK
clk => s_adc_en_r[15].CLK
clk => s_adc_en_r[16].CLK
clk => s_adc_en_r[17].CLK
clk => s_adc_en_r[18].CLK
clk => s_adc_en_r[19].CLK
clk => s_adc_en_r[20].CLK
clk => s_adc_en_r[21].CLK
clk => s_adc_en_r[22].CLK
clk => s_adc_en_r[23].CLK
clk => s_adc_en_r[24].CLK
clk => s_adc_en_r[25].CLK
clk => s_adc_en_r[26].CLK
clk => s_adc_en_r[27].CLK
clk => s_adc_en_r[28].CLK
clk => s_adc_en_r[29].CLK
clk => s_adc_en_r[30].CLK
clk => s_adc_en_r[31].CLK
clk => s_adc_en_r[32].CLK
clk => s_adc_en_r[33].CLK
clk => s_adc_en_r[34].CLK
clk => s_adc_en_r[35].CLK
clk => s_adc_en_r[36].CLK
clk => s_adc_en_r[37].CLK
clk => s_adc_en_r[38].CLK
clk => s_adc_en_r[39].CLK
clk => s_adc_en_r[40].CLK
clk => s_adc_en_r[41].CLK
clk => s_adc_en_r[42].CLK
clk => s_adc_en_r[43].CLK
clk => s_adc_en_r[44].CLK
clk => s_adc_en_r[45].CLK
clk => s_adc_en_r[46].CLK
clk => s_adc_en_r[47].CLK
clk => s_adc_en_r[48].CLK
clk => s_adc_en_r[49].CLK
clk => s_adc_en_r[50].CLK
clk => s_adc_en_r[51].CLK
clk => s_adc_en_r[52].CLK
clk => s_adc_en_r[53].CLK
clk => s_adc_en_r[54].CLK
clk => s_adc_en_r[55].CLK
clk => s_adc_en_r[56].CLK
clk => s_adc_en_r[57].CLK
clk => s_adc_en_r[58].CLK
clk => s_adc_en_r[59].CLK
clk => s_adc_en_r[60].CLK
clk => samp_cnt[0].CLK
clk => samp_cnt[1].CLK
clk => samp_cnt[2].CLK
clk => samp_cnt[3].CLK
clk => samp_cnt[4].CLK
clk => samp_cnt[5].CLK
clk => samp_cnt[6].CLK
clk => samp_cnt[7].CLK
clk => samp_cnt[8].CLK
clk => samp_cnt[9].CLK
clk => samp_cnt[10].CLK
clk => samp_cnt[11].CLK
clk => samp_cnt[12].CLK
clk => samp_cnt[13].CLK
clk => samp_cnt[14].CLK
clk => samp_cnt[15].CLK
clk => samp_reg[0].CLK
clk => samp_reg[1].CLK
clk => vsync_reg[0].CLK
clk => vsync_reg[1].CLK
clk => sampling_clk_gen:u_sampling_freq_gen.clk
clk => mcp3208_32ch_drv_top:ua_mcp3208_adc.CLK
clk => ADC128S022_top:u_acd128S022.CLK
vsync => sampling_clk_gen:u_sampling_freq_gen.reset
vsync => vsync_reg[0].DATAIN
hsync => ~NO_FANOUT~
gls_reset => write_ack.ACLR
gls_reset => read_ack.ENA
gls_clk => adc_data_buf:u_adc_data_buf.rdclock
gls_clk => read_ack.CLK
gls_clk => write_ack.CLK
wbs_address[0] => Mux0.IN2
wbs_address[0] => Mux1.IN2
wbs_address[0] => Mux2.IN2
wbs_address[0] => Mux3.IN2
wbs_address[0] => Mux4.IN2
wbs_address[0] => Mux5.IN2
wbs_address[0] => Mux6.IN2
wbs_address[0] => Mux7.IN2
wbs_address[0] => Mux8.IN2
wbs_address[0] => Mux9.IN2
wbs_address[0] => Mux10.IN2
wbs_address[0] => Mux11.IN2
wbs_address[0] => Mux12.IN2
wbs_address[0] => Mux13.IN2
wbs_address[0] => Mux14.IN2
wbs_address[0] => Mux15.IN2
wbs_address[0] => adc_data_buf:u_adc_data_buf.rdaddress[0]
wbs_address[1] => Mux0.IN1
wbs_address[1] => Mux1.IN1
wbs_address[1] => Mux2.IN1
wbs_address[1] => Mux3.IN1
wbs_address[1] => Mux4.IN1
wbs_address[1] => Mux5.IN1
wbs_address[1] => Mux6.IN1
wbs_address[1] => Mux7.IN1
wbs_address[1] => Mux8.IN1
wbs_address[1] => Mux9.IN1
wbs_address[1] => Mux10.IN1
wbs_address[1] => Mux11.IN1
wbs_address[1] => Mux12.IN1
wbs_address[1] => Mux13.IN1
wbs_address[1] => Mux14.IN1
wbs_address[1] => Mux15.IN1
wbs_address[1] => adc_data_buf:u_adc_data_buf.rdaddress[1]
wbs_address[2] => Mux0.IN0
wbs_address[2] => Mux1.IN0
wbs_address[2] => Mux2.IN0
wbs_address[2] => Mux3.IN0
wbs_address[2] => Mux4.IN0
wbs_address[2] => Mux5.IN0
wbs_address[2] => Mux6.IN0
wbs_address[2] => Mux7.IN0
wbs_address[2] => Mux8.IN0
wbs_address[2] => Mux9.IN0
wbs_address[2] => Mux10.IN0
wbs_address[2] => Mux11.IN0
wbs_address[2] => Mux12.IN0
wbs_address[2] => Mux13.IN0
wbs_address[2] => Mux14.IN0
wbs_address[2] => Mux15.IN0
wbs_address[2] => adc_data_buf:u_adc_data_buf.rdaddress[2]
wbs_address[3] => adc_data_buf:u_adc_data_buf.rdaddress[3]
wbs_address[4] => adc_data_buf:u_adc_data_buf.rdaddress[4]
wbs_address[5] => adc_data_buf:u_adc_data_buf.rdaddress[5]
wbs_address[6] => adc_data_buf:u_adc_data_buf.rdaddress[6]
wbs_address[7] => adc_data_buf:u_adc_data_buf.rdaddress[7]
wbs_address[8] => adc_data_buf:u_adc_data_buf.rdaddress[8]
wbs_address[9] => adc_data_buf:u_adc_data_buf.rdaddress[9]
wbs_address[10] => adc_data_buf:u_adc_data_buf.rdaddress[10]
wbs_address[11] => ~NO_FANOUT~
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[12] => wbs_readdata.OUTPUTSELECT
wbs_address[13] => ~NO_FANOUT~
wbs_address[14] => ~NO_FANOUT~
wbs_address[15] => ~NO_FANOUT~
wbs_writedata[0] => ~NO_FANOUT~
wbs_writedata[1] => ~NO_FANOUT~
wbs_writedata[2] => ~NO_FANOUT~
wbs_writedata[3] => ~NO_FANOUT~
wbs_writedata[4] => ~NO_FANOUT~
wbs_writedata[5] => ~NO_FANOUT~
wbs_writedata[6] => ~NO_FANOUT~
wbs_writedata[7] => ~NO_FANOUT~
wbs_writedata[8] => ~NO_FANOUT~
wbs_writedata[9] => ~NO_FANOUT~
wbs_writedata[10] => ~NO_FANOUT~
wbs_writedata[11] => ~NO_FANOUT~
wbs_writedata[12] => ~NO_FANOUT~
wbs_writedata[13] => ~NO_FANOUT~
wbs_writedata[14] => ~NO_FANOUT~
wbs_writedata[15] => ~NO_FANOUT~
wbs_readdata[0] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[1] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[2] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[3] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[4] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[5] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[6] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[7] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[8] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[9] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[10] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[11] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[12] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[13] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[14] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[15] <= wbs_readdata.DB_MAX_OUTPUT_PORT_TYPE
wbs_strobe => write_bloc.IN0
wbs_strobe => read_bloc.IN0
wbs_cycle => write_bloc.IN1
wbs_cycle => read_bloc.IN1
wbs_write => write_bloc.IN1
wbs_write => read_bloc.IN1
wbs_ack <= wbs_ack.DB_MAX_OUTPUT_PORT_TYPE
adcCLK0 <= mcp3208_32ch_drv_top:ua_mcp3208_adc.adcCLK
adcCS0[0] <= adcCS0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adcCS0[1] <= adcCS0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adcCS0[2] <= adcCS0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adcCS0[3] <= adcCS0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adcMOSI0 <= mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMOSI
adcMISO0[0] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[0]
adcMISO0[1] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[1]
adcMISO0[2] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[2]
adcMISO0[3] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[3]
adcMISO0[4] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[4]
adcMISO0[5] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[5]
adcMISO0[6] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[6]
adcMISO0[7] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[7]
adcMISO0[8] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[8]
adcMISO0[9] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[9]
adcMISO0[10] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[10]
adcMISO0[11] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[11]
adcMISO0[12] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[12]
adcMISO0[13] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[13]
adcMISO0[14] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[14]
adcMISO0[15] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[15]
adcMISO0[16] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[16]
adcMISO0[17] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[17]
adcMISO0[18] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[18]
adcMISO0[19] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[19]
adcMISO0[20] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[20]
adcMISO0[21] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[21]
adcMISO0[22] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[22]
adcMISO0[23] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[23]
adcMISO0[24] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[24]
adcMISO0[25] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[25]
adcMISO0[26] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[26]
adcMISO0[27] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[27]
adcMISO0[28] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[28]
adcMISO0[29] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[29]
adcMISO0[30] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[30]
adcMISO0[31] => mcp3208_32ch_drv_top:ua_mcp3208_adc.adcMISO[31]
adcCLK1 <= ADC128S022_top:u_acd128S022.adcCLK
adcCS1 <= ADC128S022_top:u_acd128S022.adcCS
adcMOSI1 <= ADC128S022_top:u_acd128S022.adcMOSI
adcMISO1 => ADC128S022_top:u_acd128S022.adcMISO
tp[0] <= <GND>
tp[1] <= s_adc_en.DB_MAX_OUTPUT_PORT_TYPE
tp[2] <= <GND>
tp[3] <= <GND>
tp[4] <= <GND>
tp[5] <= <GND>
tp[6] <= <GND>
tp[7] <= <GND>
tp[8] <= <GND>
tp[9] <= <GND>
tp[10] <= <GND>
tp[11] <= <GND>
tp[12] <= <GND>
tp[13] <= <GND>
tp[14] <= <GND>
tp[15] <= <GND>
tp[16] <= <GND>
tp[17] <= <GND>


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|adc_data_buf:u_adc_data_buf
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|adc_data_buf:u_adc_data_buf|altsyncram:altsyncram_component
wren_a => altsyncram_6oo3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6oo3:auto_generated.data_a[0]
data_a[1] => altsyncram_6oo3:auto_generated.data_a[1]
data_a[2] => altsyncram_6oo3:auto_generated.data_a[2]
data_a[3] => altsyncram_6oo3:auto_generated.data_a[3]
data_a[4] => altsyncram_6oo3:auto_generated.data_a[4]
data_a[5] => altsyncram_6oo3:auto_generated.data_a[5]
data_a[6] => altsyncram_6oo3:auto_generated.data_a[6]
data_a[7] => altsyncram_6oo3:auto_generated.data_a[7]
data_a[8] => altsyncram_6oo3:auto_generated.data_a[8]
data_a[9] => altsyncram_6oo3:auto_generated.data_a[9]
data_a[10] => altsyncram_6oo3:auto_generated.data_a[10]
data_a[11] => altsyncram_6oo3:auto_generated.data_a[11]
data_a[12] => altsyncram_6oo3:auto_generated.data_a[12]
data_a[13] => altsyncram_6oo3:auto_generated.data_a[13]
data_a[14] => altsyncram_6oo3:auto_generated.data_a[14]
data_a[15] => altsyncram_6oo3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_6oo3:auto_generated.address_a[0]
address_a[1] => altsyncram_6oo3:auto_generated.address_a[1]
address_a[2] => altsyncram_6oo3:auto_generated.address_a[2]
address_a[3] => altsyncram_6oo3:auto_generated.address_a[3]
address_a[4] => altsyncram_6oo3:auto_generated.address_a[4]
address_a[5] => altsyncram_6oo3:auto_generated.address_a[5]
address_a[6] => altsyncram_6oo3:auto_generated.address_a[6]
address_a[7] => altsyncram_6oo3:auto_generated.address_a[7]
address_a[8] => altsyncram_6oo3:auto_generated.address_a[8]
address_a[9] => altsyncram_6oo3:auto_generated.address_a[9]
address_a[10] => altsyncram_6oo3:auto_generated.address_a[10]
address_b[0] => altsyncram_6oo3:auto_generated.address_b[0]
address_b[1] => altsyncram_6oo3:auto_generated.address_b[1]
address_b[2] => altsyncram_6oo3:auto_generated.address_b[2]
address_b[3] => altsyncram_6oo3:auto_generated.address_b[3]
address_b[4] => altsyncram_6oo3:auto_generated.address_b[4]
address_b[5] => altsyncram_6oo3:auto_generated.address_b[5]
address_b[6] => altsyncram_6oo3:auto_generated.address_b[6]
address_b[7] => altsyncram_6oo3:auto_generated.address_b[7]
address_b[8] => altsyncram_6oo3:auto_generated.address_b[8]
address_b[9] => altsyncram_6oo3:auto_generated.address_b[9]
address_b[10] => altsyncram_6oo3:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6oo3:auto_generated.clock0
clock1 => altsyncram_6oo3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_6oo3:auto_generated.q_b[0]
q_b[1] <= altsyncram_6oo3:auto_generated.q_b[1]
q_b[2] <= altsyncram_6oo3:auto_generated.q_b[2]
q_b[3] <= altsyncram_6oo3:auto_generated.q_b[3]
q_b[4] <= altsyncram_6oo3:auto_generated.q_b[4]
q_b[5] <= altsyncram_6oo3:auto_generated.q_b[5]
q_b[6] <= altsyncram_6oo3:auto_generated.q_b[6]
q_b[7] <= altsyncram_6oo3:auto_generated.q_b[7]
q_b[8] <= altsyncram_6oo3:auto_generated.q_b[8]
q_b[9] <= altsyncram_6oo3:auto_generated.q_b[9]
q_b[10] <= altsyncram_6oo3:auto_generated.q_b[10]
q_b[11] <= altsyncram_6oo3:auto_generated.q_b[11]
q_b[12] <= altsyncram_6oo3:auto_generated.q_b[12]
q_b[13] <= altsyncram_6oo3:auto_generated.q_b[13]
q_b[14] <= altsyncram_6oo3:auto_generated.q_b[14]
q_b[15] <= altsyncram_6oo3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|adc_data_buf:u_adc_data_buf|altsyncram:altsyncram_component|altsyncram_6oo3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|sampling_clk_gen:u_sampling_freq_gen
clk => tmp.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
reset => tmp.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
div_ratio[0] => Equal0.IN46
div_ratio[0] => Add1.IN64
div_ratio[1] => Add1.IN62
div_ratio[1] => Equal0.IN45
div_ratio[2] => Add1.IN61
div_ratio[2] => Equal0.IN44
div_ratio[3] => Add1.IN60
div_ratio[3] => Equal0.IN43
div_ratio[4] => Add1.IN59
div_ratio[4] => Equal0.IN42
div_ratio[5] => Add1.IN58
div_ratio[5] => Equal0.IN41
div_ratio[6] => Add1.IN57
div_ratio[6] => Equal0.IN40
div_ratio[7] => Add1.IN56
div_ratio[7] => Equal0.IN39
div_ratio[8] => Add1.IN55
div_ratio[8] => Equal0.IN38
div_ratio[9] => Add1.IN54
div_ratio[9] => Equal0.IN37
div_ratio[10] => Add1.IN53
div_ratio[10] => Equal0.IN36
div_ratio[11] => Add1.IN52
div_ratio[11] => Equal0.IN35
div_ratio[12] => Add1.IN51
div_ratio[12] => Equal0.IN34
div_ratio[13] => Add1.IN50
div_ratio[13] => Equal0.IN33
div_ratio[14] => Add1.IN49
div_ratio[14] => Equal0.IN32
div_ratio[15] => Add1.IN48
div_ratio[15] => Equal0.IN31
div_ratio[16] => Add1.IN47
div_ratio[16] => Equal0.IN30
div_ratio[17] => Add1.IN46
div_ratio[17] => Equal0.IN29
div_ratio[18] => Add1.IN45
div_ratio[18] => Equal0.IN28
div_ratio[19] => Add1.IN44
div_ratio[19] => Equal0.IN27
div_ratio[20] => Add1.IN43
div_ratio[20] => Equal0.IN26
div_ratio[21] => Add1.IN42
div_ratio[21] => Equal0.IN25
div_ratio[22] => Add1.IN41
div_ratio[22] => Equal0.IN24
div_ratio[23] => Add1.IN40
div_ratio[23] => Equal0.IN23
div_ratio[24] => Add1.IN39
div_ratio[24] => Equal0.IN22
div_ratio[25] => Add1.IN38
div_ratio[25] => Equal0.IN21
div_ratio[26] => Add1.IN37
div_ratio[26] => Equal0.IN20
div_ratio[27] => Add1.IN36
div_ratio[27] => Equal0.IN19
div_ratio[28] => Add1.IN35
div_ratio[28] => Equal0.IN18
div_ratio[29] => Add1.IN34
div_ratio[29] => Equal0.IN17
div_ratio[30] => Add1.IN33
div_ratio[30] => Equal0.IN16
div_ratio[31] => Add1.IN32
div_ratio[31] => Equal0.IN15
div_ratio[31] => Add1.IN63
div_ratio[31] => Add1.IN65
clock_out <= tmp.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc
CLK => spi_master:u00_mcp3208.clock
CLK => rxData_valid~reg0.CLK
CLK => adcBusy_r[0].CLK
CLK => adcBusy_r[1].CLK
CLK => spi_master:u01_mcp3208.clock
CLK => spi_master:u02_mcp3208.clock
CLK => spi_master:u03_mcp3208.clock
CLK => spi_master:u04_mcp3208.clock
CLK => spi_master:u05_mcp3208.clock
CLK => spi_master:u06_mcp3208.clock
CLK => spi_master:u07_mcp3208.clock
CLK => spi_master:u08_mcp3208.clock
CLK => spi_master:u09_mcp3208.clock
CLK => spi_master:u10_mcp3208.clock
CLK => spi_master:u11_mcp3208.clock
CLK => spi_master:u12_mcp3208.clock
CLK => spi_master:u13_mcp3208.clock
CLK => spi_master:u14_mcp3208.clock
CLK => spi_master:u15_mcp3208.clock
CLK => spi_master:u16_mcp3208.clock
CLK => spi_master:u17_mcp3208.clock
CLK => spi_master:u18_mcp3208.clock
CLK => spi_master:u19_mcp3208.clock
CLK => spi_master:u20_mcp3208.clock
CLK => spi_master:u21_mcp3208.clock
CLK => spi_master:u22_mcp3208.clock
CLK => spi_master:u23_mcp3208.clock
CLK => spi_master:u24_mcp3208.clock
CLK => spi_master:u25_mcp3208.clock
CLK => spi_master:u26_mcp3208.clock
CLK => spi_master:u27_mcp3208.clock
CLK => spi_master:u28_mcp3208.clock
CLK => spi_master:u29_mcp3208.clock
CLK => spi_master:u30_mcp3208.clock
CLK => spi_master:u31_mcp3208.clock
reset => spi_master:u00_mcp3208.reset_n
reset => spi_master:u01_mcp3208.reset_n
reset => spi_master:u02_mcp3208.reset_n
reset => spi_master:u03_mcp3208.reset_n
reset => spi_master:u04_mcp3208.reset_n
reset => spi_master:u05_mcp3208.reset_n
reset => spi_master:u06_mcp3208.reset_n
reset => spi_master:u07_mcp3208.reset_n
reset => spi_master:u08_mcp3208.reset_n
reset => spi_master:u09_mcp3208.reset_n
reset => spi_master:u10_mcp3208.reset_n
reset => spi_master:u11_mcp3208.reset_n
reset => spi_master:u12_mcp3208.reset_n
reset => spi_master:u13_mcp3208.reset_n
reset => spi_master:u14_mcp3208.reset_n
reset => spi_master:u15_mcp3208.reset_n
reset => spi_master:u16_mcp3208.reset_n
reset => spi_master:u17_mcp3208.reset_n
reset => spi_master:u18_mcp3208.reset_n
reset => spi_master:u19_mcp3208.reset_n
reset => spi_master:u20_mcp3208.reset_n
reset => spi_master:u21_mcp3208.reset_n
reset => spi_master:u22_mcp3208.reset_n
reset => spi_master:u23_mcp3208.reset_n
reset => spi_master:u24_mcp3208.reset_n
reset => spi_master:u25_mcp3208.reset_n
reset => spi_master:u26_mcp3208.reset_n
reset => spi_master:u27_mcp3208.reset_n
reset => spi_master:u28_mcp3208.reset_n
reset => spi_master:u29_mcp3208.reset_n
reset => spi_master:u30_mcp3208.reset_n
reset => spi_master:u31_mcp3208.reset_n
reset => rxData_valid~reg0.ACLR
reset => adcBusy_r[0].ACLR
reset => adcBusy_r[1].ACLR
txData[0] => spi_master:u00_mcp3208.tx_data[0]
txData[0] => spi_master:u01_mcp3208.tx_data[0]
txData[0] => spi_master:u02_mcp3208.tx_data[0]
txData[0] => spi_master:u03_mcp3208.tx_data[0]
txData[0] => spi_master:u04_mcp3208.tx_data[0]
txData[0] => spi_master:u05_mcp3208.tx_data[0]
txData[0] => spi_master:u06_mcp3208.tx_data[0]
txData[0] => spi_master:u07_mcp3208.tx_data[0]
txData[0] => spi_master:u08_mcp3208.tx_data[0]
txData[0] => spi_master:u09_mcp3208.tx_data[0]
txData[0] => spi_master:u10_mcp3208.tx_data[0]
txData[0] => spi_master:u11_mcp3208.tx_data[0]
txData[0] => spi_master:u12_mcp3208.tx_data[0]
txData[0] => spi_master:u13_mcp3208.tx_data[0]
txData[0] => spi_master:u14_mcp3208.tx_data[0]
txData[0] => spi_master:u15_mcp3208.tx_data[0]
txData[0] => spi_master:u16_mcp3208.tx_data[0]
txData[0] => spi_master:u17_mcp3208.tx_data[0]
txData[0] => spi_master:u18_mcp3208.tx_data[0]
txData[0] => spi_master:u19_mcp3208.tx_data[0]
txData[0] => spi_master:u20_mcp3208.tx_data[0]
txData[0] => spi_master:u21_mcp3208.tx_data[0]
txData[0] => spi_master:u22_mcp3208.tx_data[0]
txData[0] => spi_master:u23_mcp3208.tx_data[0]
txData[0] => spi_master:u24_mcp3208.tx_data[0]
txData[0] => spi_master:u25_mcp3208.tx_data[0]
txData[0] => spi_master:u26_mcp3208.tx_data[0]
txData[0] => spi_master:u27_mcp3208.tx_data[0]
txData[0] => spi_master:u28_mcp3208.tx_data[0]
txData[0] => spi_master:u29_mcp3208.tx_data[0]
txData[0] => spi_master:u30_mcp3208.tx_data[0]
txData[0] => spi_master:u31_mcp3208.tx_data[0]
txData[1] => spi_master:u00_mcp3208.tx_data[1]
txData[1] => spi_master:u01_mcp3208.tx_data[1]
txData[1] => spi_master:u02_mcp3208.tx_data[1]
txData[1] => spi_master:u03_mcp3208.tx_data[1]
txData[1] => spi_master:u04_mcp3208.tx_data[1]
txData[1] => spi_master:u05_mcp3208.tx_data[1]
txData[1] => spi_master:u06_mcp3208.tx_data[1]
txData[1] => spi_master:u07_mcp3208.tx_data[1]
txData[1] => spi_master:u08_mcp3208.tx_data[1]
txData[1] => spi_master:u09_mcp3208.tx_data[1]
txData[1] => spi_master:u10_mcp3208.tx_data[1]
txData[1] => spi_master:u11_mcp3208.tx_data[1]
txData[1] => spi_master:u12_mcp3208.tx_data[1]
txData[1] => spi_master:u13_mcp3208.tx_data[1]
txData[1] => spi_master:u14_mcp3208.tx_data[1]
txData[1] => spi_master:u15_mcp3208.tx_data[1]
txData[1] => spi_master:u16_mcp3208.tx_data[1]
txData[1] => spi_master:u17_mcp3208.tx_data[1]
txData[1] => spi_master:u18_mcp3208.tx_data[1]
txData[1] => spi_master:u19_mcp3208.tx_data[1]
txData[1] => spi_master:u20_mcp3208.tx_data[1]
txData[1] => spi_master:u21_mcp3208.tx_data[1]
txData[1] => spi_master:u22_mcp3208.tx_data[1]
txData[1] => spi_master:u23_mcp3208.tx_data[1]
txData[1] => spi_master:u24_mcp3208.tx_data[1]
txData[1] => spi_master:u25_mcp3208.tx_data[1]
txData[1] => spi_master:u26_mcp3208.tx_data[1]
txData[1] => spi_master:u27_mcp3208.tx_data[1]
txData[1] => spi_master:u28_mcp3208.tx_data[1]
txData[1] => spi_master:u29_mcp3208.tx_data[1]
txData[1] => spi_master:u30_mcp3208.tx_data[1]
txData[1] => spi_master:u31_mcp3208.tx_data[1]
txData[2] => spi_master:u00_mcp3208.tx_data[2]
txData[2] => spi_master:u01_mcp3208.tx_data[2]
txData[2] => spi_master:u02_mcp3208.tx_data[2]
txData[2] => spi_master:u03_mcp3208.tx_data[2]
txData[2] => spi_master:u04_mcp3208.tx_data[2]
txData[2] => spi_master:u05_mcp3208.tx_data[2]
txData[2] => spi_master:u06_mcp3208.tx_data[2]
txData[2] => spi_master:u07_mcp3208.tx_data[2]
txData[2] => spi_master:u08_mcp3208.tx_data[2]
txData[2] => spi_master:u09_mcp3208.tx_data[2]
txData[2] => spi_master:u10_mcp3208.tx_data[2]
txData[2] => spi_master:u11_mcp3208.tx_data[2]
txData[2] => spi_master:u12_mcp3208.tx_data[2]
txData[2] => spi_master:u13_mcp3208.tx_data[2]
txData[2] => spi_master:u14_mcp3208.tx_data[2]
txData[2] => spi_master:u15_mcp3208.tx_data[2]
txData[2] => spi_master:u16_mcp3208.tx_data[2]
txData[2] => spi_master:u17_mcp3208.tx_data[2]
txData[2] => spi_master:u18_mcp3208.tx_data[2]
txData[2] => spi_master:u19_mcp3208.tx_data[2]
txData[2] => spi_master:u20_mcp3208.tx_data[2]
txData[2] => spi_master:u21_mcp3208.tx_data[2]
txData[2] => spi_master:u22_mcp3208.tx_data[2]
txData[2] => spi_master:u23_mcp3208.tx_data[2]
txData[2] => spi_master:u24_mcp3208.tx_data[2]
txData[2] => spi_master:u25_mcp3208.tx_data[2]
txData[2] => spi_master:u26_mcp3208.tx_data[2]
txData[2] => spi_master:u27_mcp3208.tx_data[2]
txData[2] => spi_master:u28_mcp3208.tx_data[2]
txData[2] => spi_master:u29_mcp3208.tx_data[2]
txData[2] => spi_master:u30_mcp3208.tx_data[2]
txData[2] => spi_master:u31_mcp3208.tx_data[2]
txData[3] => spi_master:u00_mcp3208.tx_data[3]
txData[3] => spi_master:u01_mcp3208.tx_data[3]
txData[3] => spi_master:u02_mcp3208.tx_data[3]
txData[3] => spi_master:u03_mcp3208.tx_data[3]
txData[3] => spi_master:u04_mcp3208.tx_data[3]
txData[3] => spi_master:u05_mcp3208.tx_data[3]
txData[3] => spi_master:u06_mcp3208.tx_data[3]
txData[3] => spi_master:u07_mcp3208.tx_data[3]
txData[3] => spi_master:u08_mcp3208.tx_data[3]
txData[3] => spi_master:u09_mcp3208.tx_data[3]
txData[3] => spi_master:u10_mcp3208.tx_data[3]
txData[3] => spi_master:u11_mcp3208.tx_data[3]
txData[3] => spi_master:u12_mcp3208.tx_data[3]
txData[3] => spi_master:u13_mcp3208.tx_data[3]
txData[3] => spi_master:u14_mcp3208.tx_data[3]
txData[3] => spi_master:u15_mcp3208.tx_data[3]
txData[3] => spi_master:u16_mcp3208.tx_data[3]
txData[3] => spi_master:u17_mcp3208.tx_data[3]
txData[3] => spi_master:u18_mcp3208.tx_data[3]
txData[3] => spi_master:u19_mcp3208.tx_data[3]
txData[3] => spi_master:u20_mcp3208.tx_data[3]
txData[3] => spi_master:u21_mcp3208.tx_data[3]
txData[3] => spi_master:u22_mcp3208.tx_data[3]
txData[3] => spi_master:u23_mcp3208.tx_data[3]
txData[3] => spi_master:u24_mcp3208.tx_data[3]
txData[3] => spi_master:u25_mcp3208.tx_data[3]
txData[3] => spi_master:u26_mcp3208.tx_data[3]
txData[3] => spi_master:u27_mcp3208.tx_data[3]
txData[3] => spi_master:u28_mcp3208.tx_data[3]
txData[3] => spi_master:u29_mcp3208.tx_data[3]
txData[3] => spi_master:u30_mcp3208.tx_data[3]
txData[3] => spi_master:u31_mcp3208.tx_data[3]
txData[4] => spi_master:u00_mcp3208.tx_data[4]
txData[4] => spi_master:u01_mcp3208.tx_data[4]
txData[4] => spi_master:u02_mcp3208.tx_data[4]
txData[4] => spi_master:u03_mcp3208.tx_data[4]
txData[4] => spi_master:u04_mcp3208.tx_data[4]
txData[4] => spi_master:u05_mcp3208.tx_data[4]
txData[4] => spi_master:u06_mcp3208.tx_data[4]
txData[4] => spi_master:u07_mcp3208.tx_data[4]
txData[4] => spi_master:u08_mcp3208.tx_data[4]
txData[4] => spi_master:u09_mcp3208.tx_data[4]
txData[4] => spi_master:u10_mcp3208.tx_data[4]
txData[4] => spi_master:u11_mcp3208.tx_data[4]
txData[4] => spi_master:u12_mcp3208.tx_data[4]
txData[4] => spi_master:u13_mcp3208.tx_data[4]
txData[4] => spi_master:u14_mcp3208.tx_data[4]
txData[4] => spi_master:u15_mcp3208.tx_data[4]
txData[4] => spi_master:u16_mcp3208.tx_data[4]
txData[4] => spi_master:u17_mcp3208.tx_data[4]
txData[4] => spi_master:u18_mcp3208.tx_data[4]
txData[4] => spi_master:u19_mcp3208.tx_data[4]
txData[4] => spi_master:u20_mcp3208.tx_data[4]
txData[4] => spi_master:u21_mcp3208.tx_data[4]
txData[4] => spi_master:u22_mcp3208.tx_data[4]
txData[4] => spi_master:u23_mcp3208.tx_data[4]
txData[4] => spi_master:u24_mcp3208.tx_data[4]
txData[4] => spi_master:u25_mcp3208.tx_data[4]
txData[4] => spi_master:u26_mcp3208.tx_data[4]
txData[4] => spi_master:u27_mcp3208.tx_data[4]
txData[4] => spi_master:u28_mcp3208.tx_data[4]
txData[4] => spi_master:u29_mcp3208.tx_data[4]
txData[4] => spi_master:u30_mcp3208.tx_data[4]
txData[4] => spi_master:u31_mcp3208.tx_data[4]
txData[5] => spi_master:u00_mcp3208.tx_data[5]
txData[5] => spi_master:u01_mcp3208.tx_data[5]
txData[5] => spi_master:u02_mcp3208.tx_data[5]
txData[5] => spi_master:u03_mcp3208.tx_data[5]
txData[5] => spi_master:u04_mcp3208.tx_data[5]
txData[5] => spi_master:u05_mcp3208.tx_data[5]
txData[5] => spi_master:u06_mcp3208.tx_data[5]
txData[5] => spi_master:u07_mcp3208.tx_data[5]
txData[5] => spi_master:u08_mcp3208.tx_data[5]
txData[5] => spi_master:u09_mcp3208.tx_data[5]
txData[5] => spi_master:u10_mcp3208.tx_data[5]
txData[5] => spi_master:u11_mcp3208.tx_data[5]
txData[5] => spi_master:u12_mcp3208.tx_data[5]
txData[5] => spi_master:u13_mcp3208.tx_data[5]
txData[5] => spi_master:u14_mcp3208.tx_data[5]
txData[5] => spi_master:u15_mcp3208.tx_data[5]
txData[5] => spi_master:u16_mcp3208.tx_data[5]
txData[5] => spi_master:u17_mcp3208.tx_data[5]
txData[5] => spi_master:u18_mcp3208.tx_data[5]
txData[5] => spi_master:u19_mcp3208.tx_data[5]
txData[5] => spi_master:u20_mcp3208.tx_data[5]
txData[5] => spi_master:u21_mcp3208.tx_data[5]
txData[5] => spi_master:u22_mcp3208.tx_data[5]
txData[5] => spi_master:u23_mcp3208.tx_data[5]
txData[5] => spi_master:u24_mcp3208.tx_data[5]
txData[5] => spi_master:u25_mcp3208.tx_data[5]
txData[5] => spi_master:u26_mcp3208.tx_data[5]
txData[5] => spi_master:u27_mcp3208.tx_data[5]
txData[5] => spi_master:u28_mcp3208.tx_data[5]
txData[5] => spi_master:u29_mcp3208.tx_data[5]
txData[5] => spi_master:u30_mcp3208.tx_data[5]
txData[5] => spi_master:u31_mcp3208.tx_data[5]
txData[6] => spi_master:u00_mcp3208.tx_data[6]
txData[6] => spi_master:u01_mcp3208.tx_data[6]
txData[6] => spi_master:u02_mcp3208.tx_data[6]
txData[6] => spi_master:u03_mcp3208.tx_data[6]
txData[6] => spi_master:u04_mcp3208.tx_data[6]
txData[6] => spi_master:u05_mcp3208.tx_data[6]
txData[6] => spi_master:u06_mcp3208.tx_data[6]
txData[6] => spi_master:u07_mcp3208.tx_data[6]
txData[6] => spi_master:u08_mcp3208.tx_data[6]
txData[6] => spi_master:u09_mcp3208.tx_data[6]
txData[6] => spi_master:u10_mcp3208.tx_data[6]
txData[6] => spi_master:u11_mcp3208.tx_data[6]
txData[6] => spi_master:u12_mcp3208.tx_data[6]
txData[6] => spi_master:u13_mcp3208.tx_data[6]
txData[6] => spi_master:u14_mcp3208.tx_data[6]
txData[6] => spi_master:u15_mcp3208.tx_data[6]
txData[6] => spi_master:u16_mcp3208.tx_data[6]
txData[6] => spi_master:u17_mcp3208.tx_data[6]
txData[6] => spi_master:u18_mcp3208.tx_data[6]
txData[6] => spi_master:u19_mcp3208.tx_data[6]
txData[6] => spi_master:u20_mcp3208.tx_data[6]
txData[6] => spi_master:u21_mcp3208.tx_data[6]
txData[6] => spi_master:u22_mcp3208.tx_data[6]
txData[6] => spi_master:u23_mcp3208.tx_data[6]
txData[6] => spi_master:u24_mcp3208.tx_data[6]
txData[6] => spi_master:u25_mcp3208.tx_data[6]
txData[6] => spi_master:u26_mcp3208.tx_data[6]
txData[6] => spi_master:u27_mcp3208.tx_data[6]
txData[6] => spi_master:u28_mcp3208.tx_data[6]
txData[6] => spi_master:u29_mcp3208.tx_data[6]
txData[6] => spi_master:u30_mcp3208.tx_data[6]
txData[6] => spi_master:u31_mcp3208.tx_data[6]
txData[7] => spi_master:u00_mcp3208.tx_data[7]
txData[7] => spi_master:u01_mcp3208.tx_data[7]
txData[7] => spi_master:u02_mcp3208.tx_data[7]
txData[7] => spi_master:u03_mcp3208.tx_data[7]
txData[7] => spi_master:u04_mcp3208.tx_data[7]
txData[7] => spi_master:u05_mcp3208.tx_data[7]
txData[7] => spi_master:u06_mcp3208.tx_data[7]
txData[7] => spi_master:u07_mcp3208.tx_data[7]
txData[7] => spi_master:u08_mcp3208.tx_data[7]
txData[7] => spi_master:u09_mcp3208.tx_data[7]
txData[7] => spi_master:u10_mcp3208.tx_data[7]
txData[7] => spi_master:u11_mcp3208.tx_data[7]
txData[7] => spi_master:u12_mcp3208.tx_data[7]
txData[7] => spi_master:u13_mcp3208.tx_data[7]
txData[7] => spi_master:u14_mcp3208.tx_data[7]
txData[7] => spi_master:u15_mcp3208.tx_data[7]
txData[7] => spi_master:u16_mcp3208.tx_data[7]
txData[7] => spi_master:u17_mcp3208.tx_data[7]
txData[7] => spi_master:u18_mcp3208.tx_data[7]
txData[7] => spi_master:u19_mcp3208.tx_data[7]
txData[7] => spi_master:u20_mcp3208.tx_data[7]
txData[7] => spi_master:u21_mcp3208.tx_data[7]
txData[7] => spi_master:u22_mcp3208.tx_data[7]
txData[7] => spi_master:u23_mcp3208.tx_data[7]
txData[7] => spi_master:u24_mcp3208.tx_data[7]
txData[7] => spi_master:u25_mcp3208.tx_data[7]
txData[7] => spi_master:u26_mcp3208.tx_data[7]
txData[7] => spi_master:u27_mcp3208.tx_data[7]
txData[7] => spi_master:u28_mcp3208.tx_data[7]
txData[7] => spi_master:u29_mcp3208.tx_data[7]
txData[7] => spi_master:u30_mcp3208.tx_data[7]
txData[7] => spi_master:u31_mcp3208.tx_data[7]
txData[8] => spi_master:u00_mcp3208.tx_data[8]
txData[8] => spi_master:u01_mcp3208.tx_data[8]
txData[8] => spi_master:u02_mcp3208.tx_data[8]
txData[8] => spi_master:u03_mcp3208.tx_data[8]
txData[8] => spi_master:u04_mcp3208.tx_data[8]
txData[8] => spi_master:u05_mcp3208.tx_data[8]
txData[8] => spi_master:u06_mcp3208.tx_data[8]
txData[8] => spi_master:u07_mcp3208.tx_data[8]
txData[8] => spi_master:u08_mcp3208.tx_data[8]
txData[8] => spi_master:u09_mcp3208.tx_data[8]
txData[8] => spi_master:u10_mcp3208.tx_data[8]
txData[8] => spi_master:u11_mcp3208.tx_data[8]
txData[8] => spi_master:u12_mcp3208.tx_data[8]
txData[8] => spi_master:u13_mcp3208.tx_data[8]
txData[8] => spi_master:u14_mcp3208.tx_data[8]
txData[8] => spi_master:u15_mcp3208.tx_data[8]
txData[8] => spi_master:u16_mcp3208.tx_data[8]
txData[8] => spi_master:u17_mcp3208.tx_data[8]
txData[8] => spi_master:u18_mcp3208.tx_data[8]
txData[8] => spi_master:u19_mcp3208.tx_data[8]
txData[8] => spi_master:u20_mcp3208.tx_data[8]
txData[8] => spi_master:u21_mcp3208.tx_data[8]
txData[8] => spi_master:u22_mcp3208.tx_data[8]
txData[8] => spi_master:u23_mcp3208.tx_data[8]
txData[8] => spi_master:u24_mcp3208.tx_data[8]
txData[8] => spi_master:u25_mcp3208.tx_data[8]
txData[8] => spi_master:u26_mcp3208.tx_data[8]
txData[8] => spi_master:u27_mcp3208.tx_data[8]
txData[8] => spi_master:u28_mcp3208.tx_data[8]
txData[8] => spi_master:u29_mcp3208.tx_data[8]
txData[8] => spi_master:u30_mcp3208.tx_data[8]
txData[8] => spi_master:u31_mcp3208.tx_data[8]
txData[9] => spi_master:u00_mcp3208.tx_data[9]
txData[9] => spi_master:u01_mcp3208.tx_data[9]
txData[9] => spi_master:u02_mcp3208.tx_data[9]
txData[9] => spi_master:u03_mcp3208.tx_data[9]
txData[9] => spi_master:u04_mcp3208.tx_data[9]
txData[9] => spi_master:u05_mcp3208.tx_data[9]
txData[9] => spi_master:u06_mcp3208.tx_data[9]
txData[9] => spi_master:u07_mcp3208.tx_data[9]
txData[9] => spi_master:u08_mcp3208.tx_data[9]
txData[9] => spi_master:u09_mcp3208.tx_data[9]
txData[9] => spi_master:u10_mcp3208.tx_data[9]
txData[9] => spi_master:u11_mcp3208.tx_data[9]
txData[9] => spi_master:u12_mcp3208.tx_data[9]
txData[9] => spi_master:u13_mcp3208.tx_data[9]
txData[9] => spi_master:u14_mcp3208.tx_data[9]
txData[9] => spi_master:u15_mcp3208.tx_data[9]
txData[9] => spi_master:u16_mcp3208.tx_data[9]
txData[9] => spi_master:u17_mcp3208.tx_data[9]
txData[9] => spi_master:u18_mcp3208.tx_data[9]
txData[9] => spi_master:u19_mcp3208.tx_data[9]
txData[9] => spi_master:u20_mcp3208.tx_data[9]
txData[9] => spi_master:u21_mcp3208.tx_data[9]
txData[9] => spi_master:u22_mcp3208.tx_data[9]
txData[9] => spi_master:u23_mcp3208.tx_data[9]
txData[9] => spi_master:u24_mcp3208.tx_data[9]
txData[9] => spi_master:u25_mcp3208.tx_data[9]
txData[9] => spi_master:u26_mcp3208.tx_data[9]
txData[9] => spi_master:u27_mcp3208.tx_data[9]
txData[9] => spi_master:u28_mcp3208.tx_data[9]
txData[9] => spi_master:u29_mcp3208.tx_data[9]
txData[9] => spi_master:u30_mcp3208.tx_data[9]
txData[9] => spi_master:u31_mcp3208.tx_data[9]
txData[10] => spi_master:u00_mcp3208.tx_data[10]
txData[10] => spi_master:u01_mcp3208.tx_data[10]
txData[10] => spi_master:u02_mcp3208.tx_data[10]
txData[10] => spi_master:u03_mcp3208.tx_data[10]
txData[10] => spi_master:u04_mcp3208.tx_data[10]
txData[10] => spi_master:u05_mcp3208.tx_data[10]
txData[10] => spi_master:u06_mcp3208.tx_data[10]
txData[10] => spi_master:u07_mcp3208.tx_data[10]
txData[10] => spi_master:u08_mcp3208.tx_data[10]
txData[10] => spi_master:u09_mcp3208.tx_data[10]
txData[10] => spi_master:u10_mcp3208.tx_data[10]
txData[10] => spi_master:u11_mcp3208.tx_data[10]
txData[10] => spi_master:u12_mcp3208.tx_data[10]
txData[10] => spi_master:u13_mcp3208.tx_data[10]
txData[10] => spi_master:u14_mcp3208.tx_data[10]
txData[10] => spi_master:u15_mcp3208.tx_data[10]
txData[10] => spi_master:u16_mcp3208.tx_data[10]
txData[10] => spi_master:u17_mcp3208.tx_data[10]
txData[10] => spi_master:u18_mcp3208.tx_data[10]
txData[10] => spi_master:u19_mcp3208.tx_data[10]
txData[10] => spi_master:u20_mcp3208.tx_data[10]
txData[10] => spi_master:u21_mcp3208.tx_data[10]
txData[10] => spi_master:u22_mcp3208.tx_data[10]
txData[10] => spi_master:u23_mcp3208.tx_data[10]
txData[10] => spi_master:u24_mcp3208.tx_data[10]
txData[10] => spi_master:u25_mcp3208.tx_data[10]
txData[10] => spi_master:u26_mcp3208.tx_data[10]
txData[10] => spi_master:u27_mcp3208.tx_data[10]
txData[10] => spi_master:u28_mcp3208.tx_data[10]
txData[10] => spi_master:u29_mcp3208.tx_data[10]
txData[10] => spi_master:u30_mcp3208.tx_data[10]
txData[10] => spi_master:u31_mcp3208.tx_data[10]
txData[11] => spi_master:u00_mcp3208.tx_data[11]
txData[11] => spi_master:u01_mcp3208.tx_data[11]
txData[11] => spi_master:u02_mcp3208.tx_data[11]
txData[11] => spi_master:u03_mcp3208.tx_data[11]
txData[11] => spi_master:u04_mcp3208.tx_data[11]
txData[11] => spi_master:u05_mcp3208.tx_data[11]
txData[11] => spi_master:u06_mcp3208.tx_data[11]
txData[11] => spi_master:u07_mcp3208.tx_data[11]
txData[11] => spi_master:u08_mcp3208.tx_data[11]
txData[11] => spi_master:u09_mcp3208.tx_data[11]
txData[11] => spi_master:u10_mcp3208.tx_data[11]
txData[11] => spi_master:u11_mcp3208.tx_data[11]
txData[11] => spi_master:u12_mcp3208.tx_data[11]
txData[11] => spi_master:u13_mcp3208.tx_data[11]
txData[11] => spi_master:u14_mcp3208.tx_data[11]
txData[11] => spi_master:u15_mcp3208.tx_data[11]
txData[11] => spi_master:u16_mcp3208.tx_data[11]
txData[11] => spi_master:u17_mcp3208.tx_data[11]
txData[11] => spi_master:u18_mcp3208.tx_data[11]
txData[11] => spi_master:u19_mcp3208.tx_data[11]
txData[11] => spi_master:u20_mcp3208.tx_data[11]
txData[11] => spi_master:u21_mcp3208.tx_data[11]
txData[11] => spi_master:u22_mcp3208.tx_data[11]
txData[11] => spi_master:u23_mcp3208.tx_data[11]
txData[11] => spi_master:u24_mcp3208.tx_data[11]
txData[11] => spi_master:u25_mcp3208.tx_data[11]
txData[11] => spi_master:u26_mcp3208.tx_data[11]
txData[11] => spi_master:u27_mcp3208.tx_data[11]
txData[11] => spi_master:u28_mcp3208.tx_data[11]
txData[11] => spi_master:u29_mcp3208.tx_data[11]
txData[11] => spi_master:u30_mcp3208.tx_data[11]
txData[11] => spi_master:u31_mcp3208.tx_data[11]
txData[12] => spi_master:u00_mcp3208.tx_data[12]
txData[12] => spi_master:u01_mcp3208.tx_data[12]
txData[12] => spi_master:u02_mcp3208.tx_data[12]
txData[12] => spi_master:u03_mcp3208.tx_data[12]
txData[12] => spi_master:u04_mcp3208.tx_data[12]
txData[12] => spi_master:u05_mcp3208.tx_data[12]
txData[12] => spi_master:u06_mcp3208.tx_data[12]
txData[12] => spi_master:u07_mcp3208.tx_data[12]
txData[12] => spi_master:u08_mcp3208.tx_data[12]
txData[12] => spi_master:u09_mcp3208.tx_data[12]
txData[12] => spi_master:u10_mcp3208.tx_data[12]
txData[12] => spi_master:u11_mcp3208.tx_data[12]
txData[12] => spi_master:u12_mcp3208.tx_data[12]
txData[12] => spi_master:u13_mcp3208.tx_data[12]
txData[12] => spi_master:u14_mcp3208.tx_data[12]
txData[12] => spi_master:u15_mcp3208.tx_data[12]
txData[12] => spi_master:u16_mcp3208.tx_data[12]
txData[12] => spi_master:u17_mcp3208.tx_data[12]
txData[12] => spi_master:u18_mcp3208.tx_data[12]
txData[12] => spi_master:u19_mcp3208.tx_data[12]
txData[12] => spi_master:u20_mcp3208.tx_data[12]
txData[12] => spi_master:u21_mcp3208.tx_data[12]
txData[12] => spi_master:u22_mcp3208.tx_data[12]
txData[12] => spi_master:u23_mcp3208.tx_data[12]
txData[12] => spi_master:u24_mcp3208.tx_data[12]
txData[12] => spi_master:u25_mcp3208.tx_data[12]
txData[12] => spi_master:u26_mcp3208.tx_data[12]
txData[12] => spi_master:u27_mcp3208.tx_data[12]
txData[12] => spi_master:u28_mcp3208.tx_data[12]
txData[12] => spi_master:u29_mcp3208.tx_data[12]
txData[12] => spi_master:u30_mcp3208.tx_data[12]
txData[12] => spi_master:u31_mcp3208.tx_data[12]
txData[13] => spi_master:u00_mcp3208.tx_data[13]
txData[13] => spi_master:u01_mcp3208.tx_data[13]
txData[13] => spi_master:u02_mcp3208.tx_data[13]
txData[13] => spi_master:u03_mcp3208.tx_data[13]
txData[13] => spi_master:u04_mcp3208.tx_data[13]
txData[13] => spi_master:u05_mcp3208.tx_data[13]
txData[13] => spi_master:u06_mcp3208.tx_data[13]
txData[13] => spi_master:u07_mcp3208.tx_data[13]
txData[13] => spi_master:u08_mcp3208.tx_data[13]
txData[13] => spi_master:u09_mcp3208.tx_data[13]
txData[13] => spi_master:u10_mcp3208.tx_data[13]
txData[13] => spi_master:u11_mcp3208.tx_data[13]
txData[13] => spi_master:u12_mcp3208.tx_data[13]
txData[13] => spi_master:u13_mcp3208.tx_data[13]
txData[13] => spi_master:u14_mcp3208.tx_data[13]
txData[13] => spi_master:u15_mcp3208.tx_data[13]
txData[13] => spi_master:u16_mcp3208.tx_data[13]
txData[13] => spi_master:u17_mcp3208.tx_data[13]
txData[13] => spi_master:u18_mcp3208.tx_data[13]
txData[13] => spi_master:u19_mcp3208.tx_data[13]
txData[13] => spi_master:u20_mcp3208.tx_data[13]
txData[13] => spi_master:u21_mcp3208.tx_data[13]
txData[13] => spi_master:u22_mcp3208.tx_data[13]
txData[13] => spi_master:u23_mcp3208.tx_data[13]
txData[13] => spi_master:u24_mcp3208.tx_data[13]
txData[13] => spi_master:u25_mcp3208.tx_data[13]
txData[13] => spi_master:u26_mcp3208.tx_data[13]
txData[13] => spi_master:u27_mcp3208.tx_data[13]
txData[13] => spi_master:u28_mcp3208.tx_data[13]
txData[13] => spi_master:u29_mcp3208.tx_data[13]
txData[13] => spi_master:u30_mcp3208.tx_data[13]
txData[13] => spi_master:u31_mcp3208.tx_data[13]
txData[14] => spi_master:u00_mcp3208.tx_data[14]
txData[14] => spi_master:u01_mcp3208.tx_data[14]
txData[14] => spi_master:u02_mcp3208.tx_data[14]
txData[14] => spi_master:u03_mcp3208.tx_data[14]
txData[14] => spi_master:u04_mcp3208.tx_data[14]
txData[14] => spi_master:u05_mcp3208.tx_data[14]
txData[14] => spi_master:u06_mcp3208.tx_data[14]
txData[14] => spi_master:u07_mcp3208.tx_data[14]
txData[14] => spi_master:u08_mcp3208.tx_data[14]
txData[14] => spi_master:u09_mcp3208.tx_data[14]
txData[14] => spi_master:u10_mcp3208.tx_data[14]
txData[14] => spi_master:u11_mcp3208.tx_data[14]
txData[14] => spi_master:u12_mcp3208.tx_data[14]
txData[14] => spi_master:u13_mcp3208.tx_data[14]
txData[14] => spi_master:u14_mcp3208.tx_data[14]
txData[14] => spi_master:u15_mcp3208.tx_data[14]
txData[14] => spi_master:u16_mcp3208.tx_data[14]
txData[14] => spi_master:u17_mcp3208.tx_data[14]
txData[14] => spi_master:u18_mcp3208.tx_data[14]
txData[14] => spi_master:u19_mcp3208.tx_data[14]
txData[14] => spi_master:u20_mcp3208.tx_data[14]
txData[14] => spi_master:u21_mcp3208.tx_data[14]
txData[14] => spi_master:u22_mcp3208.tx_data[14]
txData[14] => spi_master:u23_mcp3208.tx_data[14]
txData[14] => spi_master:u24_mcp3208.tx_data[14]
txData[14] => spi_master:u25_mcp3208.tx_data[14]
txData[14] => spi_master:u26_mcp3208.tx_data[14]
txData[14] => spi_master:u27_mcp3208.tx_data[14]
txData[14] => spi_master:u28_mcp3208.tx_data[14]
txData[14] => spi_master:u29_mcp3208.tx_data[14]
txData[14] => spi_master:u30_mcp3208.tx_data[14]
txData[14] => spi_master:u31_mcp3208.tx_data[14]
txData[15] => spi_master:u00_mcp3208.tx_data[15]
txData[15] => spi_master:u01_mcp3208.tx_data[15]
txData[15] => spi_master:u02_mcp3208.tx_data[15]
txData[15] => spi_master:u03_mcp3208.tx_data[15]
txData[15] => spi_master:u04_mcp3208.tx_data[15]
txData[15] => spi_master:u05_mcp3208.tx_data[15]
txData[15] => spi_master:u06_mcp3208.tx_data[15]
txData[15] => spi_master:u07_mcp3208.tx_data[15]
txData[15] => spi_master:u08_mcp3208.tx_data[15]
txData[15] => spi_master:u09_mcp3208.tx_data[15]
txData[15] => spi_master:u10_mcp3208.tx_data[15]
txData[15] => spi_master:u11_mcp3208.tx_data[15]
txData[15] => spi_master:u12_mcp3208.tx_data[15]
txData[15] => spi_master:u13_mcp3208.tx_data[15]
txData[15] => spi_master:u14_mcp3208.tx_data[15]
txData[15] => spi_master:u15_mcp3208.tx_data[15]
txData[15] => spi_master:u16_mcp3208.tx_data[15]
txData[15] => spi_master:u17_mcp3208.tx_data[15]
txData[15] => spi_master:u18_mcp3208.tx_data[15]
txData[15] => spi_master:u19_mcp3208.tx_data[15]
txData[15] => spi_master:u20_mcp3208.tx_data[15]
txData[15] => spi_master:u21_mcp3208.tx_data[15]
txData[15] => spi_master:u22_mcp3208.tx_data[15]
txData[15] => spi_master:u23_mcp3208.tx_data[15]
txData[15] => spi_master:u24_mcp3208.tx_data[15]
txData[15] => spi_master:u25_mcp3208.tx_data[15]
txData[15] => spi_master:u26_mcp3208.tx_data[15]
txData[15] => spi_master:u27_mcp3208.tx_data[15]
txData[15] => spi_master:u28_mcp3208.tx_data[15]
txData[15] => spi_master:u29_mcp3208.tx_data[15]
txData[15] => spi_master:u30_mcp3208.tx_data[15]
txData[15] => spi_master:u31_mcp3208.tx_data[15]
txData[16] => spi_master:u00_mcp3208.tx_data[16]
txData[16] => spi_master:u01_mcp3208.tx_data[16]
txData[16] => spi_master:u02_mcp3208.tx_data[16]
txData[16] => spi_master:u03_mcp3208.tx_data[16]
txData[16] => spi_master:u04_mcp3208.tx_data[16]
txData[16] => spi_master:u05_mcp3208.tx_data[16]
txData[16] => spi_master:u06_mcp3208.tx_data[16]
txData[16] => spi_master:u07_mcp3208.tx_data[16]
txData[16] => spi_master:u08_mcp3208.tx_data[16]
txData[16] => spi_master:u09_mcp3208.tx_data[16]
txData[16] => spi_master:u10_mcp3208.tx_data[16]
txData[16] => spi_master:u11_mcp3208.tx_data[16]
txData[16] => spi_master:u12_mcp3208.tx_data[16]
txData[16] => spi_master:u13_mcp3208.tx_data[16]
txData[16] => spi_master:u14_mcp3208.tx_data[16]
txData[16] => spi_master:u15_mcp3208.tx_data[16]
txData[16] => spi_master:u16_mcp3208.tx_data[16]
txData[16] => spi_master:u17_mcp3208.tx_data[16]
txData[16] => spi_master:u18_mcp3208.tx_data[16]
txData[16] => spi_master:u19_mcp3208.tx_data[16]
txData[16] => spi_master:u20_mcp3208.tx_data[16]
txData[16] => spi_master:u21_mcp3208.tx_data[16]
txData[16] => spi_master:u22_mcp3208.tx_data[16]
txData[16] => spi_master:u23_mcp3208.tx_data[16]
txData[16] => spi_master:u24_mcp3208.tx_data[16]
txData[16] => spi_master:u25_mcp3208.tx_data[16]
txData[16] => spi_master:u26_mcp3208.tx_data[16]
txData[16] => spi_master:u27_mcp3208.tx_data[16]
txData[16] => spi_master:u28_mcp3208.tx_data[16]
txData[16] => spi_master:u29_mcp3208.tx_data[16]
txData[16] => spi_master:u30_mcp3208.tx_data[16]
txData[16] => spi_master:u31_mcp3208.tx_data[16]
txData[17] => spi_master:u00_mcp3208.tx_data[17]
txData[17] => spi_master:u01_mcp3208.tx_data[17]
txData[17] => spi_master:u02_mcp3208.tx_data[17]
txData[17] => spi_master:u03_mcp3208.tx_data[17]
txData[17] => spi_master:u04_mcp3208.tx_data[17]
txData[17] => spi_master:u05_mcp3208.tx_data[17]
txData[17] => spi_master:u06_mcp3208.tx_data[17]
txData[17] => spi_master:u07_mcp3208.tx_data[17]
txData[17] => spi_master:u08_mcp3208.tx_data[17]
txData[17] => spi_master:u09_mcp3208.tx_data[17]
txData[17] => spi_master:u10_mcp3208.tx_data[17]
txData[17] => spi_master:u11_mcp3208.tx_data[17]
txData[17] => spi_master:u12_mcp3208.tx_data[17]
txData[17] => spi_master:u13_mcp3208.tx_data[17]
txData[17] => spi_master:u14_mcp3208.tx_data[17]
txData[17] => spi_master:u15_mcp3208.tx_data[17]
txData[17] => spi_master:u16_mcp3208.tx_data[17]
txData[17] => spi_master:u17_mcp3208.tx_data[17]
txData[17] => spi_master:u18_mcp3208.tx_data[17]
txData[17] => spi_master:u19_mcp3208.tx_data[17]
txData[17] => spi_master:u20_mcp3208.tx_data[17]
txData[17] => spi_master:u21_mcp3208.tx_data[17]
txData[17] => spi_master:u22_mcp3208.tx_data[17]
txData[17] => spi_master:u23_mcp3208.tx_data[17]
txData[17] => spi_master:u24_mcp3208.tx_data[17]
txData[17] => spi_master:u25_mcp3208.tx_data[17]
txData[17] => spi_master:u26_mcp3208.tx_data[17]
txData[17] => spi_master:u27_mcp3208.tx_data[17]
txData[17] => spi_master:u28_mcp3208.tx_data[17]
txData[17] => spi_master:u29_mcp3208.tx_data[17]
txData[17] => spi_master:u30_mcp3208.tx_data[17]
txData[17] => spi_master:u31_mcp3208.tx_data[17]
txData[18] => spi_master:u00_mcp3208.tx_data[18]
txData[18] => spi_master:u01_mcp3208.tx_data[18]
txData[18] => spi_master:u02_mcp3208.tx_data[18]
txData[18] => spi_master:u03_mcp3208.tx_data[18]
txData[18] => spi_master:u04_mcp3208.tx_data[18]
txData[18] => spi_master:u05_mcp3208.tx_data[18]
txData[18] => spi_master:u06_mcp3208.tx_data[18]
txData[18] => spi_master:u07_mcp3208.tx_data[18]
txData[18] => spi_master:u08_mcp3208.tx_data[18]
txData[18] => spi_master:u09_mcp3208.tx_data[18]
txData[18] => spi_master:u10_mcp3208.tx_data[18]
txData[18] => spi_master:u11_mcp3208.tx_data[18]
txData[18] => spi_master:u12_mcp3208.tx_data[18]
txData[18] => spi_master:u13_mcp3208.tx_data[18]
txData[18] => spi_master:u14_mcp3208.tx_data[18]
txData[18] => spi_master:u15_mcp3208.tx_data[18]
txData[18] => spi_master:u16_mcp3208.tx_data[18]
txData[18] => spi_master:u17_mcp3208.tx_data[18]
txData[18] => spi_master:u18_mcp3208.tx_data[18]
txData[18] => spi_master:u19_mcp3208.tx_data[18]
txData[18] => spi_master:u20_mcp3208.tx_data[18]
txData[18] => spi_master:u21_mcp3208.tx_data[18]
txData[18] => spi_master:u22_mcp3208.tx_data[18]
txData[18] => spi_master:u23_mcp3208.tx_data[18]
txData[18] => spi_master:u24_mcp3208.tx_data[18]
txData[18] => spi_master:u25_mcp3208.tx_data[18]
txData[18] => spi_master:u26_mcp3208.tx_data[18]
txData[18] => spi_master:u27_mcp3208.tx_data[18]
txData[18] => spi_master:u28_mcp3208.tx_data[18]
txData[18] => spi_master:u29_mcp3208.tx_data[18]
txData[18] => spi_master:u30_mcp3208.tx_data[18]
txData[18] => spi_master:u31_mcp3208.tx_data[18]
txData_valid => spi_master:u00_mcp3208.enable
txData_valid => spi_master:u01_mcp3208.enable
txData_valid => spi_master:u02_mcp3208.enable
txData_valid => spi_master:u03_mcp3208.enable
txData_valid => spi_master:u04_mcp3208.enable
txData_valid => spi_master:u05_mcp3208.enable
txData_valid => spi_master:u06_mcp3208.enable
txData_valid => spi_master:u07_mcp3208.enable
txData_valid => spi_master:u08_mcp3208.enable
txData_valid => spi_master:u09_mcp3208.enable
txData_valid => spi_master:u10_mcp3208.enable
txData_valid => spi_master:u11_mcp3208.enable
txData_valid => spi_master:u12_mcp3208.enable
txData_valid => spi_master:u13_mcp3208.enable
txData_valid => spi_master:u14_mcp3208.enable
txData_valid => spi_master:u15_mcp3208.enable
txData_valid => spi_master:u16_mcp3208.enable
txData_valid => spi_master:u17_mcp3208.enable
txData_valid => spi_master:u18_mcp3208.enable
txData_valid => spi_master:u19_mcp3208.enable
txData_valid => spi_master:u20_mcp3208.enable
txData_valid => spi_master:u21_mcp3208.enable
txData_valid => spi_master:u22_mcp3208.enable
txData_valid => spi_master:u23_mcp3208.enable
txData_valid => spi_master:u24_mcp3208.enable
txData_valid => spi_master:u25_mcp3208.enable
txData_valid => spi_master:u26_mcp3208.enable
txData_valid => spi_master:u27_mcp3208.enable
txData_valid => spi_master:u28_mcp3208.enable
txData_valid => spi_master:u29_mcp3208.enable
txData_valid => spi_master:u30_mcp3208.enable
txData_valid => spi_master:u31_mcp3208.enable
rxData00[0] <= spi_master:u00_mcp3208.rx_data[0]
rxData00[1] <= spi_master:u00_mcp3208.rx_data[1]
rxData00[2] <= spi_master:u00_mcp3208.rx_data[2]
rxData00[3] <= spi_master:u00_mcp3208.rx_data[3]
rxData00[4] <= spi_master:u00_mcp3208.rx_data[4]
rxData00[5] <= spi_master:u00_mcp3208.rx_data[5]
rxData00[6] <= spi_master:u00_mcp3208.rx_data[6]
rxData00[7] <= spi_master:u00_mcp3208.rx_data[7]
rxData00[8] <= spi_master:u00_mcp3208.rx_data[8]
rxData00[9] <= spi_master:u00_mcp3208.rx_data[9]
rxData00[10] <= spi_master:u00_mcp3208.rx_data[10]
rxData00[11] <= spi_master:u00_mcp3208.rx_data[11]
rxData01[0] <= spi_master:u01_mcp3208.rx_data[0]
rxData01[1] <= spi_master:u01_mcp3208.rx_data[1]
rxData01[2] <= spi_master:u01_mcp3208.rx_data[2]
rxData01[3] <= spi_master:u01_mcp3208.rx_data[3]
rxData01[4] <= spi_master:u01_mcp3208.rx_data[4]
rxData01[5] <= spi_master:u01_mcp3208.rx_data[5]
rxData01[6] <= spi_master:u01_mcp3208.rx_data[6]
rxData01[7] <= spi_master:u01_mcp3208.rx_data[7]
rxData01[8] <= spi_master:u01_mcp3208.rx_data[8]
rxData01[9] <= spi_master:u01_mcp3208.rx_data[9]
rxData01[10] <= spi_master:u01_mcp3208.rx_data[10]
rxData01[11] <= spi_master:u01_mcp3208.rx_data[11]
rxData02[0] <= spi_master:u02_mcp3208.rx_data[0]
rxData02[1] <= spi_master:u02_mcp3208.rx_data[1]
rxData02[2] <= spi_master:u02_mcp3208.rx_data[2]
rxData02[3] <= spi_master:u02_mcp3208.rx_data[3]
rxData02[4] <= spi_master:u02_mcp3208.rx_data[4]
rxData02[5] <= spi_master:u02_mcp3208.rx_data[5]
rxData02[6] <= spi_master:u02_mcp3208.rx_data[6]
rxData02[7] <= spi_master:u02_mcp3208.rx_data[7]
rxData02[8] <= spi_master:u02_mcp3208.rx_data[8]
rxData02[9] <= spi_master:u02_mcp3208.rx_data[9]
rxData02[10] <= spi_master:u02_mcp3208.rx_data[10]
rxData02[11] <= spi_master:u02_mcp3208.rx_data[11]
rxData03[0] <= spi_master:u03_mcp3208.rx_data[0]
rxData03[1] <= spi_master:u03_mcp3208.rx_data[1]
rxData03[2] <= spi_master:u03_mcp3208.rx_data[2]
rxData03[3] <= spi_master:u03_mcp3208.rx_data[3]
rxData03[4] <= spi_master:u03_mcp3208.rx_data[4]
rxData03[5] <= spi_master:u03_mcp3208.rx_data[5]
rxData03[6] <= spi_master:u03_mcp3208.rx_data[6]
rxData03[7] <= spi_master:u03_mcp3208.rx_data[7]
rxData03[8] <= spi_master:u03_mcp3208.rx_data[8]
rxData03[9] <= spi_master:u03_mcp3208.rx_data[9]
rxData03[10] <= spi_master:u03_mcp3208.rx_data[10]
rxData03[11] <= spi_master:u03_mcp3208.rx_data[11]
rxData04[0] <= spi_master:u04_mcp3208.rx_data[0]
rxData04[1] <= spi_master:u04_mcp3208.rx_data[1]
rxData04[2] <= spi_master:u04_mcp3208.rx_data[2]
rxData04[3] <= spi_master:u04_mcp3208.rx_data[3]
rxData04[4] <= spi_master:u04_mcp3208.rx_data[4]
rxData04[5] <= spi_master:u04_mcp3208.rx_data[5]
rxData04[6] <= spi_master:u04_mcp3208.rx_data[6]
rxData04[7] <= spi_master:u04_mcp3208.rx_data[7]
rxData04[8] <= spi_master:u04_mcp3208.rx_data[8]
rxData04[9] <= spi_master:u04_mcp3208.rx_data[9]
rxData04[10] <= spi_master:u04_mcp3208.rx_data[10]
rxData04[11] <= spi_master:u04_mcp3208.rx_data[11]
rxData05[0] <= spi_master:u05_mcp3208.rx_data[0]
rxData05[1] <= spi_master:u05_mcp3208.rx_data[1]
rxData05[2] <= spi_master:u05_mcp3208.rx_data[2]
rxData05[3] <= spi_master:u05_mcp3208.rx_data[3]
rxData05[4] <= spi_master:u05_mcp3208.rx_data[4]
rxData05[5] <= spi_master:u05_mcp3208.rx_data[5]
rxData05[6] <= spi_master:u05_mcp3208.rx_data[6]
rxData05[7] <= spi_master:u05_mcp3208.rx_data[7]
rxData05[8] <= spi_master:u05_mcp3208.rx_data[8]
rxData05[9] <= spi_master:u05_mcp3208.rx_data[9]
rxData05[10] <= spi_master:u05_mcp3208.rx_data[10]
rxData05[11] <= spi_master:u05_mcp3208.rx_data[11]
rxData06[0] <= spi_master:u06_mcp3208.rx_data[0]
rxData06[1] <= spi_master:u06_mcp3208.rx_data[1]
rxData06[2] <= spi_master:u06_mcp3208.rx_data[2]
rxData06[3] <= spi_master:u06_mcp3208.rx_data[3]
rxData06[4] <= spi_master:u06_mcp3208.rx_data[4]
rxData06[5] <= spi_master:u06_mcp3208.rx_data[5]
rxData06[6] <= spi_master:u06_mcp3208.rx_data[6]
rxData06[7] <= spi_master:u06_mcp3208.rx_data[7]
rxData06[8] <= spi_master:u06_mcp3208.rx_data[8]
rxData06[9] <= spi_master:u06_mcp3208.rx_data[9]
rxData06[10] <= spi_master:u06_mcp3208.rx_data[10]
rxData06[11] <= spi_master:u06_mcp3208.rx_data[11]
rxData07[0] <= spi_master:u07_mcp3208.rx_data[0]
rxData07[1] <= spi_master:u07_mcp3208.rx_data[1]
rxData07[2] <= spi_master:u07_mcp3208.rx_data[2]
rxData07[3] <= spi_master:u07_mcp3208.rx_data[3]
rxData07[4] <= spi_master:u07_mcp3208.rx_data[4]
rxData07[5] <= spi_master:u07_mcp3208.rx_data[5]
rxData07[6] <= spi_master:u07_mcp3208.rx_data[6]
rxData07[7] <= spi_master:u07_mcp3208.rx_data[7]
rxData07[8] <= spi_master:u07_mcp3208.rx_data[8]
rxData07[9] <= spi_master:u07_mcp3208.rx_data[9]
rxData07[10] <= spi_master:u07_mcp3208.rx_data[10]
rxData07[11] <= spi_master:u07_mcp3208.rx_data[11]
rxData08[0] <= spi_master:u08_mcp3208.rx_data[0]
rxData08[1] <= spi_master:u08_mcp3208.rx_data[1]
rxData08[2] <= spi_master:u08_mcp3208.rx_data[2]
rxData08[3] <= spi_master:u08_mcp3208.rx_data[3]
rxData08[4] <= spi_master:u08_mcp3208.rx_data[4]
rxData08[5] <= spi_master:u08_mcp3208.rx_data[5]
rxData08[6] <= spi_master:u08_mcp3208.rx_data[6]
rxData08[7] <= spi_master:u08_mcp3208.rx_data[7]
rxData08[8] <= spi_master:u08_mcp3208.rx_data[8]
rxData08[9] <= spi_master:u08_mcp3208.rx_data[9]
rxData08[10] <= spi_master:u08_mcp3208.rx_data[10]
rxData08[11] <= spi_master:u08_mcp3208.rx_data[11]
rxData09[0] <= spi_master:u09_mcp3208.rx_data[0]
rxData09[1] <= spi_master:u09_mcp3208.rx_data[1]
rxData09[2] <= spi_master:u09_mcp3208.rx_data[2]
rxData09[3] <= spi_master:u09_mcp3208.rx_data[3]
rxData09[4] <= spi_master:u09_mcp3208.rx_data[4]
rxData09[5] <= spi_master:u09_mcp3208.rx_data[5]
rxData09[6] <= spi_master:u09_mcp3208.rx_data[6]
rxData09[7] <= spi_master:u09_mcp3208.rx_data[7]
rxData09[8] <= spi_master:u09_mcp3208.rx_data[8]
rxData09[9] <= spi_master:u09_mcp3208.rx_data[9]
rxData09[10] <= spi_master:u09_mcp3208.rx_data[10]
rxData09[11] <= spi_master:u09_mcp3208.rx_data[11]
rxData10[0] <= spi_master:u10_mcp3208.rx_data[0]
rxData10[1] <= spi_master:u10_mcp3208.rx_data[1]
rxData10[2] <= spi_master:u10_mcp3208.rx_data[2]
rxData10[3] <= spi_master:u10_mcp3208.rx_data[3]
rxData10[4] <= spi_master:u10_mcp3208.rx_data[4]
rxData10[5] <= spi_master:u10_mcp3208.rx_data[5]
rxData10[6] <= spi_master:u10_mcp3208.rx_data[6]
rxData10[7] <= spi_master:u10_mcp3208.rx_data[7]
rxData10[8] <= spi_master:u10_mcp3208.rx_data[8]
rxData10[9] <= spi_master:u10_mcp3208.rx_data[9]
rxData10[10] <= spi_master:u10_mcp3208.rx_data[10]
rxData10[11] <= spi_master:u10_mcp3208.rx_data[11]
rxData11[0] <= spi_master:u11_mcp3208.rx_data[0]
rxData11[1] <= spi_master:u11_mcp3208.rx_data[1]
rxData11[2] <= spi_master:u11_mcp3208.rx_data[2]
rxData11[3] <= spi_master:u11_mcp3208.rx_data[3]
rxData11[4] <= spi_master:u11_mcp3208.rx_data[4]
rxData11[5] <= spi_master:u11_mcp3208.rx_data[5]
rxData11[6] <= spi_master:u11_mcp3208.rx_data[6]
rxData11[7] <= spi_master:u11_mcp3208.rx_data[7]
rxData11[8] <= spi_master:u11_mcp3208.rx_data[8]
rxData11[9] <= spi_master:u11_mcp3208.rx_data[9]
rxData11[10] <= spi_master:u11_mcp3208.rx_data[10]
rxData11[11] <= spi_master:u11_mcp3208.rx_data[11]
rxData12[0] <= spi_master:u12_mcp3208.rx_data[0]
rxData12[1] <= spi_master:u12_mcp3208.rx_data[1]
rxData12[2] <= spi_master:u12_mcp3208.rx_data[2]
rxData12[3] <= spi_master:u12_mcp3208.rx_data[3]
rxData12[4] <= spi_master:u12_mcp3208.rx_data[4]
rxData12[5] <= spi_master:u12_mcp3208.rx_data[5]
rxData12[6] <= spi_master:u12_mcp3208.rx_data[6]
rxData12[7] <= spi_master:u12_mcp3208.rx_data[7]
rxData12[8] <= spi_master:u12_mcp3208.rx_data[8]
rxData12[9] <= spi_master:u12_mcp3208.rx_data[9]
rxData12[10] <= spi_master:u12_mcp3208.rx_data[10]
rxData12[11] <= spi_master:u12_mcp3208.rx_data[11]
rxData13[0] <= spi_master:u13_mcp3208.rx_data[0]
rxData13[1] <= spi_master:u13_mcp3208.rx_data[1]
rxData13[2] <= spi_master:u13_mcp3208.rx_data[2]
rxData13[3] <= spi_master:u13_mcp3208.rx_data[3]
rxData13[4] <= spi_master:u13_mcp3208.rx_data[4]
rxData13[5] <= spi_master:u13_mcp3208.rx_data[5]
rxData13[6] <= spi_master:u13_mcp3208.rx_data[6]
rxData13[7] <= spi_master:u13_mcp3208.rx_data[7]
rxData13[8] <= spi_master:u13_mcp3208.rx_data[8]
rxData13[9] <= spi_master:u13_mcp3208.rx_data[9]
rxData13[10] <= spi_master:u13_mcp3208.rx_data[10]
rxData13[11] <= spi_master:u13_mcp3208.rx_data[11]
rxData14[0] <= spi_master:u14_mcp3208.rx_data[0]
rxData14[1] <= spi_master:u14_mcp3208.rx_data[1]
rxData14[2] <= spi_master:u14_mcp3208.rx_data[2]
rxData14[3] <= spi_master:u14_mcp3208.rx_data[3]
rxData14[4] <= spi_master:u14_mcp3208.rx_data[4]
rxData14[5] <= spi_master:u14_mcp3208.rx_data[5]
rxData14[6] <= spi_master:u14_mcp3208.rx_data[6]
rxData14[7] <= spi_master:u14_mcp3208.rx_data[7]
rxData14[8] <= spi_master:u14_mcp3208.rx_data[8]
rxData14[9] <= spi_master:u14_mcp3208.rx_data[9]
rxData14[10] <= spi_master:u14_mcp3208.rx_data[10]
rxData14[11] <= spi_master:u14_mcp3208.rx_data[11]
rxData15[0] <= spi_master:u15_mcp3208.rx_data[0]
rxData15[1] <= spi_master:u15_mcp3208.rx_data[1]
rxData15[2] <= spi_master:u15_mcp3208.rx_data[2]
rxData15[3] <= spi_master:u15_mcp3208.rx_data[3]
rxData15[4] <= spi_master:u15_mcp3208.rx_data[4]
rxData15[5] <= spi_master:u15_mcp3208.rx_data[5]
rxData15[6] <= spi_master:u15_mcp3208.rx_data[6]
rxData15[7] <= spi_master:u15_mcp3208.rx_data[7]
rxData15[8] <= spi_master:u15_mcp3208.rx_data[8]
rxData15[9] <= spi_master:u15_mcp3208.rx_data[9]
rxData15[10] <= spi_master:u15_mcp3208.rx_data[10]
rxData15[11] <= spi_master:u15_mcp3208.rx_data[11]
rxData16[0] <= spi_master:u16_mcp3208.rx_data[0]
rxData16[1] <= spi_master:u16_mcp3208.rx_data[1]
rxData16[2] <= spi_master:u16_mcp3208.rx_data[2]
rxData16[3] <= spi_master:u16_mcp3208.rx_data[3]
rxData16[4] <= spi_master:u16_mcp3208.rx_data[4]
rxData16[5] <= spi_master:u16_mcp3208.rx_data[5]
rxData16[6] <= spi_master:u16_mcp3208.rx_data[6]
rxData16[7] <= spi_master:u16_mcp3208.rx_data[7]
rxData16[8] <= spi_master:u16_mcp3208.rx_data[8]
rxData16[9] <= spi_master:u16_mcp3208.rx_data[9]
rxData16[10] <= spi_master:u16_mcp3208.rx_data[10]
rxData16[11] <= spi_master:u16_mcp3208.rx_data[11]
rxData17[0] <= spi_master:u17_mcp3208.rx_data[0]
rxData17[1] <= spi_master:u17_mcp3208.rx_data[1]
rxData17[2] <= spi_master:u17_mcp3208.rx_data[2]
rxData17[3] <= spi_master:u17_mcp3208.rx_data[3]
rxData17[4] <= spi_master:u17_mcp3208.rx_data[4]
rxData17[5] <= spi_master:u17_mcp3208.rx_data[5]
rxData17[6] <= spi_master:u17_mcp3208.rx_data[6]
rxData17[7] <= spi_master:u17_mcp3208.rx_data[7]
rxData17[8] <= spi_master:u17_mcp3208.rx_data[8]
rxData17[9] <= spi_master:u17_mcp3208.rx_data[9]
rxData17[10] <= spi_master:u17_mcp3208.rx_data[10]
rxData17[11] <= spi_master:u17_mcp3208.rx_data[11]
rxData18[0] <= spi_master:u18_mcp3208.rx_data[0]
rxData18[1] <= spi_master:u18_mcp3208.rx_data[1]
rxData18[2] <= spi_master:u18_mcp3208.rx_data[2]
rxData18[3] <= spi_master:u18_mcp3208.rx_data[3]
rxData18[4] <= spi_master:u18_mcp3208.rx_data[4]
rxData18[5] <= spi_master:u18_mcp3208.rx_data[5]
rxData18[6] <= spi_master:u18_mcp3208.rx_data[6]
rxData18[7] <= spi_master:u18_mcp3208.rx_data[7]
rxData18[8] <= spi_master:u18_mcp3208.rx_data[8]
rxData18[9] <= spi_master:u18_mcp3208.rx_data[9]
rxData18[10] <= spi_master:u18_mcp3208.rx_data[10]
rxData18[11] <= spi_master:u18_mcp3208.rx_data[11]
rxData19[0] <= spi_master:u19_mcp3208.rx_data[0]
rxData19[1] <= spi_master:u19_mcp3208.rx_data[1]
rxData19[2] <= spi_master:u19_mcp3208.rx_data[2]
rxData19[3] <= spi_master:u19_mcp3208.rx_data[3]
rxData19[4] <= spi_master:u19_mcp3208.rx_data[4]
rxData19[5] <= spi_master:u19_mcp3208.rx_data[5]
rxData19[6] <= spi_master:u19_mcp3208.rx_data[6]
rxData19[7] <= spi_master:u19_mcp3208.rx_data[7]
rxData19[8] <= spi_master:u19_mcp3208.rx_data[8]
rxData19[9] <= spi_master:u19_mcp3208.rx_data[9]
rxData19[10] <= spi_master:u19_mcp3208.rx_data[10]
rxData19[11] <= spi_master:u19_mcp3208.rx_data[11]
rxData20[0] <= spi_master:u20_mcp3208.rx_data[0]
rxData20[1] <= spi_master:u20_mcp3208.rx_data[1]
rxData20[2] <= spi_master:u20_mcp3208.rx_data[2]
rxData20[3] <= spi_master:u20_mcp3208.rx_data[3]
rxData20[4] <= spi_master:u20_mcp3208.rx_data[4]
rxData20[5] <= spi_master:u20_mcp3208.rx_data[5]
rxData20[6] <= spi_master:u20_mcp3208.rx_data[6]
rxData20[7] <= spi_master:u20_mcp3208.rx_data[7]
rxData20[8] <= spi_master:u20_mcp3208.rx_data[8]
rxData20[9] <= spi_master:u20_mcp3208.rx_data[9]
rxData20[10] <= spi_master:u20_mcp3208.rx_data[10]
rxData20[11] <= spi_master:u20_mcp3208.rx_data[11]
rxData21[0] <= spi_master:u21_mcp3208.rx_data[0]
rxData21[1] <= spi_master:u21_mcp3208.rx_data[1]
rxData21[2] <= spi_master:u21_mcp3208.rx_data[2]
rxData21[3] <= spi_master:u21_mcp3208.rx_data[3]
rxData21[4] <= spi_master:u21_mcp3208.rx_data[4]
rxData21[5] <= spi_master:u21_mcp3208.rx_data[5]
rxData21[6] <= spi_master:u21_mcp3208.rx_data[6]
rxData21[7] <= spi_master:u21_mcp3208.rx_data[7]
rxData21[8] <= spi_master:u21_mcp3208.rx_data[8]
rxData21[9] <= spi_master:u21_mcp3208.rx_data[9]
rxData21[10] <= spi_master:u21_mcp3208.rx_data[10]
rxData21[11] <= spi_master:u21_mcp3208.rx_data[11]
rxData22[0] <= spi_master:u22_mcp3208.rx_data[0]
rxData22[1] <= spi_master:u22_mcp3208.rx_data[1]
rxData22[2] <= spi_master:u22_mcp3208.rx_data[2]
rxData22[3] <= spi_master:u22_mcp3208.rx_data[3]
rxData22[4] <= spi_master:u22_mcp3208.rx_data[4]
rxData22[5] <= spi_master:u22_mcp3208.rx_data[5]
rxData22[6] <= spi_master:u22_mcp3208.rx_data[6]
rxData22[7] <= spi_master:u22_mcp3208.rx_data[7]
rxData22[8] <= spi_master:u22_mcp3208.rx_data[8]
rxData22[9] <= spi_master:u22_mcp3208.rx_data[9]
rxData22[10] <= spi_master:u22_mcp3208.rx_data[10]
rxData22[11] <= spi_master:u22_mcp3208.rx_data[11]
rxData23[0] <= spi_master:u23_mcp3208.rx_data[0]
rxData23[1] <= spi_master:u23_mcp3208.rx_data[1]
rxData23[2] <= spi_master:u23_mcp3208.rx_data[2]
rxData23[3] <= spi_master:u23_mcp3208.rx_data[3]
rxData23[4] <= spi_master:u23_mcp3208.rx_data[4]
rxData23[5] <= spi_master:u23_mcp3208.rx_data[5]
rxData23[6] <= spi_master:u23_mcp3208.rx_data[6]
rxData23[7] <= spi_master:u23_mcp3208.rx_data[7]
rxData23[8] <= spi_master:u23_mcp3208.rx_data[8]
rxData23[9] <= spi_master:u23_mcp3208.rx_data[9]
rxData23[10] <= spi_master:u23_mcp3208.rx_data[10]
rxData23[11] <= spi_master:u23_mcp3208.rx_data[11]
rxData24[0] <= spi_master:u24_mcp3208.rx_data[0]
rxData24[1] <= spi_master:u24_mcp3208.rx_data[1]
rxData24[2] <= spi_master:u24_mcp3208.rx_data[2]
rxData24[3] <= spi_master:u24_mcp3208.rx_data[3]
rxData24[4] <= spi_master:u24_mcp3208.rx_data[4]
rxData24[5] <= spi_master:u24_mcp3208.rx_data[5]
rxData24[6] <= spi_master:u24_mcp3208.rx_data[6]
rxData24[7] <= spi_master:u24_mcp3208.rx_data[7]
rxData24[8] <= spi_master:u24_mcp3208.rx_data[8]
rxData24[9] <= spi_master:u24_mcp3208.rx_data[9]
rxData24[10] <= spi_master:u24_mcp3208.rx_data[10]
rxData24[11] <= spi_master:u24_mcp3208.rx_data[11]
rxData25[0] <= spi_master:u25_mcp3208.rx_data[0]
rxData25[1] <= spi_master:u25_mcp3208.rx_data[1]
rxData25[2] <= spi_master:u25_mcp3208.rx_data[2]
rxData25[3] <= spi_master:u25_mcp3208.rx_data[3]
rxData25[4] <= spi_master:u25_mcp3208.rx_data[4]
rxData25[5] <= spi_master:u25_mcp3208.rx_data[5]
rxData25[6] <= spi_master:u25_mcp3208.rx_data[6]
rxData25[7] <= spi_master:u25_mcp3208.rx_data[7]
rxData25[8] <= spi_master:u25_mcp3208.rx_data[8]
rxData25[9] <= spi_master:u25_mcp3208.rx_data[9]
rxData25[10] <= spi_master:u25_mcp3208.rx_data[10]
rxData25[11] <= spi_master:u25_mcp3208.rx_data[11]
rxData26[0] <= spi_master:u26_mcp3208.rx_data[0]
rxData26[1] <= spi_master:u26_mcp3208.rx_data[1]
rxData26[2] <= spi_master:u26_mcp3208.rx_data[2]
rxData26[3] <= spi_master:u26_mcp3208.rx_data[3]
rxData26[4] <= spi_master:u26_mcp3208.rx_data[4]
rxData26[5] <= spi_master:u26_mcp3208.rx_data[5]
rxData26[6] <= spi_master:u26_mcp3208.rx_data[6]
rxData26[7] <= spi_master:u26_mcp3208.rx_data[7]
rxData26[8] <= spi_master:u26_mcp3208.rx_data[8]
rxData26[9] <= spi_master:u26_mcp3208.rx_data[9]
rxData26[10] <= spi_master:u26_mcp3208.rx_data[10]
rxData26[11] <= spi_master:u26_mcp3208.rx_data[11]
rxData27[0] <= spi_master:u27_mcp3208.rx_data[0]
rxData27[1] <= spi_master:u27_mcp3208.rx_data[1]
rxData27[2] <= spi_master:u27_mcp3208.rx_data[2]
rxData27[3] <= spi_master:u27_mcp3208.rx_data[3]
rxData27[4] <= spi_master:u27_mcp3208.rx_data[4]
rxData27[5] <= spi_master:u27_mcp3208.rx_data[5]
rxData27[6] <= spi_master:u27_mcp3208.rx_data[6]
rxData27[7] <= spi_master:u27_mcp3208.rx_data[7]
rxData27[8] <= spi_master:u27_mcp3208.rx_data[8]
rxData27[9] <= spi_master:u27_mcp3208.rx_data[9]
rxData27[10] <= spi_master:u27_mcp3208.rx_data[10]
rxData27[11] <= spi_master:u27_mcp3208.rx_data[11]
rxData28[0] <= spi_master:u28_mcp3208.rx_data[0]
rxData28[1] <= spi_master:u28_mcp3208.rx_data[1]
rxData28[2] <= spi_master:u28_mcp3208.rx_data[2]
rxData28[3] <= spi_master:u28_mcp3208.rx_data[3]
rxData28[4] <= spi_master:u28_mcp3208.rx_data[4]
rxData28[5] <= spi_master:u28_mcp3208.rx_data[5]
rxData28[6] <= spi_master:u28_mcp3208.rx_data[6]
rxData28[7] <= spi_master:u28_mcp3208.rx_data[7]
rxData28[8] <= spi_master:u28_mcp3208.rx_data[8]
rxData28[9] <= spi_master:u28_mcp3208.rx_data[9]
rxData28[10] <= spi_master:u28_mcp3208.rx_data[10]
rxData28[11] <= spi_master:u28_mcp3208.rx_data[11]
rxData29[0] <= spi_master:u29_mcp3208.rx_data[0]
rxData29[1] <= spi_master:u29_mcp3208.rx_data[1]
rxData29[2] <= spi_master:u29_mcp3208.rx_data[2]
rxData29[3] <= spi_master:u29_mcp3208.rx_data[3]
rxData29[4] <= spi_master:u29_mcp3208.rx_data[4]
rxData29[5] <= spi_master:u29_mcp3208.rx_data[5]
rxData29[6] <= spi_master:u29_mcp3208.rx_data[6]
rxData29[7] <= spi_master:u29_mcp3208.rx_data[7]
rxData29[8] <= spi_master:u29_mcp3208.rx_data[8]
rxData29[9] <= spi_master:u29_mcp3208.rx_data[9]
rxData29[10] <= spi_master:u29_mcp3208.rx_data[10]
rxData29[11] <= spi_master:u29_mcp3208.rx_data[11]
rxData30[0] <= spi_master:u30_mcp3208.rx_data[0]
rxData30[1] <= spi_master:u30_mcp3208.rx_data[1]
rxData30[2] <= spi_master:u30_mcp3208.rx_data[2]
rxData30[3] <= spi_master:u30_mcp3208.rx_data[3]
rxData30[4] <= spi_master:u30_mcp3208.rx_data[4]
rxData30[5] <= spi_master:u30_mcp3208.rx_data[5]
rxData30[6] <= spi_master:u30_mcp3208.rx_data[6]
rxData30[7] <= spi_master:u30_mcp3208.rx_data[7]
rxData30[8] <= spi_master:u30_mcp3208.rx_data[8]
rxData30[9] <= spi_master:u30_mcp3208.rx_data[9]
rxData30[10] <= spi_master:u30_mcp3208.rx_data[10]
rxData30[11] <= spi_master:u30_mcp3208.rx_data[11]
rxData31[0] <= spi_master:u31_mcp3208.rx_data[0]
rxData31[1] <= spi_master:u31_mcp3208.rx_data[1]
rxData31[2] <= spi_master:u31_mcp3208.rx_data[2]
rxData31[3] <= spi_master:u31_mcp3208.rx_data[3]
rxData31[4] <= spi_master:u31_mcp3208.rx_data[4]
rxData31[5] <= spi_master:u31_mcp3208.rx_data[5]
rxData31[6] <= spi_master:u31_mcp3208.rx_data[6]
rxData31[7] <= spi_master:u31_mcp3208.rx_data[7]
rxData31[8] <= spi_master:u31_mcp3208.rx_data[8]
rxData31[9] <= spi_master:u31_mcp3208.rx_data[9]
rxData31[10] <= spi_master:u31_mcp3208.rx_data[10]
rxData31[11] <= spi_master:u31_mcp3208.rx_data[11]
rxData_valid <= rxData_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
adcCLK <= spi_master:u00_mcp3208.SPI_clk
adcCS <= spi_master:u00_mcp3208.SPI_nss[0]
adcMOSI <= spi_master:u00_mcp3208.SPI_mosi
adcMISO[0] => spi_master:u00_mcp3208.SPI_miso
adcMISO[1] => spi_master:u01_mcp3208.SPI_miso
adcMISO[2] => spi_master:u02_mcp3208.SPI_miso
adcMISO[3] => spi_master:u03_mcp3208.SPI_miso
adcMISO[4] => spi_master:u04_mcp3208.SPI_miso
adcMISO[5] => spi_master:u05_mcp3208.SPI_miso
adcMISO[6] => spi_master:u06_mcp3208.SPI_miso
adcMISO[7] => spi_master:u07_mcp3208.SPI_miso
adcMISO[8] => spi_master:u08_mcp3208.SPI_miso
adcMISO[9] => spi_master:u09_mcp3208.SPI_miso
adcMISO[10] => spi_master:u10_mcp3208.SPI_miso
adcMISO[11] => spi_master:u11_mcp3208.SPI_miso
adcMISO[12] => spi_master:u12_mcp3208.SPI_miso
adcMISO[13] => spi_master:u13_mcp3208.SPI_miso
adcMISO[14] => spi_master:u14_mcp3208.SPI_miso
adcMISO[15] => spi_master:u15_mcp3208.SPI_miso
adcMISO[16] => spi_master:u16_mcp3208.SPI_miso
adcMISO[17] => spi_master:u17_mcp3208.SPI_miso
adcMISO[18] => spi_master:u18_mcp3208.SPI_miso
adcMISO[19] => spi_master:u19_mcp3208.SPI_miso
adcMISO[20] => spi_master:u20_mcp3208.SPI_miso
adcMISO[21] => spi_master:u21_mcp3208.SPI_miso
adcMISO[22] => spi_master:u22_mcp3208.SPI_miso
adcMISO[23] => spi_master:u23_mcp3208.SPI_miso
adcMISO[24] => spi_master:u24_mcp3208.SPI_miso
adcMISO[25] => spi_master:u25_mcp3208.SPI_miso
adcMISO[26] => spi_master:u26_mcp3208.SPI_miso
adcMISO[27] => spi_master:u27_mcp3208.SPI_miso
adcMISO[28] => spi_master:u28_mcp3208.SPI_miso
adcMISO[29] => spi_master:u29_mcp3208.SPI_miso
adcMISO[30] => spi_master:u30_mcp3208.SPI_miso
adcMISO[31] => spi_master:u31_mcp3208.SPI_miso


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u00_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u01_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u02_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u03_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u04_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u05_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u06_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u07_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u08_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u09_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u10_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u11_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u12_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u13_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u14_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u15_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u16_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u17_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u18_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u19_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u20_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u21_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u22_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u23_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u24_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u25_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u26_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u27_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u28_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u29_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u30_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|mcp3208_32ch_drv_top:ua_mcp3208_adc|spi_master:u31_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => rx_buffer[16].CLK
clock => rx_buffer[17].CLK
clock => rx_buffer[18].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => tx_buffer[16].CLK
clock => tx_buffer[17].CLK
clock => tx_buffer[18].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => rx_data[16]~reg0.CLK
clock => rx_data[17]~reg0.CLK
clock => rx_data[18]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => rx_data[16]~reg0.ACLR
reset_n => rx_data[17]~reg0.ACLR
reset_n => rx_data[18]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[18].ENA
reset_n => tx_buffer[17].ENA
reset_n => tx_buffer[16].ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[18].ENA
reset_n => rx_buffer[17].ENA
reset_n => rx_buffer[16].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[16] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[17] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
tx_data[18] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[16] <= rx_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[17] <= rx_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[18] <= rx_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022
CLK => spi_master:u00_mcp3208.clock
CLK => rxData_valid~reg0.CLK
CLK => adcBusy_r[0].CLK
CLK => adcBusy_r[1].CLK
reset => spi_master:u00_mcp3208.reset_n
reset => rxData_valid~reg0.ACLR
reset => adcBusy_r[0].ACLR
reset => adcBusy_r[1].ACLR
txData[0] => spi_master:u00_mcp3208.tx_data[0]
txData[1] => spi_master:u00_mcp3208.tx_data[1]
txData[2] => spi_master:u00_mcp3208.tx_data[2]
txData[3] => spi_master:u00_mcp3208.tx_data[3]
txData[4] => spi_master:u00_mcp3208.tx_data[4]
txData[5] => spi_master:u00_mcp3208.tx_data[5]
txData[6] => spi_master:u00_mcp3208.tx_data[6]
txData[7] => spi_master:u00_mcp3208.tx_data[7]
txData[8] => spi_master:u00_mcp3208.tx_data[8]
txData[9] => spi_master:u00_mcp3208.tx_data[9]
txData[10] => spi_master:u00_mcp3208.tx_data[10]
txData[11] => spi_master:u00_mcp3208.tx_data[11]
txData[12] => spi_master:u00_mcp3208.tx_data[12]
txData[13] => spi_master:u00_mcp3208.tx_data[13]
txData[14] => spi_master:u00_mcp3208.tx_data[14]
txData[15] => spi_master:u00_mcp3208.tx_data[15]
txData_valid => spi_master:u00_mcp3208.enable
rxData[0] <= spi_master:u00_mcp3208.rx_data[0]
rxData[1] <= spi_master:u00_mcp3208.rx_data[1]
rxData[2] <= spi_master:u00_mcp3208.rx_data[2]
rxData[3] <= spi_master:u00_mcp3208.rx_data[3]
rxData[4] <= spi_master:u00_mcp3208.rx_data[4]
rxData[5] <= spi_master:u00_mcp3208.rx_data[5]
rxData[6] <= spi_master:u00_mcp3208.rx_data[6]
rxData[7] <= spi_master:u00_mcp3208.rx_data[7]
rxData[8] <= spi_master:u00_mcp3208.rx_data[8]
rxData[9] <= spi_master:u00_mcp3208.rx_data[9]
rxData[10] <= spi_master:u00_mcp3208.rx_data[10]
rxData[11] <= spi_master:u00_mcp3208.rx_data[11]
rxData_valid <= rxData_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
adcCLK <= spi_master:u00_mcp3208.SPI_clk
adcCS <= spi_master:u00_mcp3208.SPI_nss[0]
adcMOSI <= spi_master:u00_mcp3208.SPI_mosi
adcMISO => spi_master:u00_mcp3208.SPI_miso


|DE0_NANO_top|spi_adc_top:u_multi_adc_drv|ADC128S022_top:u_acd128S022|spi_master:u00_mcp3208
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => assert_data.CLK
clock => sclk.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => mosi.CLK
clock => mosi~en.CLK
clock => ss_n[0].CLK
clock => busy~reg0.CLK
clock => ena_trig[0].CLK
clock => ena_trig[1].CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0].PRESET
reset_n => busy~reg0.PRESET
reset_n => ena_trig[0].ACLR
reset_n => ena_trig[1].ACLR
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal1.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal1.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal1.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal1.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal1.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal1.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal1.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal1.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal1.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal1.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal1.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal1.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal1.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal1.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal1.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal1.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal1.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal1.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal1.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal1.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal1.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal1.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal1.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal1.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal1.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal1.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal1.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal1.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal1.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal1.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal1.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal1.IN0
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_1.IN1
cont => process_1.IN1
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
enable => ena_trig[0].DATAIN
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_miso => rx_buffer.DATAB
SPI_clk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
SPI_nss[0] <= ss_n[0].DB_MAX_OUTPUT_PORT_TYPE
SPI_mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO_top|spi_wishbone_wrapper:Master_0
mosi => mosi_r[0].DATAIN
ss => ss_r[0].DATAIN
sck => sck_r[0].DATAIN
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE
gls_reset => strobe.ACLR
gls_reset => write.ACLR
gls_reset => sck_t.ACLR
gls_reset => ss_t.ACLR
gls_reset => mosi_t.ACLR
gls_reset => sck_r[0].ACLR
gls_reset => sck_r[1].ACLR
gls_reset => sck_r[2].ACLR
gls_reset => sck_r[3].ACLR
gls_reset => ss_r[0].ACLR
gls_reset => ss_r[1].ACLR
gls_reset => ss_r[2].ACLR
gls_reset => ss_r[3].ACLR
gls_reset => mosi_r[0].ACLR
gls_reset => mosi_r[1].ACLR
gls_reset => mosi_r[2].ACLR
gls_reset => mosi_r[3].ACLR
gls_clk => strobe.CLK
gls_clk => write.CLK
gls_clk => sck_t.CLK
gls_clk => ss_t.CLK
gls_clk => mosi_t.CLK
gls_clk => sck_r[0].CLK
gls_clk => sck_r[1].CLK
gls_clk => sck_r[2].CLK
gls_clk => sck_r[3].CLK
gls_clk => ss_r[0].CLK
gls_clk => ss_r[1].CLK
gls_clk => ss_r[2].CLK
gls_clk => ss_r[3].CLK
gls_clk => mosi_r[0].CLK
gls_clk => mosi_r[1].CLK
gls_clk => mosi_r[2].CLK
gls_clk => mosi_r[3].CLK
wbm_address[0] <= addr_bus_latched[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[1] <= addr_bus_latched[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2] <= addr_bus_latched[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[3] <= addr_bus_latched[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[4] <= addr_bus_latched[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[5] <= addr_bus_latched[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[6] <= addr_bus_latched[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[7] <= addr_bus_latched[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[8] <= addr_bus_latched[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[9] <= addr_bus_latched[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[10] <= addr_bus_latched[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[11] <= addr_bus_latched[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[12] <= addr_bus_latched[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[13] <= addr_bus_latched[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[14] <= addr_bus_latched[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[15] <= addr_bus_latched[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_readdata[0] => data_out_sr.DATAB
wbm_readdata[1] => data_out_sr.DATAB
wbm_readdata[2] => data_out_sr.DATAB
wbm_readdata[3] => data_out_sr.DATAB
wbm_readdata[4] => data_out_sr.DATAB
wbm_readdata[5] => data_out_sr.DATAB
wbm_readdata[6] => data_out_sr.DATAB
wbm_readdata[7] => data_out_sr.DATAB
wbm_readdata[8] => data_out_sr.DATAB
wbm_readdata[9] => data_out_sr.DATAB
wbm_readdata[10] => data_out_sr.DATAB
wbm_readdata[11] => data_out_sr.DATAB
wbm_readdata[12] => data_out_sr.DATAB
wbm_readdata[13] => data_out_sr.DATAB
wbm_readdata[14] => data_out_sr.DATAB
wbm_readdata[15] => miso.DATAB
wbm_writedata[0] <= data_in_latched[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1] <= data_in_latched[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2] <= data_in_latched[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[3] <= data_in_latched[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[4] <= data_in_latched[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[5] <= data_in_latched[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[6] <= data_in_latched[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[7] <= data_in_latched[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[8] <= data_in_latched[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[9] <= data_in_latched[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[10] <= data_in_latched[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[11] <= data_in_latched[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[12] <= data_in_latched[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[13] <= data_in_latched[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[14] <= data_in_latched[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[15] <= data_in_latched[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_strobe <= strobe.DB_MAX_OUTPUT_PORT_TYPE
wbm_write <= write.DB_MAX_OUTPUT_PORT_TYPE
wbm_ack => ~NO_FANOUT~
wbm_cycle <= strobe.DB_MAX_OUTPUT_PORT_TYPE
test[0] <= bit_count[0].DB_MAX_OUTPUT_PORT_TYPE
test[1] <= bit_count[1].DB_MAX_OUTPUT_PORT_TYPE
test[2] <= bit_count[2].DB_MAX_OUTPUT_PORT_TYPE
test[3] <= bit_count[3].DB_MAX_OUTPUT_PORT_TYPE
test[4] <= sck_t.DB_MAX_OUTPUT_PORT_TYPE
test[5] <= mosi_t.DB_MAX_OUTPUT_PORT_TYPE
test[6] <= ss_t.DB_MAX_OUTPUT_PORT_TYPE
test[7] <= <GND>
test[8] <= <GND>
test[9] <= <GND>
test[10] <= <GND>
test[11] <= <GND>
test[12] <= <GND>
test[13] <= <GND>
test[14] <= <GND>
test[15] <= <GND>


|DE0_NANO_top|wishbone_intercon:Intercon_0
gls_reset => ~NO_FANOUT~
gls_clk => ~NO_FANOUT~
wbs_address[0] => wbs_readdata[0].DATAIN
wbs_address[0] => wbm_address[0][0].DATAIN
wbs_address[0] => wbm_address[1][0].DATAIN
wbs_address[0] => wbm_address[2][0].DATAIN
wbs_address[1] => wbs_readdata[1].DATAIN
wbs_address[1] => wbm_address[0][1].DATAIN
wbs_address[1] => wbm_address[1][1].DATAIN
wbs_address[1] => wbm_address[2][1].DATAIN
wbs_address[2] => wbs_readdata[2].DATAIN
wbs_address[2] => wbm_address[0][2].DATAIN
wbs_address[2] => wbm_address[1][2].DATAIN
wbs_address[2] => wbm_address[2][2].DATAIN
wbs_address[3] => wbs_readdata[3].DATAIN
wbs_address[3] => wbm_address[0][3].DATAIN
wbs_address[3] => wbm_address[1][3].DATAIN
wbs_address[3] => wbm_address[2][3].DATAIN
wbs_address[4] => Equal0.IN23
wbs_address[4] => Equal1.IN23
wbs_address[4] => wbs_readdata[4].DATAIN
wbs_address[4] => wbm_address[2][4].DATAIN
wbs_address[5] => Equal0.IN22
wbs_address[5] => Equal1.IN22
wbs_address[5] => wbs_readdata[5].DATAIN
wbs_address[5] => wbm_address[2][5].DATAIN
wbs_address[6] => Equal0.IN21
wbs_address[6] => Equal1.IN21
wbs_address[6] => wbs_readdata[6].DATAIN
wbs_address[6] => wbm_address[2][6].DATAIN
wbs_address[7] => Equal0.IN20
wbs_address[7] => Equal1.IN20
wbs_address[7] => wbs_readdata[7].DATAIN
wbs_address[7] => wbm_address[2][7].DATAIN
wbs_address[8] => Equal0.IN19
wbs_address[8] => Equal1.IN19
wbs_address[8] => wbs_readdata[8].DATAIN
wbs_address[8] => wbm_address[2][8].DATAIN
wbs_address[9] => Equal0.IN18
wbs_address[9] => Equal1.IN18
wbs_address[9] => wbs_readdata[9].DATAIN
wbs_address[9] => wbm_address[2][9].DATAIN
wbs_address[10] => Equal0.IN17
wbs_address[10] => Equal1.IN17
wbs_address[10] => wbs_readdata[10].DATAIN
wbs_address[10] => wbm_address[2][10].DATAIN
wbs_address[11] => Equal0.IN16
wbs_address[11] => Equal1.IN16
wbs_address[11] => wbs_readdata[11].DATAIN
wbs_address[11] => wbm_address[2][11].DATAIN
wbs_address[12] => Equal0.IN15
wbs_address[12] => Equal1.IN15
wbs_address[12] => wbs_readdata[12].DATAIN
wbs_address[12] => wbm_address[2][12].DATAIN
wbs_address[13] => Equal0.IN14
wbs_address[13] => Equal1.IN14
wbs_address[13] => Equal2.IN5
wbs_address[13] => wbs_readdata[13].DATAIN
wbs_address[14] => Equal0.IN13
wbs_address[14] => Equal1.IN13
wbs_address[14] => Equal2.IN4
wbs_address[14] => wbs_readdata[14].DATAIN
wbs_address[15] => Equal0.IN12
wbs_address[15] => Equal1.IN12
wbs_address[15] => Equal2.IN3
wbs_address[15] => wbs_readdata[15].DATAIN
wbs_writedata[0] => wbm_writedata[2][0].DATAIN
wbs_writedata[0] => wbm_writedata[0][0].DATAIN
wbs_writedata[0] => wbm_writedata[1][0].DATAIN
wbs_writedata[1] => wbm_writedata[2][1].DATAIN
wbs_writedata[1] => wbm_writedata[0][1].DATAIN
wbs_writedata[1] => wbm_writedata[1][1].DATAIN
wbs_writedata[2] => wbm_writedata[2][2].DATAIN
wbs_writedata[2] => wbm_writedata[0][2].DATAIN
wbs_writedata[2] => wbm_writedata[1][2].DATAIN
wbs_writedata[3] => wbm_writedata[2][3].DATAIN
wbs_writedata[3] => wbm_writedata[0][3].DATAIN
wbs_writedata[3] => wbm_writedata[1][3].DATAIN
wbs_writedata[4] => wbm_writedata[2][4].DATAIN
wbs_writedata[4] => wbm_writedata[0][4].DATAIN
wbs_writedata[4] => wbm_writedata[1][4].DATAIN
wbs_writedata[5] => wbm_writedata[2][5].DATAIN
wbs_writedata[5] => wbm_writedata[0][5].DATAIN
wbs_writedata[5] => wbm_writedata[1][5].DATAIN
wbs_writedata[6] => wbm_writedata[2][6].DATAIN
wbs_writedata[6] => wbm_writedata[0][6].DATAIN
wbs_writedata[6] => wbm_writedata[1][6].DATAIN
wbs_writedata[7] => wbm_writedata[2][7].DATAIN
wbs_writedata[7] => wbm_writedata[0][7].DATAIN
wbs_writedata[7] => wbm_writedata[1][7].DATAIN
wbs_writedata[8] => wbm_writedata[2][8].DATAIN
wbs_writedata[8] => wbm_writedata[0][8].DATAIN
wbs_writedata[8] => wbm_writedata[1][8].DATAIN
wbs_writedata[9] => wbm_writedata[2][9].DATAIN
wbs_writedata[9] => wbm_writedata[0][9].DATAIN
wbs_writedata[9] => wbm_writedata[1][9].DATAIN
wbs_writedata[10] => wbm_writedata[2][10].DATAIN
wbs_writedata[10] => wbm_writedata[0][10].DATAIN
wbs_writedata[10] => wbm_writedata[1][10].DATAIN
wbs_writedata[11] => wbm_writedata[2][11].DATAIN
wbs_writedata[11] => wbm_writedata[0][11].DATAIN
wbs_writedata[11] => wbm_writedata[1][11].DATAIN
wbs_writedata[12] => wbm_writedata[2][12].DATAIN
wbs_writedata[12] => wbm_writedata[0][12].DATAIN
wbs_writedata[12] => wbm_writedata[1][12].DATAIN
wbs_writedata[13] => wbm_writedata[2][13].DATAIN
wbs_writedata[13] => wbm_writedata[0][13].DATAIN
wbs_writedata[13] => wbm_writedata[1][13].DATAIN
wbs_writedata[14] => wbm_writedata[2][14].DATAIN
wbs_writedata[14] => wbm_writedata[0][14].DATAIN
wbs_writedata[14] => wbm_writedata[1][14].DATAIN
wbs_writedata[15] => wbm_writedata[2][15].DATAIN
wbs_writedata[15] => wbm_writedata[0][15].DATAIN
wbs_writedata[15] => wbm_writedata[1][15].DATAIN
wbs_readdata[0] <= wbs_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[1] <= wbs_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[2] <= wbs_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[3] <= wbs_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[4] <= wbs_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[5] <= wbs_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[6] <= wbs_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[7] <= wbs_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[8] <= wbs_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[9] <= wbs_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[10] <= wbs_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[11] <= wbs_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[12] <= wbs_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[13] <= wbs_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[14] <= wbs_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[15] <= wbs_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_strobe => wbm_strobe.IN1
wbs_strobe => wbm_strobe.IN1
wbs_strobe => wbm_strobe.IN1
wbs_cycle => wbm_cycle.IN1
wbs_cycle => wbm_cycle.IN1
wbs_cycle => wbm_cycle.IN1
wbs_write => wbm_write.IN1
wbs_write => wbm_write.IN1
wbs_write => wbm_write.IN1
wbs_ack <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
wbm_address[0][0] <= wbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[0][1] <= wbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[0][2] <= wbs_address[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[0][3] <= wbs_address[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[0][4] <= <GND>
wbm_address[0][5] <= <GND>
wbm_address[0][6] <= <GND>
wbm_address[0][7] <= <GND>
wbm_address[0][8] <= <GND>
wbm_address[0][9] <= <GND>
wbm_address[0][10] <= <GND>
wbm_address[0][11] <= <GND>
wbm_address[0][12] <= <GND>
wbm_address[0][13] <= <GND>
wbm_address[0][14] <= <GND>
wbm_address[0][15] <= <GND>
wbm_address[1][0] <= wbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[1][1] <= wbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[1][2] <= wbs_address[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[1][3] <= wbs_address[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[1][4] <= <GND>
wbm_address[1][5] <= <GND>
wbm_address[1][6] <= <GND>
wbm_address[1][7] <= <GND>
wbm_address[1][8] <= <GND>
wbm_address[1][9] <= <GND>
wbm_address[1][10] <= <GND>
wbm_address[1][11] <= <GND>
wbm_address[1][12] <= <GND>
wbm_address[1][13] <= <GND>
wbm_address[1][14] <= <GND>
wbm_address[1][15] <= <GND>
wbm_address[2][0] <= wbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][1] <= wbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][2] <= wbs_address[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][3] <= wbs_address[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][4] <= wbs_address[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][5] <= wbs_address[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][6] <= wbs_address[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][7] <= wbs_address[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][8] <= wbs_address[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][9] <= wbs_address[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][10] <= wbs_address[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][11] <= wbs_address[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][12] <= wbs_address[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_address[2][13] <= <GND>
wbm_address[2][14] <= <GND>
wbm_address[2][15] <= <GND>
wbm_writedata[0][0] <= wbs_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][1] <= wbs_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][2] <= wbs_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][3] <= wbs_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][4] <= wbs_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][5] <= wbs_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][6] <= wbs_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][7] <= wbs_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][8] <= wbs_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][9] <= wbs_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][10] <= wbs_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][11] <= wbs_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][12] <= wbs_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][13] <= wbs_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][14] <= wbs_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[0][15] <= wbs_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][0] <= wbs_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][1] <= wbs_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][2] <= wbs_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][3] <= wbs_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][4] <= wbs_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][5] <= wbs_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][6] <= wbs_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][7] <= wbs_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][8] <= wbs_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][9] <= wbs_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][10] <= wbs_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][11] <= wbs_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][12] <= wbs_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][13] <= wbs_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][14] <= wbs_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[1][15] <= wbs_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][0] <= wbs_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][1] <= wbs_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][2] <= wbs_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][3] <= wbs_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][4] <= wbs_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][5] <= wbs_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][6] <= wbs_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][7] <= wbs_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][8] <= wbs_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][9] <= wbs_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][10] <= wbs_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][11] <= wbs_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][12] <= wbs_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][13] <= wbs_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][14] <= wbs_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_writedata[2][15] <= wbs_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_readdata[0][0] => wbs_readdata[0].DATAIN
wbm_readdata[0][1] => wbs_readdata[1].DATAIN
wbm_readdata[0][2] => wbs_readdata[2].DATAIN
wbm_readdata[0][3] => wbs_readdata[3].DATAIN
wbm_readdata[0][4] => wbs_readdata[4].DATAIN
wbm_readdata[0][5] => wbs_readdata[5].DATAIN
wbm_readdata[0][6] => wbs_readdata[6].DATAIN
wbm_readdata[0][7] => wbs_readdata[7].DATAIN
wbm_readdata[0][8] => wbs_readdata[8].DATAIN
wbm_readdata[0][9] => wbs_readdata[9].DATAIN
wbm_readdata[0][10] => wbs_readdata[10].DATAIN
wbm_readdata[0][11] => wbs_readdata[11].DATAIN
wbm_readdata[0][12] => wbs_readdata[12].DATAIN
wbm_readdata[0][13] => wbs_readdata[13].DATAIN
wbm_readdata[0][14] => wbs_readdata[14].DATAIN
wbm_readdata[0][15] => wbs_readdata[15].DATAIN
wbm_readdata[1][0] => wbs_readdata[0].DATAIN
wbm_readdata[1][1] => wbs_readdata[1].DATAIN
wbm_readdata[1][2] => wbs_readdata[2].DATAIN
wbm_readdata[1][3] => wbs_readdata[3].DATAIN
wbm_readdata[1][4] => wbs_readdata[4].DATAIN
wbm_readdata[1][5] => wbs_readdata[5].DATAIN
wbm_readdata[1][6] => wbs_readdata[6].DATAIN
wbm_readdata[1][7] => wbs_readdata[7].DATAIN
wbm_readdata[1][8] => wbs_readdata[8].DATAIN
wbm_readdata[1][9] => wbs_readdata[9].DATAIN
wbm_readdata[1][10] => wbs_readdata[10].DATAIN
wbm_readdata[1][11] => wbs_readdata[11].DATAIN
wbm_readdata[1][12] => wbs_readdata[12].DATAIN
wbm_readdata[1][13] => wbs_readdata[13].DATAIN
wbm_readdata[1][14] => wbs_readdata[14].DATAIN
wbm_readdata[1][15] => wbs_readdata[15].DATAIN
wbm_readdata[2][0] => wbs_readdata[0].DATAIN
wbm_readdata[2][1] => wbs_readdata[1].DATAIN
wbm_readdata[2][2] => wbs_readdata[2].DATAIN
wbm_readdata[2][3] => wbs_readdata[3].DATAIN
wbm_readdata[2][4] => wbs_readdata[4].DATAIN
wbm_readdata[2][5] => wbs_readdata[5].DATAIN
wbm_readdata[2][6] => wbs_readdata[6].DATAIN
wbm_readdata[2][7] => wbs_readdata[7].DATAIN
wbm_readdata[2][8] => wbs_readdata[8].DATAIN
wbm_readdata[2][9] => wbs_readdata[9].DATAIN
wbm_readdata[2][10] => wbs_readdata[10].DATAIN
wbm_readdata[2][11] => wbs_readdata[11].DATAIN
wbm_readdata[2][12] => wbs_readdata[12].DATAIN
wbm_readdata[2][13] => wbs_readdata[13].DATAIN
wbm_readdata[2][14] => wbs_readdata[14].DATAIN
wbm_readdata[2][15] => wbs_readdata[15].DATAIN
wbm_strobe[0] <= wbm_strobe.DB_MAX_OUTPUT_PORT_TYPE
wbm_strobe[1] <= wbm_strobe.DB_MAX_OUTPUT_PORT_TYPE
wbm_strobe[2] <= wbm_strobe.DB_MAX_OUTPUT_PORT_TYPE
wbm_cycle[0] <= wbm_cycle.DB_MAX_OUTPUT_PORT_TYPE
wbm_cycle[1] <= wbm_cycle.DB_MAX_OUTPUT_PORT_TYPE
wbm_cycle[2] <= wbm_cycle.DB_MAX_OUTPUT_PORT_TYPE
wbm_write[0] <= wbm_write.DB_MAX_OUTPUT_PORT_TYPE
wbm_write[1] <= wbm_write.DB_MAX_OUTPUT_PORT_TYPE
wbm_write[2] <= wbm_write.DB_MAX_OUTPUT_PORT_TYPE
wbm_ack[0] => ack_vector[0].IN1
wbm_ack[1] => ack_vector[1].IN1
wbm_ack[2] => ack_vector[2].IN1


|DE0_NANO_top|wishbone_register:register0
gls_reset => write_ack.ACLR
gls_reset => reg_out_d[15][0].ACLR
gls_reset => reg_out_d[15][1].ACLR
gls_reset => reg_out_d[15][2].ACLR
gls_reset => reg_out_d[15][3].ACLR
gls_reset => reg_out_d[15][4].ACLR
gls_reset => reg_out_d[15][5].ACLR
gls_reset => reg_out_d[15][6].ACLR
gls_reset => reg_out_d[15][7].ACLR
gls_reset => reg_out_d[15][8].ACLR
gls_reset => reg_out_d[15][9].ACLR
gls_reset => reg_out_d[15][10].ACLR
gls_reset => reg_out_d[15][11].ACLR
gls_reset => reg_out_d[15][12].ACLR
gls_reset => reg_out_d[15][13].ACLR
gls_reset => reg_out_d[15][14].ACLR
gls_reset => reg_out_d[15][15].ACLR
gls_reset => reg_out_d[14][0].ACLR
gls_reset => reg_out_d[14][1].ACLR
gls_reset => reg_out_d[14][2].ACLR
gls_reset => reg_out_d[14][3].ACLR
gls_reset => reg_out_d[14][4].ACLR
gls_reset => reg_out_d[14][5].ACLR
gls_reset => reg_out_d[14][6].ACLR
gls_reset => reg_out_d[14][7].ACLR
gls_reset => reg_out_d[14][8].ACLR
gls_reset => reg_out_d[14][9].ACLR
gls_reset => reg_out_d[14][10].ACLR
gls_reset => reg_out_d[14][11].ACLR
gls_reset => reg_out_d[14][12].ACLR
gls_reset => reg_out_d[14][13].ACLR
gls_reset => reg_out_d[14][14].ACLR
gls_reset => reg_out_d[14][15].ACLR
gls_reset => reg_out_d[13][0].ACLR
gls_reset => reg_out_d[13][1].ACLR
gls_reset => reg_out_d[13][2].ACLR
gls_reset => reg_out_d[13][3].ACLR
gls_reset => reg_out_d[13][4].ACLR
gls_reset => reg_out_d[13][5].ACLR
gls_reset => reg_out_d[13][6].ACLR
gls_reset => reg_out_d[13][7].ACLR
gls_reset => reg_out_d[13][8].ACLR
gls_reset => reg_out_d[13][9].ACLR
gls_reset => reg_out_d[13][10].ACLR
gls_reset => reg_out_d[13][11].ACLR
gls_reset => reg_out_d[13][12].ACLR
gls_reset => reg_out_d[13][13].ACLR
gls_reset => reg_out_d[13][14].ACLR
gls_reset => reg_out_d[13][15].ACLR
gls_reset => reg_out_d[12][0].ACLR
gls_reset => reg_out_d[12][1].ACLR
gls_reset => reg_out_d[12][2].ACLR
gls_reset => reg_out_d[12][3].ACLR
gls_reset => reg_out_d[12][4].ACLR
gls_reset => reg_out_d[12][5].ACLR
gls_reset => reg_out_d[12][6].ACLR
gls_reset => reg_out_d[12][7].ACLR
gls_reset => reg_out_d[12][8].ACLR
gls_reset => reg_out_d[12][9].ACLR
gls_reset => reg_out_d[12][10].ACLR
gls_reset => reg_out_d[12][11].ACLR
gls_reset => reg_out_d[12][12].ACLR
gls_reset => reg_out_d[12][13].ACLR
gls_reset => reg_out_d[12][14].ACLR
gls_reset => reg_out_d[12][15].ACLR
gls_reset => reg_out_d[11][0].ACLR
gls_reset => reg_out_d[11][1].ACLR
gls_reset => reg_out_d[11][2].ACLR
gls_reset => reg_out_d[11][3].ACLR
gls_reset => reg_out_d[11][4].ACLR
gls_reset => reg_out_d[11][5].ACLR
gls_reset => reg_out_d[11][6].ACLR
gls_reset => reg_out_d[11][7].ACLR
gls_reset => reg_out_d[11][8].ACLR
gls_reset => reg_out_d[11][9].ACLR
gls_reset => reg_out_d[11][10].ACLR
gls_reset => reg_out_d[11][11].ACLR
gls_reset => reg_out_d[11][12].ACLR
gls_reset => reg_out_d[11][13].ACLR
gls_reset => reg_out_d[11][14].ACLR
gls_reset => reg_out_d[11][15].ACLR
gls_reset => reg_out_d[10][0].ACLR
gls_reset => reg_out_d[10][1].ACLR
gls_reset => reg_out_d[10][2].ACLR
gls_reset => reg_out_d[10][3].ACLR
gls_reset => reg_out_d[10][4].ACLR
gls_reset => reg_out_d[10][5].ACLR
gls_reset => reg_out_d[10][6].ACLR
gls_reset => reg_out_d[10][7].ACLR
gls_reset => reg_out_d[10][8].ACLR
gls_reset => reg_out_d[10][9].ACLR
gls_reset => reg_out_d[10][10].ACLR
gls_reset => reg_out_d[10][11].ACLR
gls_reset => reg_out_d[10][12].ACLR
gls_reset => reg_out_d[10][13].ACLR
gls_reset => reg_out_d[10][14].ACLR
gls_reset => reg_out_d[10][15].ACLR
gls_reset => reg_out_d[9][0].ACLR
gls_reset => reg_out_d[9][1].ACLR
gls_reset => reg_out_d[9][2].ACLR
gls_reset => reg_out_d[9][3].ACLR
gls_reset => reg_out_d[9][4].ACLR
gls_reset => reg_out_d[9][5].ACLR
gls_reset => reg_out_d[9][6].ACLR
gls_reset => reg_out_d[9][7].ACLR
gls_reset => reg_out_d[9][8].ACLR
gls_reset => reg_out_d[9][9].ACLR
gls_reset => reg_out_d[9][10].ACLR
gls_reset => reg_out_d[9][11].ACLR
gls_reset => reg_out_d[9][12].ACLR
gls_reset => reg_out_d[9][13].ACLR
gls_reset => reg_out_d[9][14].ACLR
gls_reset => reg_out_d[9][15].ACLR
gls_reset => reg_out_d[8][0].ACLR
gls_reset => reg_out_d[8][1].ACLR
gls_reset => reg_out_d[8][2].ACLR
gls_reset => reg_out_d[8][3].ACLR
gls_reset => reg_out_d[8][4].ACLR
gls_reset => reg_out_d[8][5].ACLR
gls_reset => reg_out_d[8][6].ACLR
gls_reset => reg_out_d[8][7].ACLR
gls_reset => reg_out_d[8][8].ACLR
gls_reset => reg_out_d[8][9].ACLR
gls_reset => reg_out_d[8][10].ACLR
gls_reset => reg_out_d[8][11].ACLR
gls_reset => reg_out_d[8][12].ACLR
gls_reset => reg_out_d[8][13].ACLR
gls_reset => reg_out_d[8][14].ACLR
gls_reset => reg_out_d[8][15].ACLR
gls_reset => reg_out_d[7][0].ACLR
gls_reset => reg_out_d[7][1].ACLR
gls_reset => reg_out_d[7][2].ACLR
gls_reset => reg_out_d[7][3].ACLR
gls_reset => reg_out_d[7][4].ACLR
gls_reset => reg_out_d[7][5].ACLR
gls_reset => reg_out_d[7][6].ACLR
gls_reset => reg_out_d[7][7].ACLR
gls_reset => reg_out_d[7][8].ACLR
gls_reset => reg_out_d[7][9].ACLR
gls_reset => reg_out_d[7][10].ACLR
gls_reset => reg_out_d[7][11].ACLR
gls_reset => reg_out_d[7][12].ACLR
gls_reset => reg_out_d[7][13].ACLR
gls_reset => reg_out_d[7][14].ACLR
gls_reset => reg_out_d[7][15].ACLR
gls_reset => reg_out_d[6][0].ACLR
gls_reset => reg_out_d[6][1].ACLR
gls_reset => reg_out_d[6][2].ACLR
gls_reset => reg_out_d[6][3].ACLR
gls_reset => reg_out_d[6][4].ACLR
gls_reset => reg_out_d[6][5].ACLR
gls_reset => reg_out_d[6][6].ACLR
gls_reset => reg_out_d[6][7].ACLR
gls_reset => reg_out_d[6][8].ACLR
gls_reset => reg_out_d[6][9].ACLR
gls_reset => reg_out_d[6][10].ACLR
gls_reset => reg_out_d[6][11].ACLR
gls_reset => reg_out_d[6][12].ACLR
gls_reset => reg_out_d[6][13].ACLR
gls_reset => reg_out_d[6][14].ACLR
gls_reset => reg_out_d[6][15].ACLR
gls_reset => reg_out_d[5][0].ACLR
gls_reset => reg_out_d[5][1].ACLR
gls_reset => reg_out_d[5][2].ACLR
gls_reset => reg_out_d[5][3].ACLR
gls_reset => reg_out_d[5][4].ACLR
gls_reset => reg_out_d[5][5].ACLR
gls_reset => reg_out_d[5][6].ACLR
gls_reset => reg_out_d[5][7].ACLR
gls_reset => reg_out_d[5][8].ACLR
gls_reset => reg_out_d[5][9].ACLR
gls_reset => reg_out_d[5][10].ACLR
gls_reset => reg_out_d[5][11].ACLR
gls_reset => reg_out_d[5][12].ACLR
gls_reset => reg_out_d[5][13].ACLR
gls_reset => reg_out_d[5][14].ACLR
gls_reset => reg_out_d[5][15].ACLR
gls_reset => reg_out_d[4][0].ACLR
gls_reset => reg_out_d[4][1].ACLR
gls_reset => reg_out_d[4][2].ACLR
gls_reset => reg_out_d[4][3].ACLR
gls_reset => reg_out_d[4][4].ACLR
gls_reset => reg_out_d[4][5].ACLR
gls_reset => reg_out_d[4][6].ACLR
gls_reset => reg_out_d[4][7].ACLR
gls_reset => reg_out_d[4][8].ACLR
gls_reset => reg_out_d[4][9].ACLR
gls_reset => reg_out_d[4][10].ACLR
gls_reset => reg_out_d[4][11].ACLR
gls_reset => reg_out_d[4][12].ACLR
gls_reset => reg_out_d[4][13].ACLR
gls_reset => reg_out_d[4][14].ACLR
gls_reset => reg_out_d[4][15].ACLR
gls_reset => reg_out_d[3][0].ACLR
gls_reset => reg_out_d[3][1].ACLR
gls_reset => reg_out_d[3][2].ACLR
gls_reset => reg_out_d[3][3].ACLR
gls_reset => reg_out_d[3][4].ACLR
gls_reset => reg_out_d[3][5].ACLR
gls_reset => reg_out_d[3][6].ACLR
gls_reset => reg_out_d[3][7].ACLR
gls_reset => reg_out_d[3][8].ACLR
gls_reset => reg_out_d[3][9].ACLR
gls_reset => reg_out_d[3][10].ACLR
gls_reset => reg_out_d[3][11].ACLR
gls_reset => reg_out_d[3][12].ACLR
gls_reset => reg_out_d[3][13].ACLR
gls_reset => reg_out_d[3][14].ACLR
gls_reset => reg_out_d[3][15].ACLR
gls_reset => reg_out_d[2][0].ACLR
gls_reset => reg_out_d[2][1].ACLR
gls_reset => reg_out_d[2][2].ACLR
gls_reset => reg_out_d[2][3].ACLR
gls_reset => reg_out_d[2][4].ACLR
gls_reset => reg_out_d[2][5].ACLR
gls_reset => reg_out_d[2][6].ACLR
gls_reset => reg_out_d[2][7].ACLR
gls_reset => reg_out_d[2][8].ACLR
gls_reset => reg_out_d[2][9].ACLR
gls_reset => reg_out_d[2][10].ACLR
gls_reset => reg_out_d[2][11].ACLR
gls_reset => reg_out_d[2][12].ACLR
gls_reset => reg_out_d[2][13].ACLR
gls_reset => reg_out_d[2][14].ACLR
gls_reset => reg_out_d[2][15].ACLR
gls_reset => reg_out_d[1][0].ACLR
gls_reset => reg_out_d[1][1].ACLR
gls_reset => reg_out_d[1][2].ACLR
gls_reset => reg_out_d[1][3].ACLR
gls_reset => reg_out_d[1][4].ACLR
gls_reset => reg_out_d[1][5].ACLR
gls_reset => reg_out_d[1][6].ACLR
gls_reset => reg_out_d[1][7].ACLR
gls_reset => reg_out_d[1][8].ACLR
gls_reset => reg_out_d[1][9].ACLR
gls_reset => reg_out_d[1][10].ACLR
gls_reset => reg_out_d[1][11].ACLR
gls_reset => reg_out_d[1][12].ACLR
gls_reset => reg_out_d[1][13].ACLR
gls_reset => reg_out_d[1][14].ACLR
gls_reset => reg_out_d[1][15].ACLR
gls_reset => reg_out_d[0][0].ACLR
gls_reset => reg_out_d[0][1].ACLR
gls_reset => reg_out_d[0][2].ACLR
gls_reset => reg_out_d[0][3].ACLR
gls_reset => reg_out_d[0][4].ACLR
gls_reset => reg_out_d[0][5].ACLR
gls_reset => reg_out_d[0][6].ACLR
gls_reset => reg_out_d[0][7].ACLR
gls_reset => reg_out_d[0][8].ACLR
gls_reset => reg_out_d[0][9].ACLR
gls_reset => reg_out_d[0][10].ACLR
gls_reset => reg_out_d[0][11].ACLR
gls_reset => reg_out_d[0][12].ACLR
gls_reset => reg_out_d[0][13].ACLR
gls_reset => reg_out_d[0][14].ACLR
gls_reset => reg_out_d[0][15].ACLR
gls_reset => read_ack.ENA
gls_reset => reg_in_d[0][15].ENA
gls_reset => reg_in_d[0][14].ENA
gls_reset => reg_in_d[0][13].ENA
gls_reset => reg_in_d[0][12].ENA
gls_reset => reg_in_d[0][11].ENA
gls_reset => reg_in_d[0][10].ENA
gls_reset => reg_in_d[0][9].ENA
gls_reset => reg_in_d[0][8].ENA
gls_reset => reg_in_d[0][7].ENA
gls_reset => reg_in_d[0][6].ENA
gls_reset => reg_in_d[0][5].ENA
gls_reset => reg_in_d[0][4].ENA
gls_reset => reg_in_d[0][3].ENA
gls_reset => reg_in_d[0][2].ENA
gls_reset => reg_in_d[0][1].ENA
gls_reset => reg_in_d[0][0].ENA
gls_reset => reg_in_d[1][15].ENA
gls_reset => reg_in_d[1][14].ENA
gls_reset => reg_in_d[1][13].ENA
gls_reset => reg_in_d[1][12].ENA
gls_reset => reg_in_d[1][11].ENA
gls_reset => reg_in_d[1][10].ENA
gls_reset => reg_in_d[1][9].ENA
gls_reset => reg_in_d[1][8].ENA
gls_reset => reg_in_d[1][7].ENA
gls_reset => reg_in_d[1][6].ENA
gls_reset => reg_in_d[1][5].ENA
gls_reset => reg_in_d[1][4].ENA
gls_reset => reg_in_d[1][3].ENA
gls_reset => reg_in_d[1][2].ENA
gls_reset => reg_in_d[1][1].ENA
gls_reset => reg_in_d[1][0].ENA
gls_reset => reg_in_d[2][15].ENA
gls_reset => reg_in_d[2][14].ENA
gls_reset => reg_in_d[2][13].ENA
gls_reset => reg_in_d[2][12].ENA
gls_reset => reg_in_d[2][11].ENA
gls_reset => reg_in_d[2][10].ENA
gls_reset => reg_in_d[2][9].ENA
gls_reset => reg_in_d[2][8].ENA
gls_reset => reg_in_d[2][7].ENA
gls_reset => reg_in_d[2][6].ENA
gls_reset => reg_in_d[2][5].ENA
gls_reset => reg_in_d[2][4].ENA
gls_reset => reg_in_d[2][3].ENA
gls_reset => reg_in_d[2][2].ENA
gls_reset => reg_in_d[2][1].ENA
gls_reset => reg_in_d[2][0].ENA
gls_reset => reg_in_d[3][15].ENA
gls_reset => reg_in_d[3][14].ENA
gls_reset => reg_in_d[3][13].ENA
gls_reset => reg_in_d[3][12].ENA
gls_reset => reg_in_d[3][11].ENA
gls_reset => reg_in_d[3][10].ENA
gls_reset => reg_in_d[3][9].ENA
gls_reset => reg_in_d[3][8].ENA
gls_reset => reg_in_d[3][7].ENA
gls_reset => reg_in_d[3][6].ENA
gls_reset => reg_in_d[3][5].ENA
gls_reset => reg_in_d[3][4].ENA
gls_reset => reg_in_d[3][3].ENA
gls_reset => reg_in_d[3][2].ENA
gls_reset => reg_in_d[3][1].ENA
gls_reset => reg_in_d[3][0].ENA
gls_reset => reg_in_d[4][15].ENA
gls_reset => reg_in_d[4][14].ENA
gls_reset => reg_in_d[4][13].ENA
gls_reset => reg_in_d[4][12].ENA
gls_reset => reg_in_d[4][11].ENA
gls_reset => reg_in_d[4][10].ENA
gls_reset => reg_in_d[4][9].ENA
gls_reset => reg_in_d[4][8].ENA
gls_reset => reg_in_d[4][7].ENA
gls_reset => reg_in_d[4][6].ENA
gls_reset => reg_in_d[4][5].ENA
gls_reset => reg_in_d[4][4].ENA
gls_reset => reg_in_d[4][3].ENA
gls_reset => reg_in_d[4][2].ENA
gls_reset => reg_in_d[4][1].ENA
gls_reset => reg_in_d[4][0].ENA
gls_reset => reg_in_d[5][15].ENA
gls_reset => reg_in_d[5][14].ENA
gls_reset => reg_in_d[5][13].ENA
gls_reset => reg_in_d[5][12].ENA
gls_reset => reg_in_d[5][11].ENA
gls_reset => reg_in_d[5][10].ENA
gls_reset => reg_in_d[5][9].ENA
gls_reset => reg_in_d[5][8].ENA
gls_reset => reg_in_d[5][7].ENA
gls_reset => reg_in_d[5][6].ENA
gls_reset => reg_in_d[5][5].ENA
gls_reset => reg_in_d[5][4].ENA
gls_reset => reg_in_d[5][3].ENA
gls_reset => reg_in_d[5][2].ENA
gls_reset => reg_in_d[5][1].ENA
gls_reset => reg_in_d[5][0].ENA
gls_reset => reg_in_d[6][15].ENA
gls_reset => reg_in_d[6][14].ENA
gls_reset => reg_in_d[6][13].ENA
gls_reset => reg_in_d[6][12].ENA
gls_reset => reg_in_d[6][11].ENA
gls_reset => reg_in_d[6][10].ENA
gls_reset => reg_in_d[6][9].ENA
gls_reset => reg_in_d[6][8].ENA
gls_reset => reg_in_d[6][7].ENA
gls_reset => reg_in_d[6][6].ENA
gls_reset => reg_in_d[6][5].ENA
gls_reset => reg_in_d[6][4].ENA
gls_reset => reg_in_d[6][3].ENA
gls_reset => reg_in_d[6][2].ENA
gls_reset => reg_in_d[6][1].ENA
gls_reset => reg_in_d[6][0].ENA
gls_reset => reg_in_d[7][15].ENA
gls_reset => reg_in_d[7][14].ENA
gls_reset => reg_in_d[7][13].ENA
gls_reset => reg_in_d[7][12].ENA
gls_reset => reg_in_d[7][11].ENA
gls_reset => reg_in_d[7][10].ENA
gls_reset => reg_in_d[7][9].ENA
gls_reset => reg_in_d[7][8].ENA
gls_reset => reg_in_d[7][7].ENA
gls_reset => reg_in_d[7][6].ENA
gls_reset => reg_in_d[7][5].ENA
gls_reset => reg_in_d[7][4].ENA
gls_reset => reg_in_d[7][3].ENA
gls_reset => reg_in_d[7][2].ENA
gls_reset => reg_in_d[7][1].ENA
gls_reset => reg_in_d[7][0].ENA
gls_reset => reg_in_d[8][15].ENA
gls_reset => reg_in_d[8][14].ENA
gls_reset => reg_in_d[8][13].ENA
gls_reset => reg_in_d[8][12].ENA
gls_reset => reg_in_d[8][11].ENA
gls_reset => reg_in_d[8][10].ENA
gls_reset => reg_in_d[8][9].ENA
gls_reset => reg_in_d[8][8].ENA
gls_reset => reg_in_d[8][7].ENA
gls_reset => reg_in_d[8][6].ENA
gls_reset => reg_in_d[8][5].ENA
gls_reset => reg_in_d[8][4].ENA
gls_reset => reg_in_d[8][3].ENA
gls_reset => reg_in_d[8][2].ENA
gls_reset => reg_in_d[8][1].ENA
gls_reset => reg_in_d[8][0].ENA
gls_reset => reg_in_d[9][15].ENA
gls_reset => reg_in_d[9][14].ENA
gls_reset => reg_in_d[9][13].ENA
gls_reset => reg_in_d[9][12].ENA
gls_reset => reg_in_d[9][11].ENA
gls_reset => reg_in_d[9][10].ENA
gls_reset => reg_in_d[9][9].ENA
gls_reset => reg_in_d[9][8].ENA
gls_reset => reg_in_d[9][7].ENA
gls_reset => reg_in_d[9][6].ENA
gls_reset => reg_in_d[9][5].ENA
gls_reset => reg_in_d[9][4].ENA
gls_reset => reg_in_d[9][3].ENA
gls_reset => reg_in_d[9][2].ENA
gls_reset => reg_in_d[9][1].ENA
gls_reset => reg_in_d[9][0].ENA
gls_reset => reg_in_d[10][15].ENA
gls_reset => reg_in_d[10][14].ENA
gls_reset => reg_in_d[10][13].ENA
gls_reset => reg_in_d[10][12].ENA
gls_reset => reg_in_d[10][11].ENA
gls_reset => reg_in_d[10][10].ENA
gls_reset => reg_in_d[10][9].ENA
gls_reset => reg_in_d[10][8].ENA
gls_reset => reg_in_d[10][7].ENA
gls_reset => reg_in_d[10][6].ENA
gls_reset => reg_in_d[10][5].ENA
gls_reset => reg_in_d[10][4].ENA
gls_reset => reg_in_d[10][3].ENA
gls_reset => reg_in_d[10][2].ENA
gls_reset => reg_in_d[10][1].ENA
gls_reset => reg_in_d[10][0].ENA
gls_reset => reg_in_d[11][15].ENA
gls_reset => reg_in_d[11][14].ENA
gls_reset => reg_in_d[11][13].ENA
gls_reset => reg_in_d[11][12].ENA
gls_reset => reg_in_d[11][11].ENA
gls_reset => reg_in_d[11][10].ENA
gls_reset => reg_in_d[11][9].ENA
gls_reset => reg_in_d[11][8].ENA
gls_reset => reg_in_d[11][7].ENA
gls_reset => reg_in_d[11][6].ENA
gls_reset => reg_in_d[11][5].ENA
gls_reset => reg_in_d[11][4].ENA
gls_reset => reg_in_d[11][3].ENA
gls_reset => reg_in_d[11][2].ENA
gls_reset => reg_in_d[11][1].ENA
gls_reset => reg_in_d[11][0].ENA
gls_reset => reg_in_d[12][15].ENA
gls_reset => reg_in_d[12][14].ENA
gls_reset => reg_in_d[12][13].ENA
gls_reset => reg_in_d[12][12].ENA
gls_reset => reg_in_d[12][11].ENA
gls_reset => reg_in_d[12][10].ENA
gls_reset => reg_in_d[12][9].ENA
gls_reset => reg_in_d[12][8].ENA
gls_reset => reg_in_d[12][7].ENA
gls_reset => reg_in_d[12][6].ENA
gls_reset => reg_in_d[12][5].ENA
gls_reset => reg_in_d[12][4].ENA
gls_reset => reg_in_d[12][3].ENA
gls_reset => reg_in_d[12][2].ENA
gls_reset => reg_in_d[12][1].ENA
gls_reset => reg_in_d[12][0].ENA
gls_reset => reg_in_d[13][15].ENA
gls_reset => reg_in_d[13][14].ENA
gls_reset => reg_in_d[13][13].ENA
gls_reset => reg_in_d[13][12].ENA
gls_reset => reg_in_d[13][11].ENA
gls_reset => reg_in_d[13][10].ENA
gls_reset => reg_in_d[13][9].ENA
gls_reset => reg_in_d[13][8].ENA
gls_reset => reg_in_d[13][7].ENA
gls_reset => reg_in_d[13][6].ENA
gls_reset => reg_in_d[13][5].ENA
gls_reset => reg_in_d[13][4].ENA
gls_reset => reg_in_d[13][3].ENA
gls_reset => reg_in_d[13][2].ENA
gls_reset => reg_in_d[13][1].ENA
gls_reset => reg_in_d[13][0].ENA
gls_reset => reg_in_d[14][15].ENA
gls_reset => reg_in_d[14][14].ENA
gls_reset => reg_in_d[14][13].ENA
gls_reset => reg_in_d[14][12].ENA
gls_reset => reg_in_d[14][11].ENA
gls_reset => reg_in_d[14][10].ENA
gls_reset => reg_in_d[14][9].ENA
gls_reset => reg_in_d[14][8].ENA
gls_reset => reg_in_d[14][7].ENA
gls_reset => reg_in_d[14][6].ENA
gls_reset => reg_in_d[14][5].ENA
gls_reset => reg_in_d[14][4].ENA
gls_reset => reg_in_d[14][3].ENA
gls_reset => reg_in_d[14][2].ENA
gls_reset => reg_in_d[14][1].ENA
gls_reset => reg_in_d[14][0].ENA
gls_reset => reg_in_d[15][15].ENA
gls_reset => reg_in_d[15][14].ENA
gls_reset => reg_in_d[15][13].ENA
gls_reset => reg_in_d[15][12].ENA
gls_reset => reg_in_d[15][11].ENA
gls_reset => reg_in_d[15][10].ENA
gls_reset => reg_in_d[15][9].ENA
gls_reset => reg_in_d[15][8].ENA
gls_reset => reg_in_d[15][7].ENA
gls_reset => reg_in_d[15][6].ENA
gls_reset => reg_in_d[15][5].ENA
gls_reset => reg_in_d[15][4].ENA
gls_reset => reg_in_d[15][3].ENA
gls_reset => reg_in_d[15][2].ENA
gls_reset => reg_in_d[15][1].ENA
gls_reset => reg_in_d[15][0].ENA
gls_reset => wbs_readdata[15]~reg0.ENA
gls_reset => wbs_readdata[14]~reg0.ENA
gls_reset => wbs_readdata[13]~reg0.ENA
gls_reset => wbs_readdata[12]~reg0.ENA
gls_reset => wbs_readdata[11]~reg0.ENA
gls_reset => wbs_readdata[10]~reg0.ENA
gls_reset => wbs_readdata[9]~reg0.ENA
gls_reset => wbs_readdata[8]~reg0.ENA
gls_reset => wbs_readdata[7]~reg0.ENA
gls_reset => wbs_readdata[6]~reg0.ENA
gls_reset => wbs_readdata[5]~reg0.ENA
gls_reset => wbs_readdata[4]~reg0.ENA
gls_reset => wbs_readdata[3]~reg0.ENA
gls_reset => wbs_readdata[2]~reg0.ENA
gls_reset => wbs_readdata[1]~reg0.ENA
gls_reset => wbs_readdata[0]~reg0.ENA
gls_clk => read_ack.CLK
gls_clk => wbs_readdata[0]~reg0.CLK
gls_clk => wbs_readdata[1]~reg0.CLK
gls_clk => wbs_readdata[2]~reg0.CLK
gls_clk => wbs_readdata[3]~reg0.CLK
gls_clk => wbs_readdata[4]~reg0.CLK
gls_clk => wbs_readdata[5]~reg0.CLK
gls_clk => wbs_readdata[6]~reg0.CLK
gls_clk => wbs_readdata[7]~reg0.CLK
gls_clk => wbs_readdata[8]~reg0.CLK
gls_clk => wbs_readdata[9]~reg0.CLK
gls_clk => wbs_readdata[10]~reg0.CLK
gls_clk => wbs_readdata[11]~reg0.CLK
gls_clk => wbs_readdata[12]~reg0.CLK
gls_clk => wbs_readdata[13]~reg0.CLK
gls_clk => wbs_readdata[14]~reg0.CLK
gls_clk => wbs_readdata[15]~reg0.CLK
gls_clk => reg_in_d[15][0].CLK
gls_clk => reg_in_d[15][1].CLK
gls_clk => reg_in_d[15][2].CLK
gls_clk => reg_in_d[15][3].CLK
gls_clk => reg_in_d[15][4].CLK
gls_clk => reg_in_d[15][5].CLK
gls_clk => reg_in_d[15][6].CLK
gls_clk => reg_in_d[15][7].CLK
gls_clk => reg_in_d[15][8].CLK
gls_clk => reg_in_d[15][9].CLK
gls_clk => reg_in_d[15][10].CLK
gls_clk => reg_in_d[15][11].CLK
gls_clk => reg_in_d[15][12].CLK
gls_clk => reg_in_d[15][13].CLK
gls_clk => reg_in_d[15][14].CLK
gls_clk => reg_in_d[15][15].CLK
gls_clk => reg_in_d[14][0].CLK
gls_clk => reg_in_d[14][1].CLK
gls_clk => reg_in_d[14][2].CLK
gls_clk => reg_in_d[14][3].CLK
gls_clk => reg_in_d[14][4].CLK
gls_clk => reg_in_d[14][5].CLK
gls_clk => reg_in_d[14][6].CLK
gls_clk => reg_in_d[14][7].CLK
gls_clk => reg_in_d[14][8].CLK
gls_clk => reg_in_d[14][9].CLK
gls_clk => reg_in_d[14][10].CLK
gls_clk => reg_in_d[14][11].CLK
gls_clk => reg_in_d[14][12].CLK
gls_clk => reg_in_d[14][13].CLK
gls_clk => reg_in_d[14][14].CLK
gls_clk => reg_in_d[14][15].CLK
gls_clk => reg_in_d[13][0].CLK
gls_clk => reg_in_d[13][1].CLK
gls_clk => reg_in_d[13][2].CLK
gls_clk => reg_in_d[13][3].CLK
gls_clk => reg_in_d[13][4].CLK
gls_clk => reg_in_d[13][5].CLK
gls_clk => reg_in_d[13][6].CLK
gls_clk => reg_in_d[13][7].CLK
gls_clk => reg_in_d[13][8].CLK
gls_clk => reg_in_d[13][9].CLK
gls_clk => reg_in_d[13][10].CLK
gls_clk => reg_in_d[13][11].CLK
gls_clk => reg_in_d[13][12].CLK
gls_clk => reg_in_d[13][13].CLK
gls_clk => reg_in_d[13][14].CLK
gls_clk => reg_in_d[13][15].CLK
gls_clk => reg_in_d[12][0].CLK
gls_clk => reg_in_d[12][1].CLK
gls_clk => reg_in_d[12][2].CLK
gls_clk => reg_in_d[12][3].CLK
gls_clk => reg_in_d[12][4].CLK
gls_clk => reg_in_d[12][5].CLK
gls_clk => reg_in_d[12][6].CLK
gls_clk => reg_in_d[12][7].CLK
gls_clk => reg_in_d[12][8].CLK
gls_clk => reg_in_d[12][9].CLK
gls_clk => reg_in_d[12][10].CLK
gls_clk => reg_in_d[12][11].CLK
gls_clk => reg_in_d[12][12].CLK
gls_clk => reg_in_d[12][13].CLK
gls_clk => reg_in_d[12][14].CLK
gls_clk => reg_in_d[12][15].CLK
gls_clk => reg_in_d[11][0].CLK
gls_clk => reg_in_d[11][1].CLK
gls_clk => reg_in_d[11][2].CLK
gls_clk => reg_in_d[11][3].CLK
gls_clk => reg_in_d[11][4].CLK
gls_clk => reg_in_d[11][5].CLK
gls_clk => reg_in_d[11][6].CLK
gls_clk => reg_in_d[11][7].CLK
gls_clk => reg_in_d[11][8].CLK
gls_clk => reg_in_d[11][9].CLK
gls_clk => reg_in_d[11][10].CLK
gls_clk => reg_in_d[11][11].CLK
gls_clk => reg_in_d[11][12].CLK
gls_clk => reg_in_d[11][13].CLK
gls_clk => reg_in_d[11][14].CLK
gls_clk => reg_in_d[11][15].CLK
gls_clk => reg_in_d[10][0].CLK
gls_clk => reg_in_d[10][1].CLK
gls_clk => reg_in_d[10][2].CLK
gls_clk => reg_in_d[10][3].CLK
gls_clk => reg_in_d[10][4].CLK
gls_clk => reg_in_d[10][5].CLK
gls_clk => reg_in_d[10][6].CLK
gls_clk => reg_in_d[10][7].CLK
gls_clk => reg_in_d[10][8].CLK
gls_clk => reg_in_d[10][9].CLK
gls_clk => reg_in_d[10][10].CLK
gls_clk => reg_in_d[10][11].CLK
gls_clk => reg_in_d[10][12].CLK
gls_clk => reg_in_d[10][13].CLK
gls_clk => reg_in_d[10][14].CLK
gls_clk => reg_in_d[10][15].CLK
gls_clk => reg_in_d[9][0].CLK
gls_clk => reg_in_d[9][1].CLK
gls_clk => reg_in_d[9][2].CLK
gls_clk => reg_in_d[9][3].CLK
gls_clk => reg_in_d[9][4].CLK
gls_clk => reg_in_d[9][5].CLK
gls_clk => reg_in_d[9][6].CLK
gls_clk => reg_in_d[9][7].CLK
gls_clk => reg_in_d[9][8].CLK
gls_clk => reg_in_d[9][9].CLK
gls_clk => reg_in_d[9][10].CLK
gls_clk => reg_in_d[9][11].CLK
gls_clk => reg_in_d[9][12].CLK
gls_clk => reg_in_d[9][13].CLK
gls_clk => reg_in_d[9][14].CLK
gls_clk => reg_in_d[9][15].CLK
gls_clk => reg_in_d[8][0].CLK
gls_clk => reg_in_d[8][1].CLK
gls_clk => reg_in_d[8][2].CLK
gls_clk => reg_in_d[8][3].CLK
gls_clk => reg_in_d[8][4].CLK
gls_clk => reg_in_d[8][5].CLK
gls_clk => reg_in_d[8][6].CLK
gls_clk => reg_in_d[8][7].CLK
gls_clk => reg_in_d[8][8].CLK
gls_clk => reg_in_d[8][9].CLK
gls_clk => reg_in_d[8][10].CLK
gls_clk => reg_in_d[8][11].CLK
gls_clk => reg_in_d[8][12].CLK
gls_clk => reg_in_d[8][13].CLK
gls_clk => reg_in_d[8][14].CLK
gls_clk => reg_in_d[8][15].CLK
gls_clk => reg_in_d[7][0].CLK
gls_clk => reg_in_d[7][1].CLK
gls_clk => reg_in_d[7][2].CLK
gls_clk => reg_in_d[7][3].CLK
gls_clk => reg_in_d[7][4].CLK
gls_clk => reg_in_d[7][5].CLK
gls_clk => reg_in_d[7][6].CLK
gls_clk => reg_in_d[7][7].CLK
gls_clk => reg_in_d[7][8].CLK
gls_clk => reg_in_d[7][9].CLK
gls_clk => reg_in_d[7][10].CLK
gls_clk => reg_in_d[7][11].CLK
gls_clk => reg_in_d[7][12].CLK
gls_clk => reg_in_d[7][13].CLK
gls_clk => reg_in_d[7][14].CLK
gls_clk => reg_in_d[7][15].CLK
gls_clk => reg_in_d[6][0].CLK
gls_clk => reg_in_d[6][1].CLK
gls_clk => reg_in_d[6][2].CLK
gls_clk => reg_in_d[6][3].CLK
gls_clk => reg_in_d[6][4].CLK
gls_clk => reg_in_d[6][5].CLK
gls_clk => reg_in_d[6][6].CLK
gls_clk => reg_in_d[6][7].CLK
gls_clk => reg_in_d[6][8].CLK
gls_clk => reg_in_d[6][9].CLK
gls_clk => reg_in_d[6][10].CLK
gls_clk => reg_in_d[6][11].CLK
gls_clk => reg_in_d[6][12].CLK
gls_clk => reg_in_d[6][13].CLK
gls_clk => reg_in_d[6][14].CLK
gls_clk => reg_in_d[6][15].CLK
gls_clk => reg_in_d[5][0].CLK
gls_clk => reg_in_d[5][1].CLK
gls_clk => reg_in_d[5][2].CLK
gls_clk => reg_in_d[5][3].CLK
gls_clk => reg_in_d[5][4].CLK
gls_clk => reg_in_d[5][5].CLK
gls_clk => reg_in_d[5][6].CLK
gls_clk => reg_in_d[5][7].CLK
gls_clk => reg_in_d[5][8].CLK
gls_clk => reg_in_d[5][9].CLK
gls_clk => reg_in_d[5][10].CLK
gls_clk => reg_in_d[5][11].CLK
gls_clk => reg_in_d[5][12].CLK
gls_clk => reg_in_d[5][13].CLK
gls_clk => reg_in_d[5][14].CLK
gls_clk => reg_in_d[5][15].CLK
gls_clk => reg_in_d[4][0].CLK
gls_clk => reg_in_d[4][1].CLK
gls_clk => reg_in_d[4][2].CLK
gls_clk => reg_in_d[4][3].CLK
gls_clk => reg_in_d[4][4].CLK
gls_clk => reg_in_d[4][5].CLK
gls_clk => reg_in_d[4][6].CLK
gls_clk => reg_in_d[4][7].CLK
gls_clk => reg_in_d[4][8].CLK
gls_clk => reg_in_d[4][9].CLK
gls_clk => reg_in_d[4][10].CLK
gls_clk => reg_in_d[4][11].CLK
gls_clk => reg_in_d[4][12].CLK
gls_clk => reg_in_d[4][13].CLK
gls_clk => reg_in_d[4][14].CLK
gls_clk => reg_in_d[4][15].CLK
gls_clk => reg_in_d[3][0].CLK
gls_clk => reg_in_d[3][1].CLK
gls_clk => reg_in_d[3][2].CLK
gls_clk => reg_in_d[3][3].CLK
gls_clk => reg_in_d[3][4].CLK
gls_clk => reg_in_d[3][5].CLK
gls_clk => reg_in_d[3][6].CLK
gls_clk => reg_in_d[3][7].CLK
gls_clk => reg_in_d[3][8].CLK
gls_clk => reg_in_d[3][9].CLK
gls_clk => reg_in_d[3][10].CLK
gls_clk => reg_in_d[3][11].CLK
gls_clk => reg_in_d[3][12].CLK
gls_clk => reg_in_d[3][13].CLK
gls_clk => reg_in_d[3][14].CLK
gls_clk => reg_in_d[3][15].CLK
gls_clk => reg_in_d[2][0].CLK
gls_clk => reg_in_d[2][1].CLK
gls_clk => reg_in_d[2][2].CLK
gls_clk => reg_in_d[2][3].CLK
gls_clk => reg_in_d[2][4].CLK
gls_clk => reg_in_d[2][5].CLK
gls_clk => reg_in_d[2][6].CLK
gls_clk => reg_in_d[2][7].CLK
gls_clk => reg_in_d[2][8].CLK
gls_clk => reg_in_d[2][9].CLK
gls_clk => reg_in_d[2][10].CLK
gls_clk => reg_in_d[2][11].CLK
gls_clk => reg_in_d[2][12].CLK
gls_clk => reg_in_d[2][13].CLK
gls_clk => reg_in_d[2][14].CLK
gls_clk => reg_in_d[2][15].CLK
gls_clk => reg_in_d[1][0].CLK
gls_clk => reg_in_d[1][1].CLK
gls_clk => reg_in_d[1][2].CLK
gls_clk => reg_in_d[1][3].CLK
gls_clk => reg_in_d[1][4].CLK
gls_clk => reg_in_d[1][5].CLK
gls_clk => reg_in_d[1][6].CLK
gls_clk => reg_in_d[1][7].CLK
gls_clk => reg_in_d[1][8].CLK
gls_clk => reg_in_d[1][9].CLK
gls_clk => reg_in_d[1][10].CLK
gls_clk => reg_in_d[1][11].CLK
gls_clk => reg_in_d[1][12].CLK
gls_clk => reg_in_d[1][13].CLK
gls_clk => reg_in_d[1][14].CLK
gls_clk => reg_in_d[1][15].CLK
gls_clk => reg_in_d[0][0].CLK
gls_clk => reg_in_d[0][1].CLK
gls_clk => reg_in_d[0][2].CLK
gls_clk => reg_in_d[0][3].CLK
gls_clk => reg_in_d[0][4].CLK
gls_clk => reg_in_d[0][5].CLK
gls_clk => reg_in_d[0][6].CLK
gls_clk => reg_in_d[0][7].CLK
gls_clk => reg_in_d[0][8].CLK
gls_clk => reg_in_d[0][9].CLK
gls_clk => reg_in_d[0][10].CLK
gls_clk => reg_in_d[0][11].CLK
gls_clk => reg_in_d[0][12].CLK
gls_clk => reg_in_d[0][13].CLK
gls_clk => reg_in_d[0][14].CLK
gls_clk => reg_in_d[0][15].CLK
gls_clk => write_ack.CLK
gls_clk => reg_out_d[15][0].CLK
gls_clk => reg_out_d[15][1].CLK
gls_clk => reg_out_d[15][2].CLK
gls_clk => reg_out_d[15][3].CLK
gls_clk => reg_out_d[15][4].CLK
gls_clk => reg_out_d[15][5].CLK
gls_clk => reg_out_d[15][6].CLK
gls_clk => reg_out_d[15][7].CLK
gls_clk => reg_out_d[15][8].CLK
gls_clk => reg_out_d[15][9].CLK
gls_clk => reg_out_d[15][10].CLK
gls_clk => reg_out_d[15][11].CLK
gls_clk => reg_out_d[15][12].CLK
gls_clk => reg_out_d[15][13].CLK
gls_clk => reg_out_d[15][14].CLK
gls_clk => reg_out_d[15][15].CLK
gls_clk => reg_out_d[14][0].CLK
gls_clk => reg_out_d[14][1].CLK
gls_clk => reg_out_d[14][2].CLK
gls_clk => reg_out_d[14][3].CLK
gls_clk => reg_out_d[14][4].CLK
gls_clk => reg_out_d[14][5].CLK
gls_clk => reg_out_d[14][6].CLK
gls_clk => reg_out_d[14][7].CLK
gls_clk => reg_out_d[14][8].CLK
gls_clk => reg_out_d[14][9].CLK
gls_clk => reg_out_d[14][10].CLK
gls_clk => reg_out_d[14][11].CLK
gls_clk => reg_out_d[14][12].CLK
gls_clk => reg_out_d[14][13].CLK
gls_clk => reg_out_d[14][14].CLK
gls_clk => reg_out_d[14][15].CLK
gls_clk => reg_out_d[13][0].CLK
gls_clk => reg_out_d[13][1].CLK
gls_clk => reg_out_d[13][2].CLK
gls_clk => reg_out_d[13][3].CLK
gls_clk => reg_out_d[13][4].CLK
gls_clk => reg_out_d[13][5].CLK
gls_clk => reg_out_d[13][6].CLK
gls_clk => reg_out_d[13][7].CLK
gls_clk => reg_out_d[13][8].CLK
gls_clk => reg_out_d[13][9].CLK
gls_clk => reg_out_d[13][10].CLK
gls_clk => reg_out_d[13][11].CLK
gls_clk => reg_out_d[13][12].CLK
gls_clk => reg_out_d[13][13].CLK
gls_clk => reg_out_d[13][14].CLK
gls_clk => reg_out_d[13][15].CLK
gls_clk => reg_out_d[12][0].CLK
gls_clk => reg_out_d[12][1].CLK
gls_clk => reg_out_d[12][2].CLK
gls_clk => reg_out_d[12][3].CLK
gls_clk => reg_out_d[12][4].CLK
gls_clk => reg_out_d[12][5].CLK
gls_clk => reg_out_d[12][6].CLK
gls_clk => reg_out_d[12][7].CLK
gls_clk => reg_out_d[12][8].CLK
gls_clk => reg_out_d[12][9].CLK
gls_clk => reg_out_d[12][10].CLK
gls_clk => reg_out_d[12][11].CLK
gls_clk => reg_out_d[12][12].CLK
gls_clk => reg_out_d[12][13].CLK
gls_clk => reg_out_d[12][14].CLK
gls_clk => reg_out_d[12][15].CLK
gls_clk => reg_out_d[11][0].CLK
gls_clk => reg_out_d[11][1].CLK
gls_clk => reg_out_d[11][2].CLK
gls_clk => reg_out_d[11][3].CLK
gls_clk => reg_out_d[11][4].CLK
gls_clk => reg_out_d[11][5].CLK
gls_clk => reg_out_d[11][6].CLK
gls_clk => reg_out_d[11][7].CLK
gls_clk => reg_out_d[11][8].CLK
gls_clk => reg_out_d[11][9].CLK
gls_clk => reg_out_d[11][10].CLK
gls_clk => reg_out_d[11][11].CLK
gls_clk => reg_out_d[11][12].CLK
gls_clk => reg_out_d[11][13].CLK
gls_clk => reg_out_d[11][14].CLK
gls_clk => reg_out_d[11][15].CLK
gls_clk => reg_out_d[10][0].CLK
gls_clk => reg_out_d[10][1].CLK
gls_clk => reg_out_d[10][2].CLK
gls_clk => reg_out_d[10][3].CLK
gls_clk => reg_out_d[10][4].CLK
gls_clk => reg_out_d[10][5].CLK
gls_clk => reg_out_d[10][6].CLK
gls_clk => reg_out_d[10][7].CLK
gls_clk => reg_out_d[10][8].CLK
gls_clk => reg_out_d[10][9].CLK
gls_clk => reg_out_d[10][10].CLK
gls_clk => reg_out_d[10][11].CLK
gls_clk => reg_out_d[10][12].CLK
gls_clk => reg_out_d[10][13].CLK
gls_clk => reg_out_d[10][14].CLK
gls_clk => reg_out_d[10][15].CLK
gls_clk => reg_out_d[9][0].CLK
gls_clk => reg_out_d[9][1].CLK
gls_clk => reg_out_d[9][2].CLK
gls_clk => reg_out_d[9][3].CLK
gls_clk => reg_out_d[9][4].CLK
gls_clk => reg_out_d[9][5].CLK
gls_clk => reg_out_d[9][6].CLK
gls_clk => reg_out_d[9][7].CLK
gls_clk => reg_out_d[9][8].CLK
gls_clk => reg_out_d[9][9].CLK
gls_clk => reg_out_d[9][10].CLK
gls_clk => reg_out_d[9][11].CLK
gls_clk => reg_out_d[9][12].CLK
gls_clk => reg_out_d[9][13].CLK
gls_clk => reg_out_d[9][14].CLK
gls_clk => reg_out_d[9][15].CLK
gls_clk => reg_out_d[8][0].CLK
gls_clk => reg_out_d[8][1].CLK
gls_clk => reg_out_d[8][2].CLK
gls_clk => reg_out_d[8][3].CLK
gls_clk => reg_out_d[8][4].CLK
gls_clk => reg_out_d[8][5].CLK
gls_clk => reg_out_d[8][6].CLK
gls_clk => reg_out_d[8][7].CLK
gls_clk => reg_out_d[8][8].CLK
gls_clk => reg_out_d[8][9].CLK
gls_clk => reg_out_d[8][10].CLK
gls_clk => reg_out_d[8][11].CLK
gls_clk => reg_out_d[8][12].CLK
gls_clk => reg_out_d[8][13].CLK
gls_clk => reg_out_d[8][14].CLK
gls_clk => reg_out_d[8][15].CLK
gls_clk => reg_out_d[7][0].CLK
gls_clk => reg_out_d[7][1].CLK
gls_clk => reg_out_d[7][2].CLK
gls_clk => reg_out_d[7][3].CLK
gls_clk => reg_out_d[7][4].CLK
gls_clk => reg_out_d[7][5].CLK
gls_clk => reg_out_d[7][6].CLK
gls_clk => reg_out_d[7][7].CLK
gls_clk => reg_out_d[7][8].CLK
gls_clk => reg_out_d[7][9].CLK
gls_clk => reg_out_d[7][10].CLK
gls_clk => reg_out_d[7][11].CLK
gls_clk => reg_out_d[7][12].CLK
gls_clk => reg_out_d[7][13].CLK
gls_clk => reg_out_d[7][14].CLK
gls_clk => reg_out_d[7][15].CLK
gls_clk => reg_out_d[6][0].CLK
gls_clk => reg_out_d[6][1].CLK
gls_clk => reg_out_d[6][2].CLK
gls_clk => reg_out_d[6][3].CLK
gls_clk => reg_out_d[6][4].CLK
gls_clk => reg_out_d[6][5].CLK
gls_clk => reg_out_d[6][6].CLK
gls_clk => reg_out_d[6][7].CLK
gls_clk => reg_out_d[6][8].CLK
gls_clk => reg_out_d[6][9].CLK
gls_clk => reg_out_d[6][10].CLK
gls_clk => reg_out_d[6][11].CLK
gls_clk => reg_out_d[6][12].CLK
gls_clk => reg_out_d[6][13].CLK
gls_clk => reg_out_d[6][14].CLK
gls_clk => reg_out_d[6][15].CLK
gls_clk => reg_out_d[5][0].CLK
gls_clk => reg_out_d[5][1].CLK
gls_clk => reg_out_d[5][2].CLK
gls_clk => reg_out_d[5][3].CLK
gls_clk => reg_out_d[5][4].CLK
gls_clk => reg_out_d[5][5].CLK
gls_clk => reg_out_d[5][6].CLK
gls_clk => reg_out_d[5][7].CLK
gls_clk => reg_out_d[5][8].CLK
gls_clk => reg_out_d[5][9].CLK
gls_clk => reg_out_d[5][10].CLK
gls_clk => reg_out_d[5][11].CLK
gls_clk => reg_out_d[5][12].CLK
gls_clk => reg_out_d[5][13].CLK
gls_clk => reg_out_d[5][14].CLK
gls_clk => reg_out_d[5][15].CLK
gls_clk => reg_out_d[4][0].CLK
gls_clk => reg_out_d[4][1].CLK
gls_clk => reg_out_d[4][2].CLK
gls_clk => reg_out_d[4][3].CLK
gls_clk => reg_out_d[4][4].CLK
gls_clk => reg_out_d[4][5].CLK
gls_clk => reg_out_d[4][6].CLK
gls_clk => reg_out_d[4][7].CLK
gls_clk => reg_out_d[4][8].CLK
gls_clk => reg_out_d[4][9].CLK
gls_clk => reg_out_d[4][10].CLK
gls_clk => reg_out_d[4][11].CLK
gls_clk => reg_out_d[4][12].CLK
gls_clk => reg_out_d[4][13].CLK
gls_clk => reg_out_d[4][14].CLK
gls_clk => reg_out_d[4][15].CLK
gls_clk => reg_out_d[3][0].CLK
gls_clk => reg_out_d[3][1].CLK
gls_clk => reg_out_d[3][2].CLK
gls_clk => reg_out_d[3][3].CLK
gls_clk => reg_out_d[3][4].CLK
gls_clk => reg_out_d[3][5].CLK
gls_clk => reg_out_d[3][6].CLK
gls_clk => reg_out_d[3][7].CLK
gls_clk => reg_out_d[3][8].CLK
gls_clk => reg_out_d[3][9].CLK
gls_clk => reg_out_d[3][10].CLK
gls_clk => reg_out_d[3][11].CLK
gls_clk => reg_out_d[3][12].CLK
gls_clk => reg_out_d[3][13].CLK
gls_clk => reg_out_d[3][14].CLK
gls_clk => reg_out_d[3][15].CLK
gls_clk => reg_out_d[2][0].CLK
gls_clk => reg_out_d[2][1].CLK
gls_clk => reg_out_d[2][2].CLK
gls_clk => reg_out_d[2][3].CLK
gls_clk => reg_out_d[2][4].CLK
gls_clk => reg_out_d[2][5].CLK
gls_clk => reg_out_d[2][6].CLK
gls_clk => reg_out_d[2][7].CLK
gls_clk => reg_out_d[2][8].CLK
gls_clk => reg_out_d[2][9].CLK
gls_clk => reg_out_d[2][10].CLK
gls_clk => reg_out_d[2][11].CLK
gls_clk => reg_out_d[2][12].CLK
gls_clk => reg_out_d[2][13].CLK
gls_clk => reg_out_d[2][14].CLK
gls_clk => reg_out_d[2][15].CLK
gls_clk => reg_out_d[1][0].CLK
gls_clk => reg_out_d[1][1].CLK
gls_clk => reg_out_d[1][2].CLK
gls_clk => reg_out_d[1][3].CLK
gls_clk => reg_out_d[1][4].CLK
gls_clk => reg_out_d[1][5].CLK
gls_clk => reg_out_d[1][6].CLK
gls_clk => reg_out_d[1][7].CLK
gls_clk => reg_out_d[1][8].CLK
gls_clk => reg_out_d[1][9].CLK
gls_clk => reg_out_d[1][10].CLK
gls_clk => reg_out_d[1][11].CLK
gls_clk => reg_out_d[1][12].CLK
gls_clk => reg_out_d[1][13].CLK
gls_clk => reg_out_d[1][14].CLK
gls_clk => reg_out_d[1][15].CLK
gls_clk => reg_out_d[0][0].CLK
gls_clk => reg_out_d[0][1].CLK
gls_clk => reg_out_d[0][2].CLK
gls_clk => reg_out_d[0][3].CLK
gls_clk => reg_out_d[0][4].CLK
gls_clk => reg_out_d[0][5].CLK
gls_clk => reg_out_d[0][6].CLK
gls_clk => reg_out_d[0][7].CLK
gls_clk => reg_out_d[0][8].CLK
gls_clk => reg_out_d[0][9].CLK
gls_clk => reg_out_d[0][10].CLK
gls_clk => reg_out_d[0][11].CLK
gls_clk => reg_out_d[0][12].CLK
gls_clk => reg_out_d[0][13].CLK
gls_clk => reg_out_d[0][14].CLK
gls_clk => reg_out_d[0][15].CLK
wbs_address[0] => Decoder0.IN3
wbs_address[0] => Mux0.IN3
wbs_address[0] => Mux1.IN3
wbs_address[0] => Mux2.IN3
wbs_address[0] => Mux3.IN3
wbs_address[0] => Mux4.IN3
wbs_address[0] => Mux5.IN3
wbs_address[0] => Mux6.IN3
wbs_address[0] => Mux7.IN3
wbs_address[0] => Mux8.IN3
wbs_address[0] => Mux9.IN3
wbs_address[0] => Mux10.IN3
wbs_address[0] => Mux11.IN3
wbs_address[0] => Mux12.IN3
wbs_address[0] => Mux13.IN3
wbs_address[0] => Mux14.IN3
wbs_address[0] => Mux15.IN3
wbs_address[1] => Decoder0.IN2
wbs_address[1] => Mux0.IN2
wbs_address[1] => Mux1.IN2
wbs_address[1] => Mux2.IN2
wbs_address[1] => Mux3.IN2
wbs_address[1] => Mux4.IN2
wbs_address[1] => Mux5.IN2
wbs_address[1] => Mux6.IN2
wbs_address[1] => Mux7.IN2
wbs_address[1] => Mux8.IN2
wbs_address[1] => Mux9.IN2
wbs_address[1] => Mux10.IN2
wbs_address[1] => Mux11.IN2
wbs_address[1] => Mux12.IN2
wbs_address[1] => Mux13.IN2
wbs_address[1] => Mux14.IN2
wbs_address[1] => Mux15.IN2
wbs_address[2] => Decoder0.IN1
wbs_address[2] => Mux0.IN1
wbs_address[2] => Mux1.IN1
wbs_address[2] => Mux2.IN1
wbs_address[2] => Mux3.IN1
wbs_address[2] => Mux4.IN1
wbs_address[2] => Mux5.IN1
wbs_address[2] => Mux6.IN1
wbs_address[2] => Mux7.IN1
wbs_address[2] => Mux8.IN1
wbs_address[2] => Mux9.IN1
wbs_address[2] => Mux10.IN1
wbs_address[2] => Mux11.IN1
wbs_address[2] => Mux12.IN1
wbs_address[2] => Mux13.IN1
wbs_address[2] => Mux14.IN1
wbs_address[2] => Mux15.IN1
wbs_address[3] => Decoder0.IN0
wbs_address[3] => Mux0.IN0
wbs_address[3] => Mux1.IN0
wbs_address[3] => Mux2.IN0
wbs_address[3] => Mux3.IN0
wbs_address[3] => Mux4.IN0
wbs_address[3] => Mux5.IN0
wbs_address[3] => Mux6.IN0
wbs_address[3] => Mux7.IN0
wbs_address[3] => Mux8.IN0
wbs_address[3] => Mux9.IN0
wbs_address[3] => Mux10.IN0
wbs_address[3] => Mux11.IN0
wbs_address[3] => Mux12.IN0
wbs_address[3] => Mux13.IN0
wbs_address[3] => Mux14.IN0
wbs_address[3] => Mux15.IN0
wbs_address[4] => ~NO_FANOUT~
wbs_address[5] => ~NO_FANOUT~
wbs_address[6] => ~NO_FANOUT~
wbs_address[7] => ~NO_FANOUT~
wbs_address[8] => ~NO_FANOUT~
wbs_address[9] => ~NO_FANOUT~
wbs_address[10] => ~NO_FANOUT~
wbs_address[11] => ~NO_FANOUT~
wbs_address[12] => ~NO_FANOUT~
wbs_address[13] => ~NO_FANOUT~
wbs_address[14] => ~NO_FANOUT~
wbs_address[15] => ~NO_FANOUT~
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[0] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[1] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[2] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[3] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[4] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[5] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[6] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[7] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[8] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[9] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[10] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[11] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[12] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[13] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[14] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_writedata[15] => reg_out_d.DATAB
wbs_readdata[0] <= wbs_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[1] <= wbs_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[2] <= wbs_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[3] <= wbs_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[4] <= wbs_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[5] <= wbs_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[6] <= wbs_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[7] <= wbs_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[8] <= wbs_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[9] <= wbs_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[10] <= wbs_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[11] <= wbs_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[12] <= wbs_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[13] <= wbs_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[14] <= wbs_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_readdata[15] <= wbs_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_strobe => write_bloc.IN0
wbs_strobe => read_bloc.IN0
wbs_cycle => write_bloc.IN1
wbs_cycle => read_bloc.IN1
wbs_write => write_bloc.IN1
wbs_write => read_bloc.IN1
wbs_ack <= wbs_ack.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][0] <= reg_out_d[15][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][1] <= reg_out_d[15][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][2] <= reg_out_d[15][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][3] <= reg_out_d[15][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][4] <= reg_out_d[15][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][5] <= reg_out_d[15][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][6] <= reg_out_d[15][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][7] <= reg_out_d[15][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][8] <= reg_out_d[15][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][9] <= reg_out_d[15][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][10] <= reg_out_d[15][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][11] <= reg_out_d[15][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][12] <= reg_out_d[15][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][13] <= reg_out_d[15][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][14] <= reg_out_d[15][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15][15] <= reg_out_d[15][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][0] <= reg_out_d[14][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][1] <= reg_out_d[14][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][2] <= reg_out_d[14][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][3] <= reg_out_d[14][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][4] <= reg_out_d[14][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][5] <= reg_out_d[14][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][6] <= reg_out_d[14][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][7] <= reg_out_d[14][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][8] <= reg_out_d[14][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][9] <= reg_out_d[14][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][10] <= reg_out_d[14][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][11] <= reg_out_d[14][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][12] <= reg_out_d[14][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][13] <= reg_out_d[14][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][14] <= reg_out_d[14][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14][15] <= reg_out_d[14][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][0] <= reg_out_d[13][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][1] <= reg_out_d[13][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][2] <= reg_out_d[13][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][3] <= reg_out_d[13][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][4] <= reg_out_d[13][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][5] <= reg_out_d[13][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][6] <= reg_out_d[13][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][7] <= reg_out_d[13][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][8] <= reg_out_d[13][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][9] <= reg_out_d[13][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][10] <= reg_out_d[13][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][11] <= reg_out_d[13][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][12] <= reg_out_d[13][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][13] <= reg_out_d[13][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][14] <= reg_out_d[13][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13][15] <= reg_out_d[13][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][0] <= reg_out_d[12][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][1] <= reg_out_d[12][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][2] <= reg_out_d[12][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][3] <= reg_out_d[12][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][4] <= reg_out_d[12][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][5] <= reg_out_d[12][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][6] <= reg_out_d[12][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][7] <= reg_out_d[12][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][8] <= reg_out_d[12][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][9] <= reg_out_d[12][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][10] <= reg_out_d[12][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][11] <= reg_out_d[12][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][12] <= reg_out_d[12][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][13] <= reg_out_d[12][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][14] <= reg_out_d[12][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12][15] <= reg_out_d[12][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][0] <= reg_out_d[11][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][1] <= reg_out_d[11][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][2] <= reg_out_d[11][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][3] <= reg_out_d[11][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][4] <= reg_out_d[11][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][5] <= reg_out_d[11][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][6] <= reg_out_d[11][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][7] <= reg_out_d[11][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][8] <= reg_out_d[11][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][9] <= reg_out_d[11][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][10] <= reg_out_d[11][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][11] <= reg_out_d[11][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][12] <= reg_out_d[11][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][13] <= reg_out_d[11][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][14] <= reg_out_d[11][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11][15] <= reg_out_d[11][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][0] <= reg_out_d[10][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][1] <= reg_out_d[10][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][2] <= reg_out_d[10][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][3] <= reg_out_d[10][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][4] <= reg_out_d[10][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][5] <= reg_out_d[10][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][6] <= reg_out_d[10][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][7] <= reg_out_d[10][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][8] <= reg_out_d[10][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][9] <= reg_out_d[10][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][10] <= reg_out_d[10][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][11] <= reg_out_d[10][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][12] <= reg_out_d[10][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][13] <= reg_out_d[10][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][14] <= reg_out_d[10][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10][15] <= reg_out_d[10][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][0] <= reg_out_d[9][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][1] <= reg_out_d[9][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][2] <= reg_out_d[9][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][3] <= reg_out_d[9][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][4] <= reg_out_d[9][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][5] <= reg_out_d[9][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][6] <= reg_out_d[9][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][7] <= reg_out_d[9][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][8] <= reg_out_d[9][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][9] <= reg_out_d[9][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][10] <= reg_out_d[9][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][11] <= reg_out_d[9][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][12] <= reg_out_d[9][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][13] <= reg_out_d[9][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][14] <= reg_out_d[9][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9][15] <= reg_out_d[9][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][0] <= reg_out_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][1] <= reg_out_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][2] <= reg_out_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][3] <= reg_out_d[8][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][4] <= reg_out_d[8][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][5] <= reg_out_d[8][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][6] <= reg_out_d[8][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][7] <= reg_out_d[8][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][8] <= reg_out_d[8][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][9] <= reg_out_d[8][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][10] <= reg_out_d[8][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][11] <= reg_out_d[8][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][12] <= reg_out_d[8][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][13] <= reg_out_d[8][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][14] <= reg_out_d[8][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8][15] <= reg_out_d[8][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][0] <= reg_out_d[7][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][1] <= reg_out_d[7][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][2] <= reg_out_d[7][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][3] <= reg_out_d[7][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][4] <= reg_out_d[7][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][5] <= reg_out_d[7][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][6] <= reg_out_d[7][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][7] <= reg_out_d[7][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][8] <= reg_out_d[7][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][9] <= reg_out_d[7][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][10] <= reg_out_d[7][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][11] <= reg_out_d[7][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][12] <= reg_out_d[7][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][13] <= reg_out_d[7][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][14] <= reg_out_d[7][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7][15] <= reg_out_d[7][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][0] <= reg_out_d[6][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][1] <= reg_out_d[6][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][2] <= reg_out_d[6][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][3] <= reg_out_d[6][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][4] <= reg_out_d[6][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][5] <= reg_out_d[6][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][6] <= reg_out_d[6][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][7] <= reg_out_d[6][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][8] <= reg_out_d[6][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][9] <= reg_out_d[6][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][10] <= reg_out_d[6][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][11] <= reg_out_d[6][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][12] <= reg_out_d[6][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][13] <= reg_out_d[6][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][14] <= reg_out_d[6][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6][15] <= reg_out_d[6][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][0] <= reg_out_d[5][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][1] <= reg_out_d[5][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][2] <= reg_out_d[5][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][3] <= reg_out_d[5][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][4] <= reg_out_d[5][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][5] <= reg_out_d[5][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][6] <= reg_out_d[5][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][7] <= reg_out_d[5][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][8] <= reg_out_d[5][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][9] <= reg_out_d[5][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][10] <= reg_out_d[5][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][11] <= reg_out_d[5][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][12] <= reg_out_d[5][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][13] <= reg_out_d[5][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][14] <= reg_out_d[5][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5][15] <= reg_out_d[5][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][0] <= reg_out_d[4][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][1] <= reg_out_d[4][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][2] <= reg_out_d[4][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][3] <= reg_out_d[4][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][4] <= reg_out_d[4][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][5] <= reg_out_d[4][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][6] <= reg_out_d[4][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][7] <= reg_out_d[4][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][8] <= reg_out_d[4][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][9] <= reg_out_d[4][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][10] <= reg_out_d[4][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][11] <= reg_out_d[4][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][12] <= reg_out_d[4][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][13] <= reg_out_d[4][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][14] <= reg_out_d[4][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4][15] <= reg_out_d[4][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][0] <= reg_out_d[3][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][1] <= reg_out_d[3][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][2] <= reg_out_d[3][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][3] <= reg_out_d[3][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][4] <= reg_out_d[3][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][5] <= reg_out_d[3][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][6] <= reg_out_d[3][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][7] <= reg_out_d[3][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][8] <= reg_out_d[3][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][9] <= reg_out_d[3][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][10] <= reg_out_d[3][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][11] <= reg_out_d[3][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][12] <= reg_out_d[3][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][13] <= reg_out_d[3][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][14] <= reg_out_d[3][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3][15] <= reg_out_d[3][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][0] <= reg_out_d[2][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][1] <= reg_out_d[2][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][2] <= reg_out_d[2][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][3] <= reg_out_d[2][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][4] <= reg_out_d[2][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][5] <= reg_out_d[2][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][6] <= reg_out_d[2][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][7] <= reg_out_d[2][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][8] <= reg_out_d[2][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][9] <= reg_out_d[2][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][10] <= reg_out_d[2][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][11] <= reg_out_d[2][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][12] <= reg_out_d[2][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][13] <= reg_out_d[2][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][14] <= reg_out_d[2][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2][15] <= reg_out_d[2][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][0] <= reg_out_d[1][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][1] <= reg_out_d[1][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][2] <= reg_out_d[1][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][3] <= reg_out_d[1][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][4] <= reg_out_d[1][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][5] <= reg_out_d[1][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][6] <= reg_out_d[1][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][7] <= reg_out_d[1][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][8] <= reg_out_d[1][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][9] <= reg_out_d[1][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][10] <= reg_out_d[1][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][11] <= reg_out_d[1][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][12] <= reg_out_d[1][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][13] <= reg_out_d[1][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][14] <= reg_out_d[1][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1][15] <= reg_out_d[1][15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][0] <= reg_out_d[0][0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][1] <= reg_out_d[0][1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][2] <= reg_out_d[0][2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][3] <= reg_out_d[0][3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][4] <= reg_out_d[0][4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][5] <= reg_out_d[0][5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][6] <= reg_out_d[0][6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][7] <= reg_out_d[0][7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][8] <= reg_out_d[0][8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][9] <= reg_out_d[0][9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][10] <= reg_out_d[0][10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][11] <= reg_out_d[0][11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][12] <= reg_out_d[0][12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][13] <= reg_out_d[0][13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][14] <= reg_out_d[0][14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[0][15] <= reg_out_d[0][15].DB_MAX_OUTPUT_PORT_TYPE
reg_in[15][0] => reg_in_d[15][0].DATAIN
reg_in[15][1] => reg_in_d[15][1].DATAIN
reg_in[15][2] => reg_in_d[15][2].DATAIN
reg_in[15][3] => reg_in_d[15][3].DATAIN
reg_in[15][4] => reg_in_d[15][4].DATAIN
reg_in[15][5] => reg_in_d[15][5].DATAIN
reg_in[15][6] => reg_in_d[15][6].DATAIN
reg_in[15][7] => reg_in_d[15][7].DATAIN
reg_in[15][8] => reg_in_d[15][8].DATAIN
reg_in[15][9] => reg_in_d[15][9].DATAIN
reg_in[15][10] => reg_in_d[15][10].DATAIN
reg_in[15][11] => reg_in_d[15][11].DATAIN
reg_in[15][12] => reg_in_d[15][12].DATAIN
reg_in[15][13] => reg_in_d[15][13].DATAIN
reg_in[15][14] => reg_in_d[15][14].DATAIN
reg_in[15][15] => reg_in_d[15][15].DATAIN
reg_in[14][0] => reg_in_d[14][0].DATAIN
reg_in[14][1] => reg_in_d[14][1].DATAIN
reg_in[14][2] => reg_in_d[14][2].DATAIN
reg_in[14][3] => reg_in_d[14][3].DATAIN
reg_in[14][4] => reg_in_d[14][4].DATAIN
reg_in[14][5] => reg_in_d[14][5].DATAIN
reg_in[14][6] => reg_in_d[14][6].DATAIN
reg_in[14][7] => reg_in_d[14][7].DATAIN
reg_in[14][8] => reg_in_d[14][8].DATAIN
reg_in[14][9] => reg_in_d[14][9].DATAIN
reg_in[14][10] => reg_in_d[14][10].DATAIN
reg_in[14][11] => reg_in_d[14][11].DATAIN
reg_in[14][12] => reg_in_d[14][12].DATAIN
reg_in[14][13] => reg_in_d[14][13].DATAIN
reg_in[14][14] => reg_in_d[14][14].DATAIN
reg_in[14][15] => reg_in_d[14][15].DATAIN
reg_in[13][0] => reg_in_d[13][0].DATAIN
reg_in[13][1] => reg_in_d[13][1].DATAIN
reg_in[13][2] => reg_in_d[13][2].DATAIN
reg_in[13][3] => reg_in_d[13][3].DATAIN
reg_in[13][4] => reg_in_d[13][4].DATAIN
reg_in[13][5] => reg_in_d[13][5].DATAIN
reg_in[13][6] => reg_in_d[13][6].DATAIN
reg_in[13][7] => reg_in_d[13][7].DATAIN
reg_in[13][8] => reg_in_d[13][8].DATAIN
reg_in[13][9] => reg_in_d[13][9].DATAIN
reg_in[13][10] => reg_in_d[13][10].DATAIN
reg_in[13][11] => reg_in_d[13][11].DATAIN
reg_in[13][12] => reg_in_d[13][12].DATAIN
reg_in[13][13] => reg_in_d[13][13].DATAIN
reg_in[13][14] => reg_in_d[13][14].DATAIN
reg_in[13][15] => reg_in_d[13][15].DATAIN
reg_in[12][0] => reg_in_d[12][0].DATAIN
reg_in[12][1] => reg_in_d[12][1].DATAIN
reg_in[12][2] => reg_in_d[12][2].DATAIN
reg_in[12][3] => reg_in_d[12][3].DATAIN
reg_in[12][4] => reg_in_d[12][4].DATAIN
reg_in[12][5] => reg_in_d[12][5].DATAIN
reg_in[12][6] => reg_in_d[12][6].DATAIN
reg_in[12][7] => reg_in_d[12][7].DATAIN
reg_in[12][8] => reg_in_d[12][8].DATAIN
reg_in[12][9] => reg_in_d[12][9].DATAIN
reg_in[12][10] => reg_in_d[12][10].DATAIN
reg_in[12][11] => reg_in_d[12][11].DATAIN
reg_in[12][12] => reg_in_d[12][12].DATAIN
reg_in[12][13] => reg_in_d[12][13].DATAIN
reg_in[12][14] => reg_in_d[12][14].DATAIN
reg_in[12][15] => reg_in_d[12][15].DATAIN
reg_in[11][0] => reg_in_d[11][0].DATAIN
reg_in[11][1] => reg_in_d[11][1].DATAIN
reg_in[11][2] => reg_in_d[11][2].DATAIN
reg_in[11][3] => reg_in_d[11][3].DATAIN
reg_in[11][4] => reg_in_d[11][4].DATAIN
reg_in[11][5] => reg_in_d[11][5].DATAIN
reg_in[11][6] => reg_in_d[11][6].DATAIN
reg_in[11][7] => reg_in_d[11][7].DATAIN
reg_in[11][8] => reg_in_d[11][8].DATAIN
reg_in[11][9] => reg_in_d[11][9].DATAIN
reg_in[11][10] => reg_in_d[11][10].DATAIN
reg_in[11][11] => reg_in_d[11][11].DATAIN
reg_in[11][12] => reg_in_d[11][12].DATAIN
reg_in[11][13] => reg_in_d[11][13].DATAIN
reg_in[11][14] => reg_in_d[11][14].DATAIN
reg_in[11][15] => reg_in_d[11][15].DATAIN
reg_in[10][0] => reg_in_d[10][0].DATAIN
reg_in[10][1] => reg_in_d[10][1].DATAIN
reg_in[10][2] => reg_in_d[10][2].DATAIN
reg_in[10][3] => reg_in_d[10][3].DATAIN
reg_in[10][4] => reg_in_d[10][4].DATAIN
reg_in[10][5] => reg_in_d[10][5].DATAIN
reg_in[10][6] => reg_in_d[10][6].DATAIN
reg_in[10][7] => reg_in_d[10][7].DATAIN
reg_in[10][8] => reg_in_d[10][8].DATAIN
reg_in[10][9] => reg_in_d[10][9].DATAIN
reg_in[10][10] => reg_in_d[10][10].DATAIN
reg_in[10][11] => reg_in_d[10][11].DATAIN
reg_in[10][12] => reg_in_d[10][12].DATAIN
reg_in[10][13] => reg_in_d[10][13].DATAIN
reg_in[10][14] => reg_in_d[10][14].DATAIN
reg_in[10][15] => reg_in_d[10][15].DATAIN
reg_in[9][0] => reg_in_d[9][0].DATAIN
reg_in[9][1] => reg_in_d[9][1].DATAIN
reg_in[9][2] => reg_in_d[9][2].DATAIN
reg_in[9][3] => reg_in_d[9][3].DATAIN
reg_in[9][4] => reg_in_d[9][4].DATAIN
reg_in[9][5] => reg_in_d[9][5].DATAIN
reg_in[9][6] => reg_in_d[9][6].DATAIN
reg_in[9][7] => reg_in_d[9][7].DATAIN
reg_in[9][8] => reg_in_d[9][8].DATAIN
reg_in[9][9] => reg_in_d[9][9].DATAIN
reg_in[9][10] => reg_in_d[9][10].DATAIN
reg_in[9][11] => reg_in_d[9][11].DATAIN
reg_in[9][12] => reg_in_d[9][12].DATAIN
reg_in[9][13] => reg_in_d[9][13].DATAIN
reg_in[9][14] => reg_in_d[9][14].DATAIN
reg_in[9][15] => reg_in_d[9][15].DATAIN
reg_in[8][0] => reg_in_d[8][0].DATAIN
reg_in[8][1] => reg_in_d[8][1].DATAIN
reg_in[8][2] => reg_in_d[8][2].DATAIN
reg_in[8][3] => reg_in_d[8][3].DATAIN
reg_in[8][4] => reg_in_d[8][4].DATAIN
reg_in[8][5] => reg_in_d[8][5].DATAIN
reg_in[8][6] => reg_in_d[8][6].DATAIN
reg_in[8][7] => reg_in_d[8][7].DATAIN
reg_in[8][8] => reg_in_d[8][8].DATAIN
reg_in[8][9] => reg_in_d[8][9].DATAIN
reg_in[8][10] => reg_in_d[8][10].DATAIN
reg_in[8][11] => reg_in_d[8][11].DATAIN
reg_in[8][12] => reg_in_d[8][12].DATAIN
reg_in[8][13] => reg_in_d[8][13].DATAIN
reg_in[8][14] => reg_in_d[8][14].DATAIN
reg_in[8][15] => reg_in_d[8][15].DATAIN
reg_in[7][0] => reg_in_d[7][0].DATAIN
reg_in[7][1] => reg_in_d[7][1].DATAIN
reg_in[7][2] => reg_in_d[7][2].DATAIN
reg_in[7][3] => reg_in_d[7][3].DATAIN
reg_in[7][4] => reg_in_d[7][4].DATAIN
reg_in[7][5] => reg_in_d[7][5].DATAIN
reg_in[7][6] => reg_in_d[7][6].DATAIN
reg_in[7][7] => reg_in_d[7][7].DATAIN
reg_in[7][8] => reg_in_d[7][8].DATAIN
reg_in[7][9] => reg_in_d[7][9].DATAIN
reg_in[7][10] => reg_in_d[7][10].DATAIN
reg_in[7][11] => reg_in_d[7][11].DATAIN
reg_in[7][12] => reg_in_d[7][12].DATAIN
reg_in[7][13] => reg_in_d[7][13].DATAIN
reg_in[7][14] => reg_in_d[7][14].DATAIN
reg_in[7][15] => reg_in_d[7][15].DATAIN
reg_in[6][0] => reg_in_d[6][0].DATAIN
reg_in[6][1] => reg_in_d[6][1].DATAIN
reg_in[6][2] => reg_in_d[6][2].DATAIN
reg_in[6][3] => reg_in_d[6][3].DATAIN
reg_in[6][4] => reg_in_d[6][4].DATAIN
reg_in[6][5] => reg_in_d[6][5].DATAIN
reg_in[6][6] => reg_in_d[6][6].DATAIN
reg_in[6][7] => reg_in_d[6][7].DATAIN
reg_in[6][8] => reg_in_d[6][8].DATAIN
reg_in[6][9] => reg_in_d[6][9].DATAIN
reg_in[6][10] => reg_in_d[6][10].DATAIN
reg_in[6][11] => reg_in_d[6][11].DATAIN
reg_in[6][12] => reg_in_d[6][12].DATAIN
reg_in[6][13] => reg_in_d[6][13].DATAIN
reg_in[6][14] => reg_in_d[6][14].DATAIN
reg_in[6][15] => reg_in_d[6][15].DATAIN
reg_in[5][0] => reg_in_d[5][0].DATAIN
reg_in[5][1] => reg_in_d[5][1].DATAIN
reg_in[5][2] => reg_in_d[5][2].DATAIN
reg_in[5][3] => reg_in_d[5][3].DATAIN
reg_in[5][4] => reg_in_d[5][4].DATAIN
reg_in[5][5] => reg_in_d[5][5].DATAIN
reg_in[5][6] => reg_in_d[5][6].DATAIN
reg_in[5][7] => reg_in_d[5][7].DATAIN
reg_in[5][8] => reg_in_d[5][8].DATAIN
reg_in[5][9] => reg_in_d[5][9].DATAIN
reg_in[5][10] => reg_in_d[5][10].DATAIN
reg_in[5][11] => reg_in_d[5][11].DATAIN
reg_in[5][12] => reg_in_d[5][12].DATAIN
reg_in[5][13] => reg_in_d[5][13].DATAIN
reg_in[5][14] => reg_in_d[5][14].DATAIN
reg_in[5][15] => reg_in_d[5][15].DATAIN
reg_in[4][0] => reg_in_d[4][0].DATAIN
reg_in[4][1] => reg_in_d[4][1].DATAIN
reg_in[4][2] => reg_in_d[4][2].DATAIN
reg_in[4][3] => reg_in_d[4][3].DATAIN
reg_in[4][4] => reg_in_d[4][4].DATAIN
reg_in[4][5] => reg_in_d[4][5].DATAIN
reg_in[4][6] => reg_in_d[4][6].DATAIN
reg_in[4][7] => reg_in_d[4][7].DATAIN
reg_in[4][8] => reg_in_d[4][8].DATAIN
reg_in[4][9] => reg_in_d[4][9].DATAIN
reg_in[4][10] => reg_in_d[4][10].DATAIN
reg_in[4][11] => reg_in_d[4][11].DATAIN
reg_in[4][12] => reg_in_d[4][12].DATAIN
reg_in[4][13] => reg_in_d[4][13].DATAIN
reg_in[4][14] => reg_in_d[4][14].DATAIN
reg_in[4][15] => reg_in_d[4][15].DATAIN
reg_in[3][0] => reg_in_d[3][0].DATAIN
reg_in[3][1] => reg_in_d[3][1].DATAIN
reg_in[3][2] => reg_in_d[3][2].DATAIN
reg_in[3][3] => reg_in_d[3][3].DATAIN
reg_in[3][4] => reg_in_d[3][4].DATAIN
reg_in[3][5] => reg_in_d[3][5].DATAIN
reg_in[3][6] => reg_in_d[3][6].DATAIN
reg_in[3][7] => reg_in_d[3][7].DATAIN
reg_in[3][8] => reg_in_d[3][8].DATAIN
reg_in[3][9] => reg_in_d[3][9].DATAIN
reg_in[3][10] => reg_in_d[3][10].DATAIN
reg_in[3][11] => reg_in_d[3][11].DATAIN
reg_in[3][12] => reg_in_d[3][12].DATAIN
reg_in[3][13] => reg_in_d[3][13].DATAIN
reg_in[3][14] => reg_in_d[3][14].DATAIN
reg_in[3][15] => reg_in_d[3][15].DATAIN
reg_in[2][0] => reg_in_d[2][0].DATAIN
reg_in[2][1] => reg_in_d[2][1].DATAIN
reg_in[2][2] => reg_in_d[2][2].DATAIN
reg_in[2][3] => reg_in_d[2][3].DATAIN
reg_in[2][4] => reg_in_d[2][4].DATAIN
reg_in[2][5] => reg_in_d[2][5].DATAIN
reg_in[2][6] => reg_in_d[2][6].DATAIN
reg_in[2][7] => reg_in_d[2][7].DATAIN
reg_in[2][8] => reg_in_d[2][8].DATAIN
reg_in[2][9] => reg_in_d[2][9].DATAIN
reg_in[2][10] => reg_in_d[2][10].DATAIN
reg_in[2][11] => reg_in_d[2][11].DATAIN
reg_in[2][12] => reg_in_d[2][12].DATAIN
reg_in[2][13] => reg_in_d[2][13].DATAIN
reg_in[2][14] => reg_in_d[2][14].DATAIN
reg_in[2][15] => reg_in_d[2][15].DATAIN
reg_in[1][0] => reg_in_d[1][0].DATAIN
reg_in[1][1] => reg_in_d[1][1].DATAIN
reg_in[1][2] => reg_in_d[1][2].DATAIN
reg_in[1][3] => reg_in_d[1][3].DATAIN
reg_in[1][4] => reg_in_d[1][4].DATAIN
reg_in[1][5] => reg_in_d[1][5].DATAIN
reg_in[1][6] => reg_in_d[1][6].DATAIN
reg_in[1][7] => reg_in_d[1][7].DATAIN
reg_in[1][8] => reg_in_d[1][8].DATAIN
reg_in[1][9] => reg_in_d[1][9].DATAIN
reg_in[1][10] => reg_in_d[1][10].DATAIN
reg_in[1][11] => reg_in_d[1][11].DATAIN
reg_in[1][12] => reg_in_d[1][12].DATAIN
reg_in[1][13] => reg_in_d[1][13].DATAIN
reg_in[1][14] => reg_in_d[1][14].DATAIN
reg_in[1][15] => reg_in_d[1][15].DATAIN
reg_in[0][0] => reg_in_d[0][0].DATAIN
reg_in[0][1] => reg_in_d[0][1].DATAIN
reg_in[0][2] => reg_in_d[0][2].DATAIN
reg_in[0][3] => reg_in_d[0][3].DATAIN
reg_in[0][4] => reg_in_d[0][4].DATAIN
reg_in[0][5] => reg_in_d[0][5].DATAIN
reg_in[0][6] => reg_in_d[0][6].DATAIN
reg_in[0][7] => reg_in_d[0][7].DATAIN
reg_in[0][8] => reg_in_d[0][8].DATAIN
reg_in[0][9] => reg_in_d[0][9].DATAIN
reg_in[0][10] => reg_in_d[0][10].DATAIN
reg_in[0][11] => reg_in_d[0][11].DATAIN
reg_in[0][12] => reg_in_d[0][12].DATAIN
reg_in[0][13] => reg_in_d[0][13].DATAIN
reg_in[0][14] => reg_in_d[0][14].DATAIN
reg_in[0][15] => reg_in_d[0][15].DATAIN


