#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f7b71b06fd0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f7b71b06ed0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f7b71b1ba20_0 .var "a", 15 0;
v0x7f7b71b1bab0_0 .var "b", 15 0;
v0x7f7b71b1bb40_0 .var "cin", 0 0;
v0x7f7b71b1bc30_0 .net "cout", 0 0, L_0x7f7b71a13ca0;  1 drivers
v0x7f7b71b1bd00_0 .var/i "mismatch_count", 31 0;
v0x7f7b71b1bdd0_0 .net "sum", 15 0, L_0x7f7b71a143a0;  1 drivers
S_0x7f7b71b07220 .scope module, "UUT" "top_module" 2 18, 3 14 0, S_0x7f7b71b06fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
v0x7f7b71b1b470_0 .net "a", 15 0, v0x7f7b71b1ba20_0;  1 drivers
v0x7f7b71b1b500_0 .net "b", 15 0, v0x7f7b71b1bab0_0;  1 drivers
v0x7f7b71b1b590_0 .net "cin", 0 0, v0x7f7b71b1bb40_0;  1 drivers
v0x7f7b71b1b620_0 .net "cout", 0 0, L_0x7f7b71a13ca0;  alias, 1 drivers
v0x7f7b71b1b6b0_0 .net "cout0", 0 0, L_0x7f7b71a113b0;  1 drivers
v0x7f7b71b1b7c0_0 .net "cout1", 0 0, L_0x7f7b71a12130;  1 drivers
v0x7f7b71b1b890_0 .net "cout2", 0 0, L_0x7f7b71a12e70;  1 drivers
v0x7f7b71b1b960_0 .net "sum", 15 0, L_0x7f7b71a143a0;  alias, 1 drivers
L_0x7f7b71a118f0 .part v0x7f7b71b1ba20_0, 0, 4;
L_0x7f7b71a11a10 .part v0x7f7b71b1bab0_0, 0, 4;
L_0x7f7b71a126b0 .part v0x7f7b71b1ba20_0, 4, 4;
L_0x7f7b71a12790 .part v0x7f7b71b1bab0_0, 4, 4;
L_0x7f7b71a133b0 .part v0x7f7b71b1ba20_0, 8, 4;
L_0x7f7b71a13510 .part v0x7f7b71b1bab0_0, 8, 4;
L_0x7f7b71a141a0 .part v0x7f7b71b1ba20_0, 12, 4;
L_0x7f7b71a142c0 .part v0x7f7b71b1bab0_0, 12, 4;
L_0x7f7b71a143a0 .concat8 [ 4 4 4 4], L_0x7f7b71a11450, L_0x7f7b71a121d0, L_0x7f7b71a12f10, L_0x7f7b71a13d40;
S_0x7f7b71b07410 .scope module, "u0" "bcd_fadd" 3 22, 3 1 0, S_0x7f7b71b07220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "sum";
v0x7f7b71b07680_0 .net *"_ivl_0", 4 0, L_0x7f7b71b1be60;  1 drivers
v0x7f7b71b17740_0 .net *"_ivl_10", 4 0, L_0x7f7b71a11160;  1 drivers
L_0x7f7b71863098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b177e0_0 .net *"_ivl_13", 3 0, L_0x7f7b71863098;  1 drivers
L_0x7f7b718630e0 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b17890_0 .net/2u *"_ivl_19", 4 0, L_0x7f7b718630e0;  1 drivers
v0x7f7b71b17940_0 .net *"_ivl_21", 0 0, L_0x7f7b71a11570;  1 drivers
L_0x7f7b71863128 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b17a20_0 .net/2u *"_ivl_23", 4 0, L_0x7f7b71863128;  1 drivers
v0x7f7b71b17ad0_0 .net *"_ivl_25", 4 0, L_0x7f7b71a116d0;  1 drivers
v0x7f7b71b17b80_0 .net *"_ivl_27", 4 0, L_0x7f7b71a117d0;  1 drivers
L_0x7f7b71863008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b17c30_0 .net *"_ivl_3", 0 0, L_0x7f7b71863008;  1 drivers
v0x7f7b71b17d40_0 .net *"_ivl_4", 4 0, L_0x7f7b71a10e70;  1 drivers
L_0x7f7b71863050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b17df0_0 .net *"_ivl_7", 0 0, L_0x7f7b71863050;  1 drivers
v0x7f7b71b17ea0_0 .net *"_ivl_8", 4 0, L_0x7f7b71a11040;  1 drivers
v0x7f7b71b17f50_0 .net "a", 3 0, L_0x7f7b71a118f0;  1 drivers
v0x7f7b71b18000_0 .net "b", 3 0, L_0x7f7b71a11a10;  1 drivers
v0x7f7b71b180b0_0 .net "cin", 0 0, v0x7f7b71b1bb40_0;  alias, 1 drivers
v0x7f7b71b18150_0 .net "cout", 0 0, L_0x7f7b71a113b0;  alias, 1 drivers
v0x7f7b71b181f0_0 .net "sum", 3 0, L_0x7f7b71a11450;  1 drivers
v0x7f7b71b18380_0 .net "temp_sum", 4 0, L_0x7f7b71a11240;  1 drivers
L_0x7f7b71b1be60 .concat [ 4 1 0 0], L_0x7f7b71a118f0, L_0x7f7b71863008;
L_0x7f7b71a10e70 .concat [ 4 1 0 0], L_0x7f7b71a11a10, L_0x7f7b71863050;
L_0x7f7b71a11040 .arith/sum 5, L_0x7f7b71b1be60, L_0x7f7b71a10e70;
L_0x7f7b71a11160 .concat [ 1 4 0 0], v0x7f7b71b1bb40_0, L_0x7f7b71863098;
L_0x7f7b71a11240 .arith/sum 5, L_0x7f7b71a11040, L_0x7f7b71a11160;
L_0x7f7b71a113b0 .part L_0x7f7b71a117d0, 4, 1;
L_0x7f7b71a11450 .part L_0x7f7b71a117d0, 0, 4;
L_0x7f7b71a11570 .cmp/gt 5, L_0x7f7b71a11240, L_0x7f7b718630e0;
L_0x7f7b71a116d0 .arith/sum 5, L_0x7f7b71a11240, L_0x7f7b71863128;
L_0x7f7b71a117d0 .functor MUXZ 5, L_0x7f7b71a11240, L_0x7f7b71a116d0, L_0x7f7b71a11570, C4<>;
S_0x7f7b71b18490 .scope module, "u1" "bcd_fadd" 3 23, 3 1 0, S_0x7f7b71b07220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "sum";
v0x7f7b71b18680_0 .net *"_ivl_0", 4 0, L_0x7f7b71a11b30;  1 drivers
v0x7f7b71b18710_0 .net *"_ivl_10", 4 0, L_0x7f7b71a11e70;  1 drivers
L_0x7f7b71863200 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b187c0_0 .net *"_ivl_13", 3 0, L_0x7f7b71863200;  1 drivers
L_0x7f7b71863248 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b18880_0 .net/2u *"_ivl_19", 4 0, L_0x7f7b71863248;  1 drivers
v0x7f7b71b18930_0 .net *"_ivl_21", 0 0, L_0x7f7b71a12370;  1 drivers
L_0x7f7b71863290 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b18a10_0 .net/2u *"_ivl_23", 4 0, L_0x7f7b71863290;  1 drivers
v0x7f7b71b18ac0_0 .net *"_ivl_25", 4 0, L_0x7f7b71a12450;  1 drivers
v0x7f7b71b18b70_0 .net *"_ivl_27", 4 0, L_0x7f7b71a12590;  1 drivers
L_0x7f7b71863170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b18c20_0 .net *"_ivl_3", 0 0, L_0x7f7b71863170;  1 drivers
v0x7f7b71b18d30_0 .net *"_ivl_4", 4 0, L_0x7f7b71a11c10;  1 drivers
L_0x7f7b718631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b18de0_0 .net *"_ivl_7", 0 0, L_0x7f7b718631b8;  1 drivers
v0x7f7b71b18e90_0 .net *"_ivl_8", 4 0, L_0x7f7b71a11d30;  1 drivers
v0x7f7b71b18f40_0 .net "a", 3 0, L_0x7f7b71a126b0;  1 drivers
v0x7f7b71b18ff0_0 .net "b", 3 0, L_0x7f7b71a12790;  1 drivers
v0x7f7b71b190a0_0 .net "cin", 0 0, L_0x7f7b71a113b0;  alias, 1 drivers
v0x7f7b71b19150_0 .net "cout", 0 0, L_0x7f7b71a12130;  alias, 1 drivers
v0x7f7b71b191e0_0 .net "sum", 3 0, L_0x7f7b71a121d0;  1 drivers
v0x7f7b71b19370_0 .net "temp_sum", 4 0, L_0x7f7b71a11ff0;  1 drivers
L_0x7f7b71a11b30 .concat [ 4 1 0 0], L_0x7f7b71a126b0, L_0x7f7b71863170;
L_0x7f7b71a11c10 .concat [ 4 1 0 0], L_0x7f7b71a12790, L_0x7f7b718631b8;
L_0x7f7b71a11d30 .arith/sum 5, L_0x7f7b71a11b30, L_0x7f7b71a11c10;
L_0x7f7b71a11e70 .concat [ 1 4 0 0], L_0x7f7b71a113b0, L_0x7f7b71863200;
L_0x7f7b71a11ff0 .arith/sum 5, L_0x7f7b71a11d30, L_0x7f7b71a11e70;
L_0x7f7b71a12130 .part L_0x7f7b71a12590, 4, 1;
L_0x7f7b71a121d0 .part L_0x7f7b71a12590, 0, 4;
L_0x7f7b71a12370 .cmp/gt 5, L_0x7f7b71a11ff0, L_0x7f7b71863248;
L_0x7f7b71a12450 .arith/sum 5, L_0x7f7b71a11ff0, L_0x7f7b71863290;
L_0x7f7b71a12590 .functor MUXZ 5, L_0x7f7b71a11ff0, L_0x7f7b71a12450, L_0x7f7b71a12370, C4<>;
S_0x7f7b71b19480 .scope module, "u2" "bcd_fadd" 3 24, 3 1 0, S_0x7f7b71b07220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "sum";
v0x7f7b71b19670_0 .net *"_ivl_0", 4 0, L_0x7f7b71a12870;  1 drivers
v0x7f7b71b19710_0 .net *"_ivl_10", 4 0, L_0x7f7b71a12bb0;  1 drivers
L_0x7f7b71863368 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b197c0_0 .net *"_ivl_13", 3 0, L_0x7f7b71863368;  1 drivers
L_0x7f7b718633b0 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b19880_0 .net/2u *"_ivl_19", 4 0, L_0x7f7b718633b0;  1 drivers
v0x7f7b71b19930_0 .net *"_ivl_21", 0 0, L_0x7f7b71a13030;  1 drivers
L_0x7f7b718633f8 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b19a10_0 .net/2u *"_ivl_23", 4 0, L_0x7f7b718633f8;  1 drivers
v0x7f7b71b19ac0_0 .net *"_ivl_25", 4 0, L_0x7f7b71a13150;  1 drivers
v0x7f7b71b19b70_0 .net *"_ivl_27", 4 0, L_0x7f7b71a13290;  1 drivers
L_0x7f7b718632d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b19c20_0 .net *"_ivl_3", 0 0, L_0x7f7b718632d8;  1 drivers
v0x7f7b71b19d30_0 .net *"_ivl_4", 4 0, L_0x7f7b71a12950;  1 drivers
L_0x7f7b71863320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b19de0_0 .net *"_ivl_7", 0 0, L_0x7f7b71863320;  1 drivers
v0x7f7b71b19e90_0 .net *"_ivl_8", 4 0, L_0x7f7b71a12a70;  1 drivers
v0x7f7b71b19f40_0 .net "a", 3 0, L_0x7f7b71a133b0;  1 drivers
v0x7f7b71b19ff0_0 .net "b", 3 0, L_0x7f7b71a13510;  1 drivers
v0x7f7b71b1a0a0_0 .net "cin", 0 0, L_0x7f7b71a12130;  alias, 1 drivers
v0x7f7b71b1a150_0 .net "cout", 0 0, L_0x7f7b71a12e70;  alias, 1 drivers
v0x7f7b71b1a1e0_0 .net "sum", 3 0, L_0x7f7b71a12f10;  1 drivers
v0x7f7b71b1a370_0 .net "temp_sum", 4 0, L_0x7f7b71a12d30;  1 drivers
L_0x7f7b71a12870 .concat [ 4 1 0 0], L_0x7f7b71a133b0, L_0x7f7b718632d8;
L_0x7f7b71a12950 .concat [ 4 1 0 0], L_0x7f7b71a13510, L_0x7f7b71863320;
L_0x7f7b71a12a70 .arith/sum 5, L_0x7f7b71a12870, L_0x7f7b71a12950;
L_0x7f7b71a12bb0 .concat [ 1 4 0 0], L_0x7f7b71a12130, L_0x7f7b71863368;
L_0x7f7b71a12d30 .arith/sum 5, L_0x7f7b71a12a70, L_0x7f7b71a12bb0;
L_0x7f7b71a12e70 .part L_0x7f7b71a13290, 4, 1;
L_0x7f7b71a12f10 .part L_0x7f7b71a13290, 0, 4;
L_0x7f7b71a13030 .cmp/gt 5, L_0x7f7b71a12d30, L_0x7f7b718633b0;
L_0x7f7b71a13150 .arith/sum 5, L_0x7f7b71a12d30, L_0x7f7b718633f8;
L_0x7f7b71a13290 .functor MUXZ 5, L_0x7f7b71a12d30, L_0x7f7b71a13150, L_0x7f7b71a13030, C4<>;
S_0x7f7b71b1a480 .scope module, "u3" "bcd_fadd" 3 25, 3 1 0, S_0x7f7b71b07220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "sum";
v0x7f7b71b1a670_0 .net *"_ivl_0", 4 0, L_0x7f7b71a13630;  1 drivers
v0x7f7b71b1a700_0 .net *"_ivl_10", 4 0, L_0x7f7b71a139d0;  1 drivers
L_0x7f7b718634d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b1a7b0_0 .net *"_ivl_13", 3 0, L_0x7f7b718634d0;  1 drivers
L_0x7f7b71863518 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b1a870_0 .net/2u *"_ivl_19", 4 0, L_0x7f7b71863518;  1 drivers
v0x7f7b71b1a920_0 .net *"_ivl_21", 0 0, L_0x7f7b71a13e60;  1 drivers
L_0x7f7b71863560 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b1aa00_0 .net/2u *"_ivl_23", 4 0, L_0x7f7b71863560;  1 drivers
v0x7f7b71b1aab0_0 .net *"_ivl_25", 4 0, L_0x7f7b71a13f80;  1 drivers
v0x7f7b71b1ab60_0 .net *"_ivl_27", 4 0, L_0x7f7b71a14080;  1 drivers
L_0x7f7b71863440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b1ac10_0 .net *"_ivl_3", 0 0, L_0x7f7b71863440;  1 drivers
v0x7f7b71b1ad20_0 .net *"_ivl_4", 4 0, L_0x7f7b71a136d0;  1 drivers
L_0x7f7b71863488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7b71b1add0_0 .net *"_ivl_7", 0 0, L_0x7f7b71863488;  1 drivers
v0x7f7b71b1ae80_0 .net *"_ivl_8", 4 0, L_0x7f7b71a138d0;  1 drivers
v0x7f7b71b1af30_0 .net "a", 3 0, L_0x7f7b71a141a0;  1 drivers
v0x7f7b71b1afe0_0 .net "b", 3 0, L_0x7f7b71a142c0;  1 drivers
v0x7f7b71b1b090_0 .net "cin", 0 0, L_0x7f7b71a12e70;  alias, 1 drivers
v0x7f7b71b1b140_0 .net "cout", 0 0, L_0x7f7b71a13ca0;  alias, 1 drivers
v0x7f7b71b1b1d0_0 .net "sum", 3 0, L_0x7f7b71a13d40;  1 drivers
v0x7f7b71b1b360_0 .net "temp_sum", 4 0, L_0x7f7b71a13b30;  1 drivers
L_0x7f7b71a13630 .concat [ 4 1 0 0], L_0x7f7b71a141a0, L_0x7f7b71863440;
L_0x7f7b71a136d0 .concat [ 4 1 0 0], L_0x7f7b71a142c0, L_0x7f7b71863488;
L_0x7f7b71a138d0 .arith/sum 5, L_0x7f7b71a13630, L_0x7f7b71a136d0;
L_0x7f7b71a139d0 .concat [ 1 4 0 0], L_0x7f7b71a12e70, L_0x7f7b718634d0;
L_0x7f7b71a13b30 .arith/sum 5, L_0x7f7b71a138d0, L_0x7f7b71a139d0;
L_0x7f7b71a13ca0 .part L_0x7f7b71a14080, 4, 1;
L_0x7f7b71a13d40 .part L_0x7f7b71a14080, 0, 4;
L_0x7f7b71a13e60 .cmp/gt 5, L_0x7f7b71a13b30, L_0x7f7b71863518;
L_0x7f7b71a13f80 .arith/sum 5, L_0x7f7b71a13b30, L_0x7f7b71863560;
L_0x7f7b71a14080 .functor MUXZ 5, L_0x7f7b71a13b30, L_0x7f7b71a13f80, L_0x7f7b71a13e60, C4<>;
    .scope S_0x7f7b71b06fd0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 27 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000000000000, 16'b0000000000000000, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000000000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 2, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 39 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000000000001, 16'b0000000000000001, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000000000010 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 44 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 2, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 51 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000000000001, 16'b0000000000000001, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000000000010 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 56 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 8738, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 13107, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 63 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0001000100010001, 16'b0010001000100010, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0011001100110011 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 68 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 8738, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.14, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 13107, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 75 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0001000100010001, 16'b0010001000100010, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0011001100110011 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 80 "$display", "Test 4 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.17, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 16, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %vpi_call 2 87 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000000000101, 16'b0000000000000101, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000000010000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %vpi_call 2 92 "$display", "Test 5 passed!" {0 0 0};
T_0.16 ;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.20, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 16, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 99 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000000000101, 16'b0000000000000101, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000000010000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %vpi_call 2 104 "$display", "Test 6 passed!" {0 0 0};
T_0.19 ;
    %pushi/vec4 153, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.23, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 256, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.23;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %vpi_call 2 111 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000010011001, 16'b0000000000000001, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000100000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %vpi_call 2 116 "$display", "Test 7 passed!" {0 0 0};
T_0.22 ;
    %pushi/vec4 153, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.26, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 256, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.26;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %vpi_call 2 123 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000010011001, 16'b0000000000000001, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000100000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.25;
T_0.24 ;
    %vpi_call 2 128 "$display", "Test 8 passed!" {0 0 0};
T_0.25 ;
    %pushi/vec4 39321, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.29, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.29;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.27, 8;
    %vpi_call 2 135 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b1001100110011001, 16'b0000000000000001, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b1, 16'b0000000000000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.28;
T_0.27 ;
    %vpi_call 2 140 "$display", "Test 9 passed!" {0 0 0};
T_0.28 ;
    %pushi/vec4 39321, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.32, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.32;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %vpi_call 2 147 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b1001100110011001, 16'b0000000000000001, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b1, 16'b0000000000000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.31;
T_0.30 ;
    %vpi_call 2 152 "$display", "Test 10 passed!" {0 0 0};
T_0.31 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 39321, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.35, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.35;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %vpi_call 2 159 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000000000001, 16'b1001100110011001, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b1, 16'b0000000000000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.34;
T_0.33 ;
    %vpi_call 2 164 "$display", "Test 11 passed!" {0 0 0};
T_0.34 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 39321, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.38, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.38;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.36, 8;
    %vpi_call 2 171 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000000000001, 16'b1001100110011001, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b1, 16'b0000000000000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.37;
T_0.36 ;
    %vpi_call 2 176 "$display", "Test 12 passed!" {0 0 0};
T_0.37 ;
    %pushi/vec4 152, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.41, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 153, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.41;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.39, 8;
    %vpi_call 2 183 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000010011000, 16'b0000000000000001, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000010011001 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.40;
T_0.39 ;
    %vpi_call 2 188 "$display", "Test 13 passed!" {0 0 0};
T_0.40 ;
    %pushi/vec4 152, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.44, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 153, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.44;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.42, 8;
    %vpi_call 2 195 "$display", "Mismatch at index 14: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000010011000, 16'b0000000000000001, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000010011001 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.43;
T_0.42 ;
    %vpi_call 2 200 "$display", "Test 14 passed!" {0 0 0};
T_0.43 ;
    %pushi/vec4 152, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.47, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 256, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.47;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.45, 8;
    %vpi_call 2 207 "$display", "Mismatch at index 15: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000010011000, 16'b0000000000000001, 1'b1, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000100000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.46;
T_0.45 ;
    %vpi_call 2 212 "$display", "Test 15 passed!" {0 0 0};
T_0.46 ;
    %pushi/vec4 152, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.50, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 256, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.50;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.48, 8;
    %vpi_call 2 219 "$display", "Mismatch at index 16: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0000000010011000, 16'b0000000000000001, 1'b1, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b0000000100000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.49;
T_0.48 ;
    %vpi_call 2 224 "$display", "Test 16 passed!" {0 0 0};
T_0.49 ;
    %pushi/vec4 17476, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.53, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 39321, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.53;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.51, 8;
    %vpi_call 2 231 "$display", "Mismatch at index 17: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0100010001000100, 16'b0101010101010101, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b1001100110011001 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.52;
T_0.51 ;
    %vpi_call 2 236 "$display", "Test 17 passed!" {0 0 0};
T_0.52 ;
    %pushi/vec4 17476, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.56, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 39321, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.56;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.54, 8;
    %vpi_call 2 243 "$display", "Mismatch at index 18: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0100010001000100, 16'b0101010101010101, 1'b0, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b0, 16'b1001100110011001 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.55;
T_0.54 ;
    %vpi_call 2 248 "$display", "Test 18 passed!" {0 0 0};
T_0.55 ;
    %pushi/vec4 17476, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.59, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.59;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.57, 8;
    %vpi_call 2 255 "$display", "Mismatch at index 19: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0100010001000100, 16'b0101010101010101, 1'b1, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b1, 16'b0000000000000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.58;
T_0.57 ;
    %vpi_call 2 260 "$display", "Test 19 passed!" {0 0 0};
T_0.58 ;
    %pushi/vec4 17476, 0, 16;
    %store/vec4 v0x7f7b71b1ba20_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x7f7b71b1bab0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7b71b1bb40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7b71b1bc30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.62, 6;
    %load/vec4 v0x7f7b71b1bdd0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.62;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.60, 8;
    %vpi_call 2 267 "$display", "Mismatch at index 20: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 16'b0100010001000100, 16'b0101010101010101, 1'b1, v0x7f7b71b1bc30_0, v0x7f7b71b1bdd0_0, 1'b1, 16'b0000000000000000 {0 0 0};
    %load/vec4 v0x7f7b71b1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7b71b1bd00_0, 0, 32;
    %jmp T_0.61;
T_0.60 ;
    %vpi_call 2 272 "$display", "Test 20 passed!" {0 0 0};
T_0.61 ;
    %load/vec4 v0x7f7b71b1bd00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.63, 4;
    %vpi_call 2 276 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.64;
T_0.63 ;
    %vpi_call 2 278 "$display", "%0d mismatches out of %0d total tests.", v0x7f7b71b1bd00_0, 32'sb00000000000000000000000000010101 {0 0 0};
T_0.64 ;
    %vpi_call 2 279 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Bcdadd4_0_tb.v";
    "Zero-shot/modules/Bcdadd4.v";
