// Seed: 2075229296
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_4;
  assign module_1.id_2 = 0;
  assign id_4 = id_3;
  assign id_3 = 1;
  assign id_3 = 1;
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    output wire id_3,
    input tri1 id_4,
    output wire id_5,
    input wire id_6,
    output uwire id_7,
    input tri0 id_8
);
  reg  id_10;
  wire id_11;
  always_ff @(posedge 1) begin : LABEL_0
    id_10 <= 1;
  end
  id_12 :
  assert property (@(posedge 1 >= id_4) id_12)
  else $display(1, id_2, !id_4, 1);
  module_0 modCall_1 (
      id_12,
      id_11,
      id_12
  );
  wire id_13;
endmodule
